

================================================================
== Vitis HLS Report for 'convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s'
================================================================
* Date:           Mon Jan 29 21:01:22 2024

* Version:        2019.2 (Build 2708876 on Wed Nov 06 22:05:07 MST 2019)
* Project:        line_buffer_code_C
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 4.503 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-------+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   |  min  | max |   Type  |
    +---------+---------+-----------+----------+-------+-----+---------+
    |    10242|        ?| 68.212 us |         ?|  10242|    ?|   none  |
    +---------+---------+-----------+----------+-------+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L_L_Push_pixel     |    10241|        ?|   5 ~ ?  |          -|          -|   2048|    no    |
        | + L_L_Push_pixel.1  |        1|        ?|         2|          1|          1| 1 ~ ? |    yes   |
        | + Shift_win_right   |       46|        ?|        47|          1|          1| 1 ~ ? |    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 5 6 }
  Pipeline-1 : II = 1, D = 47, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 7 6 
6 --> 5 
7 --> 8 56 
8 --> 56 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 56 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 9 
56 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%padding_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %padding" [./CNN.h:31]   --->   Operation 57 'read' 'padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_5 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read" [./CNN.h:31]   --->   Operation 58 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %padding_read, i1" [./CNN.h:31]   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.66ns)   --->   "%add_ln31 = add i32 %shl_ln, i32" [./CNN.h:31]   --->   Operation 60 'add' 'add_ln31' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.85ns)   --->   "%icmp_ln42 = icmp_sgt  i32 %add_ln31, i32" [./CNN.h:42]   --->   Operation 61 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.66ns)   --->   "%sub13 = add i32 %shl_ln, i32" [./CNN.h:31]   --->   Operation 62 'add' 'sub13' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.66ns)   --->   "%sub47 = add i32 %shl_ln, i32" [./CNN.h:31]   --->   Operation 63 'add' 'sub47' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.85ns)   --->   "%cmp4827 = icmp_sgt  i32 %sub47, i32" [./CNN.h:31]   --->   Operation 64 'icmp' 'cmp4827' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i64 %p_read_5" [./CNN.h:49]   --->   Operation 65 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.60ns)   --->   "%br_ln39 = br void" [./CNN.h:39]   --->   Operation 66 'br' 'br_ln39' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%num_ker = phi i5, void, i5 %select_ln40_17, void %._crit_edge31" [./CNN.h:40]   --->   Operation 67 'phi' 'num_ker' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %num_ker" [./CNN.h:40]   --->   Operation 68 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty_52 = trunc i5 %num_ker" [./CNN.h:40]   --->   Operation 69 'trunc' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%bias_conv6_addr = getelementptr i64 %bias_conv6, i64, i64 %zext_ln40" [./CNN.h:40]   --->   Operation 70 'getelementptr' 'bias_conv6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (1.15ns)   --->   "%bias_conv6_load = load i4 %bias_conv6_addr" [./CNN.h:40]   --->   Operation 71 'load' 'bias_conv6_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>

State 3 <SV = 2> <Delay = 3.99>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten113 = phi i12, void, i12 %add_ln39, void %._crit_edge31" [./CNN.h:39]   --->   Operation 72 'phi' 'indvar_flatten113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%num_channel = phi i4, void, i4 %select_ln39_18, void %._crit_edge31" [./CNN.h:39]   --->   Operation 73 'phi' 'num_channel' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10, void, i10 %select_ln40_18, void %._crit_edge31" [./CNN.h:40]   --->   Operation 74 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%i = phi i5, void, i5 %add_ln41, void %._crit_edge31" [./CNN.h:41]   --->   Operation 75 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %num_channel" [./CNN.h:39]   --->   Operation 76 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%empty = trunc i4 %num_channel" [./CNN.h:39]   --->   Operation 77 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3" [./CNN.h:39]   --->   Operation 78 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.43ns)   --->   "%add_ln83_10 = add i6 %p_shl, i6 %zext_ln39" [./CNN.h:83]   --->   Operation 79 'add' 'add_ln83_10' <Predicate = true> <Delay = 0.43> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i6 %add_ln83_10" [./CNN.h:83]   --->   Operation 80 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty_52, i6" [./CNN.h:40]   --->   Operation 81 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i10 %p_shl1" [./CNN.h:40]   --->   Operation 82 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_52, i3" [./CNN.h:40]   --->   Operation 83 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i7 %p_shl2" [./CNN.h:40]   --->   Operation 84 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (1.15ns)   --->   "%bias_conv6_load = load i4 %bias_conv6_addr" [./CNN.h:40]   --->   Operation 85 'load' 'bias_conv6_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83_11 = add i11 %p_shl2_cast, i11 %p_shl1_cast" [./CNN.h:83]   --->   Operation 86 'add' 'add_ln83_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln83 = add i11 %add_ln83_11, i11 %zext_ln83" [./CNN.h:83]   --->   Operation 87 'add' 'add_ln83' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (0.62ns)   --->   "%icmp_ln39 = icmp_eq  i12 %indvar_flatten113, i12" [./CNN.h:39]   --->   Operation 88 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.52ns)   --->   "%add_ln39 = add i12, i12 %indvar_flatten113" [./CNN.h:39]   --->   Operation 89 'add' 'add_ln39' <Predicate = true> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split14, void" [./CNN.h:39]   --->   Operation 90 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.60ns)   --->   "%icmp_ln40 = icmp_eq  i10 %indvar_flatten, i10" [./CNN.h:40]   --->   Operation 91 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.27ns)   --->   "%select_ln39 = select i1 %icmp_ln40, i5, i5 %num_ker" [./CNN.h:39]   --->   Operation 92 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.33ns)   --->   "%add_ln39_13 = add i4, i4 %num_channel" [./CNN.h:39]   --->   Operation 93 'add' 'add_ln39_13' <Predicate = (!icmp_ln39)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln39_14 = zext i4 %add_ln39_13" [./CNN.h:39]   --->   Operation 94 'zext' 'zext_ln39_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%empty_59 = trunc i4 %add_ln39_13" [./CNN.h:39]   --->   Operation 95 'trunc' 'empty_59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_59, i3" [./CNN.h:39]   --->   Operation 96 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.43ns)   --->   "%add_ln83_12 = add i6 %p_shl_mid1, i6 %zext_ln39_14" [./CNN.h:83]   --->   Operation 97 'add' 'add_ln83_12' <Predicate = (!icmp_ln39)> <Delay = 0.43> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_16)   --->   "%zext_ln83_13 = zext i6 %add_ln83_12" [./CNN.h:83]   --->   Operation 98 'zext' 'zext_ln83_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.29ns)   --->   "%select_ln39_15 = select i1 %icmp_ln40, i6 %add_ln83_12, i6 %add_ln83_10" [./CNN.h:39]   --->   Operation 99 'select' 'select_ln39_15' <Predicate = (!icmp_ln39)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln40_47 = zext i6 %select_ln39_15" [./CNN.h:40]   --->   Operation 100 'zext' 'zext_ln40_47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_16)   --->   "%select_ln39_17 = select i1 %icmp_ln40, i11 %zext_ln83_13, i11 %add_ln83" [./CNN.h:39]   --->   Operation 101 'select' 'select_ln39_17' <Predicate = (!icmp_ln39)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%xor_ln39 = xor i1 %icmp_ln40, i1" [./CNN.h:39]   --->   Operation 102 'xor' 'xor_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.63ns)   --->   "%icmp_ln41 = icmp_eq  i5 %i, i5" [./CNN.h:41]   --->   Operation 103 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.63> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln39 = and i1 %icmp_ln41, i1 %xor_ln39" [./CNN.h:39]   --->   Operation 104 'and' 'and_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.35ns)   --->   "%select_ln39_18 = select i1 %icmp_ln40, i4 %add_ln39_13, i4 %num_channel" [./CNN.h:39]   --->   Operation 105 'select' 'select_ln39_18' <Predicate = (!icmp_ln39)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.34ns)   --->   "%add_ln40 = add i5, i5 %select_ln39" [./CNN.h:40]   --->   Operation 106 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln40_38 = zext i5 %add_ln40" [./CNN.h:40]   --->   Operation 107 'zext' 'zext_ln40_38' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%empty_60 = trunc i5 %add_ln40" [./CNN.h:40]   --->   Operation 108 'trunc' 'empty_60' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty_60, i6" [./CNN.h:40]   --->   Operation 109 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i10 %p_shl1_mid1" [./CNN.h:40]   --->   Operation 110 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_60, i3" [./CNN.h:40]   --->   Operation 111 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1 = zext i7 %p_shl2_mid1" [./CNN.h:40]   --->   Operation 112 'zext' 'p_shl2_cast_mid1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%bias_conv6_addr_1 = getelementptr i64 %bias_conv6, i64, i64 %zext_ln40_38" [./CNN.h:40]   --->   Operation 113 'getelementptr' 'bias_conv6_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (1.15ns)   --->   "%bias_conv6_load_1 = load i4 %bias_conv6_addr_1" [./CNN.h:40]   --->   Operation 114 'load' 'bias_conv6_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83_13 = add i11 %p_shl2_cast_mid1, i11 %p_shl1_cast_mid1" [./CNN.h:83]   --->   Operation 115 'add' 'add_ln83_13' <Predicate = (!icmp_ln39)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 116 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln83_14 = add i11 %add_ln83_13, i11 %zext_ln40_47" [./CNN.h:83]   --->   Operation 116 'add' 'add_ln83_14' <Predicate = (!icmp_ln39)> <Delay = 0.77> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 117 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln40_16 = select i1 %and_ln39, i11 %add_ln83_14, i11 %select_ln39_17" [./CNN.h:40]   --->   Operation 117 'select' 'select_ln40_16' <Predicate = (!icmp_ln39)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln83_14 = zext i11 %select_ln40_16" [./CNN.h:83]   --->   Operation 118 'zext' 'zext_ln83_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%kernel_conv6_addr = getelementptr i64 %kernel_conv6, i64, i64 %zext_ln83_14" [./CNN.h:83]   --->   Operation 119 'getelementptr' 'kernel_conv6_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 120 [2/2] (1.15ns)   --->   "%kernel_conv6_load = load i11 %kernel_conv6_addr" [./CNN.h:40]   --->   Operation 120 'load' 'kernel_conv6_load' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_3 : Operation 121 [1/1] (0.53ns)   --->   "%add_ln40_37 = add i11, i11 %select_ln40_16" [./CNN.h:40]   --->   Operation 121 'add' 'add_ln40_37' <Predicate = (!icmp_ln39)> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln40_39 = zext i11 %add_ln40_37" [./CNN.h:40]   --->   Operation 122 'zext' 'zext_ln40_39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%kernel_conv6_addr_1 = getelementptr i64 %kernel_conv6, i64, i64 %zext_ln40_39" [./CNN.h:83]   --->   Operation 123 'getelementptr' 'kernel_conv6_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (1.15ns)   --->   "%kernel_conv6_load_1 = load i11 %kernel_conv6_addr_1" [./CNN.h:40]   --->   Operation 124 'load' 'kernel_conv6_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_3 : Operation 125 [1/1] (0.53ns)   --->   "%add_ln40_38 = add i11, i11 %select_ln40_16" [./CNN.h:40]   --->   Operation 125 'add' 'add_ln40_38' <Predicate = (!icmp_ln39)> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln40_40 = zext i11 %add_ln40_38" [./CNN.h:40]   --->   Operation 126 'zext' 'zext_ln40_40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%kernel_conv6_addr_2 = getelementptr i64 %kernel_conv6, i64, i64 %zext_ln40_40" [./CNN.h:83]   --->   Operation 127 'getelementptr' 'kernel_conv6_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 128 [2/2] (1.15ns)   --->   "%kernel_conv6_load_2 = load i11 %kernel_conv6_addr_2" [./CNN.h:40]   --->   Operation 128 'load' 'kernel_conv6_load_2' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_3 : Operation 129 [1/1] (0.53ns)   --->   "%add_ln40_39 = add i11, i11 %select_ln40_16" [./CNN.h:40]   --->   Operation 129 'add' 'add_ln40_39' <Predicate = (!icmp_ln39)> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln40_41 = zext i11 %add_ln40_39" [./CNN.h:40]   --->   Operation 130 'zext' 'zext_ln40_41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%kernel_conv6_addr_3 = getelementptr i64 %kernel_conv6, i64, i64 %zext_ln40_41" [./CNN.h:83]   --->   Operation 131 'getelementptr' 'kernel_conv6_addr_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 132 [2/2] (1.15ns)   --->   "%kernel_conv6_load_3 = load i11 %kernel_conv6_addr_3" [./CNN.h:40]   --->   Operation 132 'load' 'kernel_conv6_load_3' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_3 : Operation 133 [1/1] (0.53ns)   --->   "%add_ln40_40 = add i11, i11 %select_ln40_16" [./CNN.h:40]   --->   Operation 133 'add' 'add_ln40_40' <Predicate = (!icmp_ln39)> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln40_42 = zext i11 %add_ln40_40" [./CNN.h:40]   --->   Operation 134 'zext' 'zext_ln40_42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%kernel_conv6_addr_4 = getelementptr i64 %kernel_conv6, i64, i64 %zext_ln40_42" [./CNN.h:83]   --->   Operation 135 'getelementptr' 'kernel_conv6_addr_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (1.15ns)   --->   "%kernel_conv6_load_4 = load i11 %kernel_conv6_addr_4" [./CNN.h:40]   --->   Operation 136 'load' 'kernel_conv6_load_4' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_3 : Operation 137 [1/1] (0.53ns)   --->   "%add_ln40_41 = add i11, i11 %select_ln40_16" [./CNN.h:40]   --->   Operation 137 'add' 'add_ln40_41' <Predicate = (!icmp_ln39)> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln40_43 = zext i11 %add_ln40_41" [./CNN.h:40]   --->   Operation 138 'zext' 'zext_ln40_43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%kernel_conv6_addr_5 = getelementptr i64 %kernel_conv6, i64, i64 %zext_ln40_43" [./CNN.h:83]   --->   Operation 139 'getelementptr' 'kernel_conv6_addr_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 140 [2/2] (1.15ns)   --->   "%kernel_conv6_load_5 = load i11 %kernel_conv6_addr_5" [./CNN.h:40]   --->   Operation 140 'load' 'kernel_conv6_load_5' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_3 : Operation 141 [1/1] (0.53ns)   --->   "%add_ln40_42 = add i11, i11 %select_ln40_16" [./CNN.h:40]   --->   Operation 141 'add' 'add_ln40_42' <Predicate = (!icmp_ln39)> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln40_44 = zext i11 %add_ln40_42" [./CNN.h:40]   --->   Operation 142 'zext' 'zext_ln40_44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%kernel_conv6_addr_6 = getelementptr i64 %kernel_conv6, i64, i64 %zext_ln40_44" [./CNN.h:83]   --->   Operation 143 'getelementptr' 'kernel_conv6_addr_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 144 [2/2] (1.15ns)   --->   "%kernel_conv6_load_6 = load i11 %kernel_conv6_addr_6" [./CNN.h:40]   --->   Operation 144 'load' 'kernel_conv6_load_6' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_3 : Operation 145 [1/1] (0.53ns)   --->   "%add_ln40_43 = add i11, i11 %select_ln40_16" [./CNN.h:40]   --->   Operation 145 'add' 'add_ln40_43' <Predicate = (!icmp_ln39)> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln40_45 = zext i11 %add_ln40_43" [./CNN.h:40]   --->   Operation 146 'zext' 'zext_ln40_45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%kernel_conv6_addr_7 = getelementptr i64 %kernel_conv6, i64, i64 %zext_ln40_45" [./CNN.h:83]   --->   Operation 147 'getelementptr' 'kernel_conv6_addr_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 148 [2/2] (1.15ns)   --->   "%kernel_conv6_load_7 = load i11 %kernel_conv6_addr_7" [./CNN.h:40]   --->   Operation 148 'load' 'kernel_conv6_load_7' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_3 : Operation 149 [1/1] (0.53ns)   --->   "%add_ln40_44 = add i11, i11 %select_ln40_16" [./CNN.h:40]   --->   Operation 149 'add' 'add_ln40_44' <Predicate = (!icmp_ln39)> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln40_46 = zext i11 %add_ln40_44" [./CNN.h:40]   --->   Operation 150 'zext' 'zext_ln40_46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%kernel_conv6_addr_8 = getelementptr i64 %kernel_conv6, i64, i64 %zext_ln40_46" [./CNN.h:83]   --->   Operation 151 'getelementptr' 'kernel_conv6_addr_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 152 [2/2] (1.15ns)   --->   "%kernel_conv6_load_8 = load i11 %kernel_conv6_addr_8" [./CNN.h:40]   --->   Operation 152 'load' 'kernel_conv6_load_8' <Predicate = (!icmp_ln39)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_3 : Operation 153 [1/1] (0.27ns)   --->   "%select_ln40_17 = select i1 %and_ln39, i5 %add_ln40, i5 %select_ln39" [./CNN.h:40]   --->   Operation 153 'select' 'select_ln40_17' <Predicate = (!icmp_ln39)> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln95 = ret" [./CNN.h:95]   --->   Operation 154 'ret' 'ret_ln95' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.56>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_L_Push_pixel_str"   --->   Operation 155 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 156 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_15)   --->   "%select_ln39_16 = select i1 %icmp_ln40, i64, i64 %bias_conv6_load" [./CNN.h:39]   --->   Operation 157 'select' 'select_ln39_16' <Predicate = (!and_ln39)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_Push_pixel_str"   --->   Operation 158 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln40)   --->   "%or_ln40 = or i1 %and_ln39, i1 %icmp_ln40" [./CNN.h:40]   --->   Operation 159 'or' 'or_ln40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln40 = select i1 %or_ln40, i5, i5 %i" [./CNN.h:40]   --->   Operation 160 'select' 'select_ln40' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 161 [1/2] (1.15ns)   --->   "%bias_conv6_load_1 = load i4 %bias_conv6_addr_1" [./CNN.h:40]   --->   Operation 161 'load' 'bias_conv6_load_1' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_4 : Operation 162 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln40_15 = select i1 %and_ln39, i64 %bias_conv6_load_1, i64 %select_ln39_16" [./CNN.h:40]   --->   Operation 162 'select' 'select_ln40_15' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 163 [1/2] (1.15ns)   --->   "%kernel_conv6_load = load i11 %kernel_conv6_addr" [./CNN.h:40]   --->   Operation 163 'load' 'kernel_conv6_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_4 : Operation 164 [1/2] (1.15ns)   --->   "%kernel_conv6_load_1 = load i11 %kernel_conv6_addr_1" [./CNN.h:40]   --->   Operation 164 'load' 'kernel_conv6_load_1' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_4 : Operation 165 [1/2] (1.15ns)   --->   "%kernel_conv6_load_2 = load i11 %kernel_conv6_addr_2" [./CNN.h:40]   --->   Operation 165 'load' 'kernel_conv6_load_2' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_4 : Operation 166 [1/2] (1.15ns)   --->   "%kernel_conv6_load_3 = load i11 %kernel_conv6_addr_3" [./CNN.h:40]   --->   Operation 166 'load' 'kernel_conv6_load_3' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_4 : Operation 167 [1/2] (1.15ns)   --->   "%kernel_conv6_load_4 = load i11 %kernel_conv6_addr_4" [./CNN.h:40]   --->   Operation 167 'load' 'kernel_conv6_load_4' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_4 : Operation 168 [1/2] (1.15ns)   --->   "%kernel_conv6_load_5 = load i11 %kernel_conv6_addr_5" [./CNN.h:40]   --->   Operation 168 'load' 'kernel_conv6_load_5' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_4 : Operation 169 [1/2] (1.15ns)   --->   "%kernel_conv6_load_6 = load i11 %kernel_conv6_addr_6" [./CNN.h:40]   --->   Operation 169 'load' 'kernel_conv6_load_6' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_4 : Operation 170 [1/2] (1.15ns)   --->   "%kernel_conv6_load_7 = load i11 %kernel_conv6_addr_7" [./CNN.h:40]   --->   Operation 170 'load' 'kernel_conv6_load_7' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_4 : Operation 171 [1/2] (1.15ns)   --->   "%kernel_conv6_load_8 = load i11 %kernel_conv6_addr_8" [./CNN.h:40]   --->   Operation 171 'load' 'kernel_conv6_load_8' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1152> <ROM>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./CNN.h:42]   --->   Operation 172 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %._crit_edge, void %.lr.ph" [./CNN.h:42]   --->   Operation 173 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%empty_53 = trunc i5 %select_ln40" [./CNN.h:40]   --->   Operation 174 'trunc' 'empty_53' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.65ns)   --->   "%icmp_ln45_12 = icmp_eq  i4 %empty_53, i4" [./CNN.h:45]   --->   Operation 175 'icmp' 'icmp_ln45_12' <Predicate = (icmp_ln42)> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.65ns)   --->   "%icmp_ln45_13 = icmp_eq  i4 %empty_53, i4" [./CNN.h:45]   --->   Operation 176 'icmp' 'icmp_ln45_13' <Predicate = (icmp_ln42)> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.12ns)   --->   "%or_ln45 = or i1 %icmp_ln45_12, i1 %icmp_ln45_13" [./CNN.h:45]   --->   Operation 177 'or' 'or_ln45' <Predicate = (icmp_ln42)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.60ns)   --->   "%br_ln42 = br void" [./CNN.h:42]   --->   Operation 178 'br' 'br_ln42' <Predicate = (icmp_ln42)> <Delay = 0.60>

State 5 <SV = 4> <Delay = 2.42>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%j = phi i5, void %.lr.ph, i5 %add_ln42, void %.split_ifconv" [./CNN.h:42]   --->   Operation 179 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%j_cast = zext i5 %j" [./CNN.h:42]   --->   Operation 180 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 181 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.85ns)   --->   "%icmp_ln42_6 = icmp_eq  i32 %j_cast, i32 %add_ln31" [./CNN.h:42]   --->   Operation 182 'icmp' 'icmp_ln42_6' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 183 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.34ns)   --->   "%add_ln42 = add i5 %j, i5" [./CNN.h:42]   --->   Operation 184 'add' 'add_ln42' <Predicate = true> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_6, void %.split_ifconv, void %._crit_edge.loopexit" [./CNN.h:42]   --->   Operation 185 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%j_cast4 = zext i5 %j" [./CNN.h:42]   --->   Operation 186 'zext' 'j_cast4' <Predicate = (!icmp_ln42_6)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%line_buffer_1_3_addr = getelementptr i64 %line_buffer_1_3, i64, i64 %j_cast4" [./CNN.h:43]   --->   Operation 187 'getelementptr' 'line_buffer_1_3_addr' <Predicate = (!icmp_ln42_6)> <Delay = 0.00>
ST_5 : Operation 188 [2/2] (1.15ns)   --->   "%line_buffer_1_3_load = load i4 %line_buffer_1_3_addr" [./CNN.h:43]   --->   Operation 188 'load' 'line_buffer_1_3_load' <Predicate = (!icmp_ln42_6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%line_buffer_2_3_addr = getelementptr i64 %line_buffer_2_3, i64, i64 %j_cast4" [./CNN.h:44]   --->   Operation 189 'getelementptr' 'line_buffer_2_3_addr' <Predicate = (!icmp_ln42_6)> <Delay = 0.00>
ST_5 : Operation 190 [2/2] (1.15ns)   --->   "%line_buffer_2_3_load = load i4 %line_buffer_2_3_addr" [./CNN.h:44]   --->   Operation 190 'load' 'line_buffer_2_3_load' <Predicate = (!icmp_ln42_6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 191 [1/1] (0.63ns)   --->   "%icmp_ln45 = icmp_eq  i5 %j, i5" [./CNN.h:45]   --->   Operation 191 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln42_6)> <Delay = 0.63> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.85ns)   --->   "%icmp_ln45_6 = icmp_eq  i32 %j_cast, i32 %sub13" [./CNN.h:45]   --->   Operation 192 'icmp' 'icmp_ln45_6' <Predicate = (!icmp_ln42_6)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45_11 = or i1 %icmp_ln45_6, i1 %icmp_ln45" [./CNN.h:45]   --->   Operation 193 'or' 'or_ln45_11' <Predicate = (!icmp_ln42_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45_12 = or i1 %or_ln45_11, i1 %or_ln45" [./CNN.h:45]   --->   Operation 194 'or' 'or_ln45_12' <Predicate = (!icmp_ln42_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %or_ln45_12, i64, i64 %bitcast_ln49" [./CNN.h:45]   --->   Operation 195 'select' 'select_ln45' <Predicate = (!icmp_ln42_6)> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (1.15ns)   --->   "%store_ln49 = store i64 %select_ln45, i4 %line_buffer_2_3_addr, i64 %line_buffer_2_3_load" [./CNN.h:49]   --->   Operation 196 'store' 'store_ln49' <Predicate = (!icmp_ln42_6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.31>
ST_6 : Operation 197 [1/2] (1.15ns)   --->   "%line_buffer_1_3_load = load i4 %line_buffer_1_3_addr" [./CNN.h:43]   --->   Operation 197 'load' 'line_buffer_1_3_load' <Predicate = (!icmp_ln42_6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%line_buffer_0_3_addr = getelementptr i64 %line_buffer_0_3, i64, i64 %j_cast4" [./CNN.h:43]   --->   Operation 198 'getelementptr' 'line_buffer_0_3_addr' <Predicate = (!icmp_ln42_6)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (1.15ns)   --->   "%store_ln43 = store i64 %line_buffer_1_3_load, i4 %line_buffer_0_3_addr" [./CNN.h:43]   --->   Operation 199 'store' 'store_ln43' <Predicate = (!icmp_ln42_6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 200 [1/2] (1.15ns)   --->   "%line_buffer_2_3_load = load i4 %line_buffer_2_3_addr" [./CNN.h:44]   --->   Operation 200 'load' 'line_buffer_2_3_load' <Predicate = (!icmp_ln42_6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 201 [1/1] (1.15ns)   --->   "%store_ln44 = store i64 %line_buffer_2_3_load, i4 %line_buffer_1_3_addr, i64 %line_buffer_1_3_load" [./CNN.h:44]   --->   Operation 201 'store' 'store_ln44' <Predicate = (!icmp_ln42_6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 202 'br' 'br_ln0' <Predicate = (!icmp_ln42_6)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.15>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 203 'br' 'br_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln40, i32, i32" [./CNN.h:52]   --->   Operation 204 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.65ns)   --->   "%icmp_ln52 = icmp_eq  i4 %tmp_5, i4" [./CNN.h:52]   --->   Operation 205 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void, void %._crit_edge31" [./CNN.h:52]   --->   Operation 206 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [2/2] (1.15ns)   --->   "%line_buffer_0_3_load = load i64" [./CNN.h:57]   --->   Operation 207 'load' 'line_buffer_0_3_load' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_7 : Operation 208 [2/2] (1.15ns)   --->   "%line_buffer_1_3_load_1 = load i64" [./CNN.h:58]   --->   Operation 208 'load' 'line_buffer_1_3_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_7 : Operation 209 [2/2] (1.15ns)   --->   "%line_buffer_2_3_load_1 = load i64" [./CNN.h:59]   --->   Operation 209 'load' 'line_buffer_2_3_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_7 : Operation 210 [2/2] (1.15ns)   --->   "%line_buffer_0_3_load_1 = load i64" [./CNN.h:60]   --->   Operation 210 'load' 'line_buffer_0_3_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_7 : Operation 211 [2/2] (1.15ns)   --->   "%line_buffer_1_3_load_2 = load i64" [./CNN.h:61]   --->   Operation 211 'load' 'line_buffer_1_3_load_2' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_7 : Operation 212 [2/2] (1.15ns)   --->   "%line_buffer_2_3_load_2 = load i64" [./CNN.h:62]   --->   Operation 212 'load' 'line_buffer_2_3_load_2' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 8 <SV = 6> <Delay = 1.15>
ST_8 : Operation 213 [1/2] (1.15ns)   --->   "%line_buffer_0_3_load = load i64" [./CNN.h:57]   --->   Operation 213 'load' 'line_buffer_0_3_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_8 : Operation 214 [1/2] (1.15ns)   --->   "%line_buffer_1_3_load_1 = load i64" [./CNN.h:58]   --->   Operation 214 'load' 'line_buffer_1_3_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_8 : Operation 215 [1/2] (1.15ns)   --->   "%line_buffer_2_3_load_1 = load i64" [./CNN.h:59]   --->   Operation 215 'load' 'line_buffer_2_3_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_8 : Operation 216 [1/2] (1.15ns)   --->   "%line_buffer_0_3_load_1 = load i64" [./CNN.h:60]   --->   Operation 216 'load' 'line_buffer_0_3_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_8 : Operation 217 [1/2] (1.15ns)   --->   "%line_buffer_1_3_load_2 = load i64" [./CNN.h:61]   --->   Operation 217 'load' 'line_buffer_1_3_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_8 : Operation 218 [1/2] (1.15ns)   --->   "%line_buffer_2_3_load_2 = load i64" [./CNN.h:62]   --->   Operation 218 'load' 'line_buffer_2_3_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %cmp4827, void %._crit_edge31, void %.lr.ph30.preheader" [./CNN.h:64]   --->   Operation 219 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.60ns)   --->   "%br_ln0 = br void %.lr.ph30"   --->   Operation 220 'br' 'br_ln0' <Predicate = (cmp4827)> <Delay = 0.60>

State 9 <SV = 7> <Delay = 1.49>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%b = phi i31 %add_ln64, void %.split8, i31, void %.lr.ph30.preheader" [./CNN.h:64]   --->   Operation 221 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%b_cast = zext i31 %b" [./CNN.h:64]   --->   Operation 222 'zext' 'b_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.85ns)   --->   "%icmp_ln64 = icmp_eq  i32 %b_cast, i32 %sub47" [./CNN.h:64]   --->   Operation 223 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (0.66ns)   --->   "%add_ln64 = add i31 %b, i31" [./CNN.h:64]   --->   Operation 224 'add' 'add_ln64' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%empty_56 = trunc i31 %b" [./CNN.h:64]   --->   Operation 225 'trunc' 'empty_56' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.33ns)   --->   "%empty_57 = add i4, i4 %empty_56" [./CNN.h:64]   --->   Operation 226 'add' 'empty_57' <Predicate = (!icmp_ln64)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_57" [./CNN.h:64]   --->   Operation 227 'zext' 'p_cast' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%line_buffer_0_3_addr_1 = getelementptr i64 %line_buffer_0_3, i64, i64 %p_cast" [./CNN.h:64]   --->   Operation 228 'getelementptr' 'line_buffer_0_3_addr_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 229 [2/2] (1.15ns)   --->   "%line_buffer_0_3_load_2 = load i4 %line_buffer_0_3_addr_1" [./CNN.h:69]   --->   Operation 229 'load' 'line_buffer_0_3_load_2' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 10 <SV = 8> <Delay = 4.50>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%window_buffer_load_11_0 = phi i64 %line_buffer_0_3_load_2, void %.split8, i64 %line_buffer_0_3_load_1, void %.lr.ph30.preheader" [./CNN.h:69]   --->   Operation 230 'phi' 'window_buffer_load_11_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%window_buffer_load_0 = phi i64 %window_buffer_load_11_0, void %.split8, i64 %line_buffer_0_3_load, void %.lr.ph30.preheader" [./CNN.h:69]   --->   Operation 231 'phi' 'window_buffer_load_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/2] (1.15ns)   --->   "%line_buffer_0_3_load_2 = load i4 %line_buffer_0_3_addr_1" [./CNN.h:69]   --->   Operation 232 'load' 'line_buffer_0_3_load_2' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_10 : Operation 233 [4/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv6_load" [./CNN.h:83]   --->   Operation 233 'dmul' 'mul' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 4.50>
ST_11 : Operation 234 [3/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv6_load" [./CNN.h:83]   --->   Operation 234 'dmul' 'mul' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [4/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load_11_0, i64 %kernel_conv6_load_1" [./CNN.h:83]   --->   Operation 235 'dmul' 'mul_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 4.50>
ST_12 : Operation 236 [2/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv6_load" [./CNN.h:83]   --->   Operation 236 'dmul' 'mul' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [3/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load_11_0, i64 %kernel_conv6_load_1" [./CNN.h:83]   --->   Operation 237 'dmul' 'mul_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [4/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %line_buffer_0_3_load_2, i64 %kernel_conv6_load_2" [./CNN.h:83]   --->   Operation 238 'dmul' 'mul_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 4.50>
ST_13 : Operation 239 [1/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv6_load" [./CNN.h:83]   --->   Operation 239 'dmul' 'mul' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [2/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load_11_0, i64 %kernel_conv6_load_1" [./CNN.h:83]   --->   Operation 240 'dmul' 'mul_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [3/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %line_buffer_0_3_load_2, i64 %kernel_conv6_load_2" [./CNN.h:83]   --->   Operation 241 'dmul' 'mul_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 4.50>
ST_14 : Operation 242 [4/4] (4.33ns)   --->   "%sum_s = dadd i64 %mul, i64" [./CNN.h:83]   --->   Operation 242 'dadd' 'sum_s' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load_11_0, i64 %kernel_conv6_load_1" [./CNN.h:83]   --->   Operation 243 'dmul' 'mul_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [2/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %line_buffer_0_3_load_2, i64 %kernel_conv6_load_2" [./CNN.h:83]   --->   Operation 244 'dmul' 'mul_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 4.50>
ST_15 : Operation 245 [3/4] (4.33ns)   --->   "%sum_s = dadd i64 %mul, i64" [./CNN.h:83]   --->   Operation 245 'dadd' 'sum_s' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %line_buffer_0_3_load_2, i64 %kernel_conv6_load_2" [./CNN.h:83]   --->   Operation 246 'dmul' 'mul_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 4.33>
ST_16 : Operation 247 [2/4] (4.33ns)   --->   "%sum_s = dadd i64 %mul, i64" [./CNN.h:83]   --->   Operation 247 'dadd' 'sum_s' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 4.33>
ST_17 : Operation 248 [1/4] (4.33ns)   --->   "%sum_s = dadd i64 %mul, i64" [./CNN.h:83]   --->   Operation 248 'dadd' 'sum_s' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 4.33>
ST_18 : Operation 249 [4/4] (4.33ns)   --->   "%sum_22_0_1 = dadd i64 %sum_s, i64 %mul_0_1" [./CNN.h:83]   --->   Operation 249 'dadd' 'sum_22_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 4.33>
ST_19 : Operation 250 [3/4] (4.33ns)   --->   "%sum_22_0_1 = dadd i64 %sum_s, i64 %mul_0_1" [./CNN.h:83]   --->   Operation 250 'dadd' 'sum_22_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 4.33>
ST_20 : Operation 251 [2/4] (4.33ns)   --->   "%sum_22_0_1 = dadd i64 %sum_s, i64 %mul_0_1" [./CNN.h:83]   --->   Operation 251 'dadd' 'sum_22_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 4.33>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%line_buffer_1_3_addr_1 = getelementptr i64 %line_buffer_1_3, i64, i64 %p_cast" [./CNN.h:64]   --->   Operation 252 'getelementptr' 'line_buffer_1_3_addr_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_21 : Operation 253 [2/2] (1.15ns)   --->   "%line_buffer_1_3_load_3 = load i4 %line_buffer_1_3_addr_1" [./CNN.h:72]   --->   Operation 253 'load' 'line_buffer_1_3_load_3' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_21 : Operation 254 [1/4] (4.33ns)   --->   "%sum_22_0_1 = dadd i64 %sum_s, i64 %mul_0_1" [./CNN.h:83]   --->   Operation 254 'dadd' 'sum_22_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 4.50>
ST_22 : Operation 255 [1/1] (0.00ns)   --->   "%window_buffer_load_11_1 = phi i64 %line_buffer_1_3_load_3, void %.split8, i64 %line_buffer_1_3_load_2, void %.lr.ph30.preheader" [./CNN.h:72]   --->   Operation 255 'phi' 'window_buffer_load_11_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%window_buffer_load_1 = phi i64 %window_buffer_load_11_1, void %.split8, i64 %line_buffer_1_3_load_1, void %.lr.ph30.preheader" [./CNN.h:72]   --->   Operation 256 'phi' 'window_buffer_load_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 257 [1/2] (1.15ns)   --->   "%line_buffer_1_3_load_3 = load i4 %line_buffer_1_3_addr_1" [./CNN.h:72]   --->   Operation 257 'load' 'line_buffer_1_3_load_3' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_22 : Operation 258 [4/4] (4.33ns)   --->   "%sum_22_0_2 = dadd i64 %sum_22_0_1, i64 %mul_0_2" [./CNN.h:83]   --->   Operation 258 'dadd' 'sum_22_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 259 [4/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv6_load_3" [./CNN.h:83]   --->   Operation 259 'dmul' 'mul_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 4.50>
ST_23 : Operation 260 [3/4] (4.33ns)   --->   "%sum_22_0_2 = dadd i64 %sum_22_0_1, i64 %mul_0_2" [./CNN.h:83]   --->   Operation 260 'dadd' 'sum_22_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 261 [3/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv6_load_3" [./CNN.h:83]   --->   Operation 261 'dmul' 'mul_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 262 [4/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_11_1, i64 %kernel_conv6_load_4" [./CNN.h:83]   --->   Operation 262 'dmul' 'mul_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 4.50>
ST_24 : Operation 263 [2/4] (4.33ns)   --->   "%sum_22_0_2 = dadd i64 %sum_22_0_1, i64 %mul_0_2" [./CNN.h:83]   --->   Operation 263 'dadd' 'sum_22_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 264 [2/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv6_load_3" [./CNN.h:83]   --->   Operation 264 'dmul' 'mul_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 265 [3/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_11_1, i64 %kernel_conv6_load_4" [./CNN.h:83]   --->   Operation 265 'dmul' 'mul_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 266 [4/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %line_buffer_1_3_load_3, i64 %kernel_conv6_load_5" [./CNN.h:83]   --->   Operation 266 'dmul' 'mul_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 4.50>
ST_25 : Operation 267 [1/4] (4.33ns)   --->   "%sum_22_0_2 = dadd i64 %sum_22_0_1, i64 %mul_0_2" [./CNN.h:83]   --->   Operation 267 'dadd' 'sum_22_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 268 [1/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv6_load_3" [./CNN.h:83]   --->   Operation 268 'dmul' 'mul_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 269 [2/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_11_1, i64 %kernel_conv6_load_4" [./CNN.h:83]   --->   Operation 269 'dmul' 'mul_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 270 [3/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %line_buffer_1_3_load_3, i64 %kernel_conv6_load_5" [./CNN.h:83]   --->   Operation 270 'dmul' 'mul_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 4.50>
ST_26 : Operation 271 [4/4] (4.33ns)   --->   "%sum_22_1 = dadd i64 %sum_22_0_2, i64 %mul_1" [./CNN.h:83]   --->   Operation 271 'dadd' 'sum_22_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 272 [1/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_11_1, i64 %kernel_conv6_load_4" [./CNN.h:83]   --->   Operation 272 'dmul' 'mul_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 273 [2/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %line_buffer_1_3_load_3, i64 %kernel_conv6_load_5" [./CNN.h:83]   --->   Operation 273 'dmul' 'mul_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 4.50>
ST_27 : Operation 274 [3/4] (4.33ns)   --->   "%sum_22_1 = dadd i64 %sum_22_0_2, i64 %mul_1" [./CNN.h:83]   --->   Operation 274 'dadd' 'sum_22_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 275 [1/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %line_buffer_1_3_load_3, i64 %kernel_conv6_load_5" [./CNN.h:83]   --->   Operation 275 'dmul' 'mul_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 4.33>
ST_28 : Operation 276 [2/4] (4.33ns)   --->   "%sum_22_1 = dadd i64 %sum_22_0_2, i64 %mul_1" [./CNN.h:83]   --->   Operation 276 'dadd' 'sum_22_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 4.33>
ST_29 : Operation 277 [1/4] (4.33ns)   --->   "%sum_22_1 = dadd i64 %sum_22_0_2, i64 %mul_1" [./CNN.h:83]   --->   Operation 277 'dadd' 'sum_22_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 4.33>
ST_30 : Operation 278 [4/4] (4.33ns)   --->   "%sum_22_1_1 = dadd i64 %sum_22_1, i64 %mul_1_1" [./CNN.h:83]   --->   Operation 278 'dadd' 'sum_22_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 4.33>
ST_31 : Operation 279 [3/4] (4.33ns)   --->   "%sum_22_1_1 = dadd i64 %sum_22_1, i64 %mul_1_1" [./CNN.h:83]   --->   Operation 279 'dadd' 'sum_22_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 4.33>
ST_32 : Operation 280 [2/4] (4.33ns)   --->   "%sum_22_1_1 = dadd i64 %sum_22_1, i64 %mul_1_1" [./CNN.h:83]   --->   Operation 280 'dadd' 'sum_22_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 4.33>
ST_33 : Operation 281 [1/1] (0.00ns)   --->   "%line_buffer_2_3_addr_1 = getelementptr i64 %line_buffer_2_3, i64, i64 %p_cast" [./CNN.h:64]   --->   Operation 281 'getelementptr' 'line_buffer_2_3_addr_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_33 : Operation 282 [2/2] (1.15ns)   --->   "%line_buffer_2_3_load_3 = load i4 %line_buffer_2_3_addr_1" [./CNN.h:75]   --->   Operation 282 'load' 'line_buffer_2_3_load_3' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_33 : Operation 283 [1/4] (4.33ns)   --->   "%sum_22_1_1 = dadd i64 %sum_22_1, i64 %mul_1_1" [./CNN.h:83]   --->   Operation 283 'dadd' 'sum_22_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 4.50>
ST_34 : Operation 284 [1/1] (0.00ns)   --->   "%window_buffer_load_11_2 = phi i64 %line_buffer_2_3_load_3, void %.split8, i64 %line_buffer_2_3_load_2, void %.lr.ph30.preheader" [./CNN.h:75]   --->   Operation 284 'phi' 'window_buffer_load_11_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 285 [1/1] (0.00ns)   --->   "%window_buffer_load_2 = phi i64 %window_buffer_load_11_2, void %.split8, i64 %line_buffer_2_3_load_1, void %.lr.ph30.preheader" [./CNN.h:75]   --->   Operation 285 'phi' 'window_buffer_load_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 286 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 286 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 287 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 287 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %.split8, void %._crit_edge31.loopexit" [./CNN.h:64]   --->   Operation 288 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 289 [1/2] (1.15ns)   --->   "%line_buffer_2_3_load_3 = load i4 %line_buffer_2_3_addr_1" [./CNN.h:75]   --->   Operation 289 'load' 'line_buffer_2_3_load_3' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_34 : Operation 290 [4/4] (4.33ns)   --->   "%sum_22_1_2 = dadd i64 %sum_22_1_1, i64 %mul_1_2" [./CNN.h:83]   --->   Operation 290 'dadd' 'sum_22_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 291 [4/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv6_load_6" [./CNN.h:83]   --->   Operation 291 'dmul' 'mul_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 4.50>
ST_35 : Operation 292 [3/4] (4.33ns)   --->   "%sum_22_1_2 = dadd i64 %sum_22_1_1, i64 %mul_1_2" [./CNN.h:83]   --->   Operation 292 'dadd' 'sum_22_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 293 [3/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv6_load_6" [./CNN.h:83]   --->   Operation 293 'dmul' 'mul_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 294 [4/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_11_2, i64 %kernel_conv6_load_7" [./CNN.h:83]   --->   Operation 294 'dmul' 'mul_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 4.50>
ST_36 : Operation 295 [2/4] (4.33ns)   --->   "%sum_22_1_2 = dadd i64 %sum_22_1_1, i64 %mul_1_2" [./CNN.h:83]   --->   Operation 295 'dadd' 'sum_22_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 296 [2/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv6_load_6" [./CNN.h:83]   --->   Operation 296 'dmul' 'mul_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 297 [3/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_11_2, i64 %kernel_conv6_load_7" [./CNN.h:83]   --->   Operation 297 'dmul' 'mul_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 298 [4/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %line_buffer_2_3_load_3, i64 %kernel_conv6_load_8" [./CNN.h:83]   --->   Operation 298 'dmul' 'mul_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 4.50>
ST_37 : Operation 299 [1/4] (4.33ns)   --->   "%sum_22_1_2 = dadd i64 %sum_22_1_1, i64 %mul_1_2" [./CNN.h:83]   --->   Operation 299 'dadd' 'sum_22_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 300 [1/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv6_load_6" [./CNN.h:83]   --->   Operation 300 'dmul' 'mul_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 301 [2/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_11_2, i64 %kernel_conv6_load_7" [./CNN.h:83]   --->   Operation 301 'dmul' 'mul_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 302 [3/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %line_buffer_2_3_load_3, i64 %kernel_conv6_load_8" [./CNN.h:83]   --->   Operation 302 'dmul' 'mul_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 4.50>
ST_38 : Operation 303 [4/4] (4.33ns)   --->   "%sum_22_2 = dadd i64 %sum_22_1_2, i64 %mul_2" [./CNN.h:83]   --->   Operation 303 'dadd' 'sum_22_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 304 [1/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_11_2, i64 %kernel_conv6_load_7" [./CNN.h:83]   --->   Operation 304 'dmul' 'mul_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 305 [2/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %line_buffer_2_3_load_3, i64 %kernel_conv6_load_8" [./CNN.h:83]   --->   Operation 305 'dmul' 'mul_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 4.50>
ST_39 : Operation 306 [3/4] (4.33ns)   --->   "%sum_22_2 = dadd i64 %sum_22_1_2, i64 %mul_2" [./CNN.h:83]   --->   Operation 306 'dadd' 'sum_22_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 307 [1/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %line_buffer_2_3_load_3, i64 %kernel_conv6_load_8" [./CNN.h:83]   --->   Operation 307 'dmul' 'mul_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 4.33>
ST_40 : Operation 308 [2/4] (4.33ns)   --->   "%sum_22_2 = dadd i64 %sum_22_1_2, i64 %mul_2" [./CNN.h:83]   --->   Operation 308 'dadd' 'sum_22_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 4.33>
ST_41 : Operation 309 [1/4] (4.33ns)   --->   "%sum_22_2 = dadd i64 %sum_22_1_2, i64 %mul_2" [./CNN.h:83]   --->   Operation 309 'dadd' 'sum_22_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 4.33>
ST_42 : Operation 310 [4/4] (4.33ns)   --->   "%sum_22_2_1 = dadd i64 %sum_22_2, i64 %mul_2_1" [./CNN.h:83]   --->   Operation 310 'dadd' 'sum_22_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 4.33>
ST_43 : Operation 311 [3/4] (4.33ns)   --->   "%sum_22_2_1 = dadd i64 %sum_22_2, i64 %mul_2_1" [./CNN.h:83]   --->   Operation 311 'dadd' 'sum_22_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 4.33>
ST_44 : Operation 312 [2/4] (4.33ns)   --->   "%sum_22_2_1 = dadd i64 %sum_22_2, i64 %mul_2_1" [./CNN.h:83]   --->   Operation 312 'dadd' 'sum_22_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 4.33>
ST_45 : Operation 313 [1/4] (4.33ns)   --->   "%sum_22_2_1 = dadd i64 %sum_22_2, i64 %mul_2_1" [./CNN.h:83]   --->   Operation 313 'dadd' 'sum_22_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 4.33>
ST_46 : Operation 314 [4/4] (4.33ns)   --->   "%sum_22_2_2 = dadd i64 %sum_22_2_1, i64 %mul_2_2" [./CNN.h:83]   --->   Operation 314 'dadd' 'sum_22_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 4.33>
ST_47 : Operation 315 [3/4] (4.33ns)   --->   "%sum_22_2_2 = dadd i64 %sum_22_2_1, i64 %mul_2_2" [./CNN.h:83]   --->   Operation 315 'dadd' 'sum_22_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 4.33>
ST_48 : Operation 316 [2/4] (4.33ns)   --->   "%sum_22_2_2 = dadd i64 %sum_22_2_1, i64 %mul_2_2" [./CNN.h:83]   --->   Operation 316 'dadd' 'sum_22_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 47> <Delay = 4.33>
ST_49 : Operation 317 [1/4] (4.33ns)   --->   "%sum_22_2_2 = dadd i64 %sum_22_2_1, i64 %mul_2_2" [./CNN.h:83]   --->   Operation 317 'dadd' 'sum_22_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 4.33>
ST_50 : Operation 318 [4/4] (4.33ns)   --->   "%sum = dadd i64 %sum_22_2_2, i64 %select_ln40_15" [./CNN.h:86]   --->   Operation 318 'dadd' 'sum' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 4.33>
ST_51 : Operation 319 [3/4] (4.33ns)   --->   "%sum = dadd i64 %sum_22_2_2, i64 %select_ln40_15" [./CNN.h:86]   --->   Operation 319 'dadd' 'sum' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 50> <Delay = 4.33>
ST_52 : Operation 320 [2/4] (4.33ns)   --->   "%sum = dadd i64 %sum_22_2_2, i64 %select_ln40_15" [./CNN.h:86]   --->   Operation 320 'dadd' 'sum' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 51> <Delay = 4.33>
ST_53 : Operation 321 [1/4] (4.33ns)   --->   "%sum = dadd i64 %sum_22_2_2, i64 %select_ln40_15" [./CNN.h:86]   --->   Operation 321 'dadd' 'sum' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 52> <Delay = 2.01>
ST_54 : Operation 322 [2/2] (2.01ns)   --->   "%tmp_s = fcmp_ogt  i64 %sum, i64" [./CNN.h:11]   --->   Operation 322 'dcmp' 'tmp_s' <Predicate = (!icmp_ln64)> <Delay = 2.01> <Core = "DCompare">   --->   Core 86 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 53> <Delay = 2.42>
ST_55 : Operation 323 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./CNN.h:65]   --->   Operation 323 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_55 : Operation 324 [1/1] (0.00ns)   --->   "%bitcast_ln11 = bitcast i64 %sum" [./CNN.h:11]   --->   Operation 324 'bitcast' 'bitcast_ln11' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_55 : Operation 325 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln11, i32, i32" [./CNN.h:11]   --->   Operation 325 'partselect' 'tmp' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_55 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i64 %bitcast_ln11" [./CNN.h:11]   --->   Operation 326 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_55 : Operation 327 [1/1] (0.61ns)   --->   "%icmp_ln11 = icmp_ne  i11 %tmp, i11" [./CNN.h:11]   --->   Operation 327 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln64)> <Delay = 0.61> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 328 [1/1] (0.98ns)   --->   "%icmp_ln11_6 = icmp_eq  i52 %trunc_ln11, i52" [./CNN.h:11]   --->   Operation 328 'icmp' 'icmp_ln11_6' <Predicate = (!icmp_ln64)> <Delay = 0.98> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%or_ln11 = or i1 %icmp_ln11_6, i1 %icmp_ln11" [./CNN.h:11]   --->   Operation 329 'or' 'or_ln11' <Predicate = (!icmp_ln64)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 330 [1/2] (2.01ns)   --->   "%tmp_s = fcmp_ogt  i64 %sum, i64" [./CNN.h:11]   --->   Operation 330 'dcmp' 'tmp_s' <Predicate = (!icmp_ln64)> <Delay = 2.01> <Core = "DCompare">   --->   Core 86 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%and_ln11 = and i1 %or_ln11, i1 %tmp_s" [./CNN.h:11]   --->   Operation 331 'and' 'and_ln11' <Predicate = (!icmp_ln64)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 332 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln88 = select i1 %and_ln11, i64 %bitcast_ln11, i64" [./CNN.h:88]   --->   Operation 332 'select' 'select_ln88' <Predicate = (!icmp_ln64)> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 333 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_conv6, i64 %select_ln88" [./CNN.h:88]   --->   Operation 333 'write' 'write_ln88' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_55 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph30"   --->   Operation 334 'br' 'br_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 56 <SV = 33> <Delay = 0.84>
ST_56 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge31"   --->   Operation 335 'br' 'br_ln0' <Predicate = (!icmp_ln52 & cmp4827)> <Delay = 0.00>
ST_56 : Operation 336 [1/1] (0.34ns)   --->   "%add_ln41 = add i5 %select_ln40, i5" [./CNN.h:41]   --->   Operation 336 'add' 'add_ln41' <Predicate = true> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 337 [1/1] (0.54ns)   --->   "%add_ln40_45 = add i10 %indvar_flatten, i10" [./CNN.h:40]   --->   Operation 337 'add' 'add_ln40_45' <Predicate = (!icmp_ln40)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 338 [1/1] (0.30ns)   --->   "%select_ln40_18 = select i1 %icmp_ln40, i10, i10 %add_ln40_45" [./CNN.h:40]   --->   Operation 338 'select' 'select_ln40_18' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 339 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 1.8ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	wire read on port 'padding' (./CNN.h:31) [12]  (0 ns)
	'add' operation ('width', ./CNN.h:31) [15]  (0.669 ns)
	'icmp' operation ('icmp_ln42', ./CNN.h:42) [16]  (0.859 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'phi' operation ('num_ker', ./CNN.h:40) with incoming values : ('select_ln40_17', ./CNN.h:40) [26]  (0 ns)
	'getelementptr' operation ('bias_conv6_addr', ./CNN.h:40) [39]  (0 ns)
	'load' operation ('bias_conv6_load', ./CNN.h:40) on array 'bias_conv6' [40]  (1.16 ns)

 <State 3>: 3.99ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ./CNN.h:40) with incoming values : ('select_ln40_18', ./CNN.h:40) [25]  (0 ns)
	'icmp' operation ('icmp_ln40', ./CNN.h:40) [49]  (0.605 ns)
	'select' operation ('select_ln39', ./CNN.h:39) [50]  (0.278 ns)
	'add' operation ('add_ln40', ./CNN.h:40) [65]  (0.341 ns)
	'add' operation ('add_ln83_13', ./CNN.h:83) [78]  (0 ns)
	'add' operation ('add_ln83_14', ./CNN.h:83) [79]  (0.777 ns)
	'select' operation ('select_ln40_16', ./CNN.h:40) [80]  (0.301 ns)
	'add' operation ('add_ln40_37', ./CNN.h:40) [84]  (0.534 ns)
	'getelementptr' operation ('kernel_conv6_addr_1', ./CNN.h:83) [86]  (0 ns)
	'load' operation ('kernel_conv6_load_1', ./CNN.h:40) on array 'kernel_conv6' [87]  (1.16 ns)

 <State 4>: 1.57ns
The critical path consists of the following:
	'load' operation ('bias_conv6_load_1', ./CNN.h:40) on array 'bias_conv6' [76]  (1.16 ns)
	'select' operation ('select_ln40_15', ./CNN.h:40) [77]  (0.411 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	'phi' operation ('j', ./CNN.h:42) with incoming values : ('add_ln42', ./CNN.h:42) [126]  (0 ns)
	'icmp' operation ('icmp_ln45_6', ./CNN.h:45) [143]  (0.859 ns)
	'or' operation ('or_ln45_11', ./CNN.h:45) [144]  (0 ns)
	'or' operation ('or_ln45_12', ./CNN.h:45) [145]  (0 ns)
	'select' operation ('select_ln45', ./CNN.h:45) [146]  (0.411 ns)
	'store' operation ('store_ln49', ./CNN.h:49) of variable 'select_ln45', ./CNN.h:45 on array 'line_buffer_2_3' [147]  (1.16 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('line_buffer_1_3_load', ./CNN.h:43) on array 'line_buffer_1_3' [136]  (1.16 ns)
	'store' operation ('store_ln43', ./CNN.h:43) of variable 'line_buffer_1_3_load', ./CNN.h:43 on array 'line_buffer_0_3' [138]  (1.16 ns)

 <State 7>: 1.16ns
The critical path consists of the following:
	'load' operation ('line_buffer_0_3_load', ./CNN.h:57) on array 'line_buffer_0_3' [156]  (1.16 ns)

 <State 8>: 1.16ns
The critical path consists of the following:
	'load' operation ('line_buffer_0_3_load', ./CNN.h:57) on array 'line_buffer_0_3' [156]  (1.16 ns)

 <State 9>: 1.49ns
The critical path consists of the following:
	'phi' operation ('b', ./CNN.h:64) with incoming values : ('add_ln64', ./CNN.h:64) [172]  (0 ns)
	'add' operation ('empty_57', ./CNN.h:64) [182]  (0.336 ns)
	'getelementptr' operation ('line_buffer_0_3_addr_1', ./CNN.h:64) [184]  (0 ns)
	'load' operation ('line_buffer_0_3_load_2', ./CNN.h:69) on array 'line_buffer_0_3' [187]  (1.16 ns)

 <State 10>: 4.5ns
The critical path consists of the following:
	'phi' operation ('window_buffer_load_0', ./CNN.h:69) with incoming values : ('line_buffer_0_3_load', ./CNN.h:57) ('line_buffer_0_3_load_1', ./CNN.h:60) ('line_buffer_0_3_load_2', ./CNN.h:69) [171]  (0 ns)
	'dmul' operation ('mul', ./CNN.h:83) [190]  (4.5 ns)

 <State 11>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul', ./CNN.h:83) [190]  (4.5 ns)

 <State 12>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul', ./CNN.h:83) [190]  (4.5 ns)

 <State 13>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul', ./CNN.h:83) [190]  (4.5 ns)

 <State 14>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_0_1', ./CNN.h:83) [192]  (4.5 ns)

 <State 15>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_0_2', ./CNN.h:83) [194]  (4.5 ns)

 <State 16>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_s', ./CNN.h:83) [191]  (4.33 ns)

 <State 17>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_s', ./CNN.h:83) [191]  (4.33 ns)

 <State 18>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_0_1', ./CNN.h:83) [193]  (4.33 ns)

 <State 19>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_0_1', ./CNN.h:83) [193]  (4.33 ns)

 <State 20>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_0_1', ./CNN.h:83) [193]  (4.33 ns)

 <State 21>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_0_1', ./CNN.h:83) [193]  (4.33 ns)

 <State 22>: 4.5ns
The critical path consists of the following:
	'phi' operation ('window_buffer_load_1', ./CNN.h:72) with incoming values : ('line_buffer_1_3_load_1', ./CNN.h:58) ('line_buffer_1_3_load_2', ./CNN.h:61) ('line_buffer_1_3_load_3', ./CNN.h:72) [169]  (0 ns)
	'dmul' operation ('mul_1', ./CNN.h:83) [196]  (4.5 ns)

 <State 23>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./CNN.h:83) [196]  (4.5 ns)

 <State 24>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./CNN.h:83) [196]  (4.5 ns)

 <State 25>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./CNN.h:83) [196]  (4.5 ns)

 <State 26>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_1_1', ./CNN.h:83) [198]  (4.5 ns)

 <State 27>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_1_2', ./CNN.h:83) [200]  (4.5 ns)

 <State 28>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_1', ./CNN.h:83) [197]  (4.33 ns)

 <State 29>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_1', ./CNN.h:83) [197]  (4.33 ns)

 <State 30>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_1_1', ./CNN.h:83) [199]  (4.33 ns)

 <State 31>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_1_1', ./CNN.h:83) [199]  (4.33 ns)

 <State 32>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_1_1', ./CNN.h:83) [199]  (4.33 ns)

 <State 33>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_1_1', ./CNN.h:83) [199]  (4.33 ns)

 <State 34>: 4.5ns
The critical path consists of the following:
	'phi' operation ('window_buffer_load_2', ./CNN.h:75) with incoming values : ('line_buffer_2_3_load_1', ./CNN.h:59) ('line_buffer_2_3_load_2', ./CNN.h:62) ('line_buffer_2_3_load_3', ./CNN.h:75) [167]  (0 ns)
	'dmul' operation ('mul_2', ./CNN.h:83) [202]  (4.5 ns)

 <State 35>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_2', ./CNN.h:83) [202]  (4.5 ns)

 <State 36>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_2', ./CNN.h:83) [202]  (4.5 ns)

 <State 37>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_2', ./CNN.h:83) [202]  (4.5 ns)

 <State 38>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_2_1', ./CNN.h:83) [204]  (4.5 ns)

 <State 39>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_2_2', ./CNN.h:83) [206]  (4.5 ns)

 <State 40>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_2', ./CNN.h:83) [203]  (4.33 ns)

 <State 41>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_2', ./CNN.h:83) [203]  (4.33 ns)

 <State 42>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_2_1', ./CNN.h:83) [205]  (4.33 ns)

 <State 43>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_2_1', ./CNN.h:83) [205]  (4.33 ns)

 <State 44>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_2_1', ./CNN.h:83) [205]  (4.33 ns)

 <State 45>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_2_1', ./CNN.h:83) [205]  (4.33 ns)

 <State 46>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_2_2', ./CNN.h:83) [207]  (4.33 ns)

 <State 47>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_2_2', ./CNN.h:83) [207]  (4.33 ns)

 <State 48>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_2_2', ./CNN.h:83) [207]  (4.33 ns)

 <State 49>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_22_2_2', ./CNN.h:83) [207]  (4.33 ns)

 <State 50>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:86) [208]  (4.33 ns)

 <State 51>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:86) [208]  (4.33 ns)

 <State 52>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:86) [208]  (4.33 ns)

 <State 53>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:86) [208]  (4.33 ns)

 <State 54>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_s', ./CNN.h:11) [215]  (2.01 ns)

 <State 55>: 2.42ns
The critical path consists of the following:
	'dcmp' operation ('tmp_s', ./CNN.h:11) [215]  (2.01 ns)
	'and' operation ('and_ln11', ./CNN.h:11) [216]  (0 ns)
	'select' operation ('select_ln88', ./CNN.h:88) [217]  (0.411 ns)

 <State 56>: 0.846ns
The critical path consists of the following:
	'add' operation ('add_ln40_45', ./CNN.h:40) [224]  (0.543 ns)
	'select' operation ('select_ln40_18', ./CNN.h:40) [225]  (0.303 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
