{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:JV2RwH3_ST0C", "title": "ORION 2.0: A fast and accurate noc power and area model for early-stage design space exploration", "published_by": "GSRC Annual Symposium 8, 2008", "authors": ["K Samadi", "A Kahng", "B Li", "L Peh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13432918967794416029,9402317008592484133", "cited_by": 1009.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:R3hNpaxXUhUC", "title": "Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration", "published_by": "Proceedings of the conference on Design, Automation and Test in Europe, 423-428, 2009", "authors": ["AB Kahng", "B Li", "LS Peh", "K Samadi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13432918967794416029", "cited_by": 985.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:e5wmG9Sq2KIC", "title": "ORION 2.0: A Power-Area Simulator for Interconnection Networks", "published_by": "Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 1-5, 2012", "authors": ["AB Kahng", "B Li", "LS Peh", "K Samadi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13422968541695079997", "cited_by": 332.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:r0BpntZqJG4C", "title": "CoQoS: Coordinating QoS-aware shared resources in NoC-based SoCs", "published_by": "Journal of Parallel and Distributed Computing 71 (5), 700-713, 2011", "authors": ["B Li", "L Zhao", "R Iyer", "LS Peh", "M Leddige", "M Espig", "SE Lee", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8567655040421096959", "cited_by": 138.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:_Qo2XoVZTnwC", "title": "Impact of process and temperature variations on network-on-chip design exploration", "published_by": "Networks-on-Chip, 2008. NoCS 2008. Second ACM/IEEE International Symposium\u00a0\u2026, 2008", "authors": ["B Li", "LS Peh", "P Patra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6429071000756918222", "cited_by": 88.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:4JMBOYKVnBMC", "title": "Polaris: A system-level roadmap for on-chip interconnection networks", "published_by": "Computer Design, 2006. ICCD 2006. International Conference on, 134-141, 2007", "authors": ["V Soteriou", "N Eisley", "H Wang", "B Li", "LS Peh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10757773589546308113,9633763981437820490", "cited_by": 88.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:M3NEmzRMIkIC", "title": "A case study on the communication and computation behaviors of real applications in NoC-based MPSoCs", "published_by": "VLSI (ISVLSI), 2014 IEEE Computer Society Annual Symposium on, 480-485, 2014", "authors": ["Z Wang", "W Liu", "J Xu", "B Li", "R Iyer", "R Illikkal", "X Wu", "WH Mow", "W Ye"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2795068300702944519", "cited_by": 43.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:ns9cj8rnVeAC", "title": "RAMBO: Resource Allocation for Microservices Using Bayesian Optimization", "published_by": "IEEE Computer Architecture Letters 20 (1), 46-49, 2021", "authors": ["Q Li", "B Li", "P Mercati", "R Illikkal", "C Tai", "M Kishinevsky", "C Kozyrakis"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10418151790172776572", "cited_by": 34.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:j3f4tGmQtD8C", "title": "Polaris: A system-level roadmapping toolchain for on-chip interconnection networks", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 15 (8), 855-868, 2007", "authors": ["V Soteriou", "N Eisley", "H Wang", "B Li", "LS Peh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9633763981437820490", "cited_by": 28.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:TFP_iSt0sucC", "title": "Dynamic QoS management for chip multiprocessors", "published_by": "ACM Transactions on Architecture and Code Optimization 9, 17:1--17:29, 2012", "authors": ["B Li", "LS Peh", "L Zhao", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14449303020823154265", "cited_by": 22.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:NaGl4SEjCO4C", "title": "RLDRM: Closed Loop Dynamic Cache Allocation with Deep Reinforcement Learning for Network Function Virtualization", "published_by": "2020 6th IEEE Conference on Network Softwarization (NetSoft), 335-343, 2020", "authors": ["B Li", "Y Wang", "R Wang", "C Tai", "R Iyer", "Z Zhou", "A Herdrich", "T Zhang", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15640182753057585769", "cited_by": 17.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:lSLTfruPkqcC", "title": "Cache monitoring", "published_by": "US Patent 10,599,548, 2020", "authors": ["R Wang", "B Li", "AJ Herdrich", "TC Tai", "R Huggahalli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18056203747564122938", "cited_by": 10.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:hMod-77fHWUC", "title": "Efficient peer-to-peer communication support in soc fabrics", "published_by": "US Patent App. 13/810,033, 2012", "authors": ["B Li", "L Zhao", "R Iyer", "RG Illikkal"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4064879934223783278", "cited_by": 10.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:RHpTSmoSYBkC", "title": "Template-based memory access engine for accelerators in SoCs", "published_by": "Proceedings of the 16th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2011", "authors": ["B Li", "Z Fang", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6235696641667774429", "cited_by": 9.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:RYcK_YlVTxYC", "title": "A Systematic and Realistic Network-on-Chip Traffic Modeling and Generation Technique for Emerging Many-Core Systems", "published_by": "IEEE Transactions on Multi-Scale Computing Systems 4 (2), 113-126, 2017", "authors": ["W Liu", "Z Wang", "P Yang", "J Xu", "B Li", "R Lyer", "R Illikkal"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17391187374343254893", "cited_by": 7.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:vV6vV6tmYwMC", "title": "MOBO-NFV: Automated Tuning of a Network Function Virtualization System using Multi-Objective Bayesian Optimization", "published_by": "2021 IFIP/IEEE International Symposium on Integrated Network Management (IM\u00a0\u2026, 2021", "authors": ["P Mercati", "B Li", "M Ergin", "C Tai", "M Kishinevsky", "B Serafimov", "S Ravisundar", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6402746116320931837", "cited_by": 5.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:NMxIlDl6LWMC", "title": "A systematic network-on-chip traffic modeling and generation methodology", "published_by": "Circuits and Systems (APCCAS), 2014 IEEE Asia Pacific Conference on, 675-678, 2014", "authors": ["Z Wang", "W Liu", "J Xu", "X Wu", "Z Wang", "B Li", "R Iyer", "R Illikkal"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6262467247858191241", "cited_by": 5.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:iH-uZ7U-co4C", "title": "Boomerang: reducing power consumption of response packets in NoCs with minimal performance impact", "published_by": "IEEE Computer Architecture Letters 9 (2), 49-52, 2010", "authors": ["Z Fang", "E Hallnor", "B Li", "M Leddige", "D Dai", "SE Lee", "S Makineni", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15261763851179460395", "cited_by": 5.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:bEWYMUwI8FkC", "title": "Cost-effectively offering private buffers in SoCs and CMPs", "published_by": "Proceedings of the international conference on Supercomputing, 275-284, 2011", "authors": ["Z Fang", "L Zhao", "RR Iyer", "CF Fajardo", "GF Garcia", "SE Lee", "B Li", "SR King", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2778736595625603189", "cited_by": 4.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&citation_for_view=CLzoFY4AAAAJ:70eg2SAEIzsC", "title": "PROMPT: Learning Dynamic Resource Allocation Policies for Edge-Network Applications", "published_by": "arXiv preprint arXiv:2201.07916, 2022", "authors": ["D Penney", "B Li", "J Sydir", "C Tai", "E Walsh", "T Long", "S Lee", "L Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9557057305140062510", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&cstart=20&pagesize=80&citation_for_view=CLzoFY4AAAAJ:2P1L_qKh6hAC", "title": "Apparatus and method for a closed-loop dynamic resource allocation control framework", "published_by": "US Patent App. 16/914,305, 2021", "authors": ["B Li", "R Wang", "KA Doshi", "FG Bernat", "Y Wang", "R Iyer", "A Herdrich", "TY Tai", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16940233014939497283", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&cstart=20&pagesize=80&citation_for_view=CLzoFY4AAAAJ:35N4QoGY0k4C", "title": "Route-based digital service management", "published_by": "US Patent App. 17/131,429, 2021", "authors": ["JJ Sydir", "B Li", "T Metsch"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&cstart=20&pagesize=80&citation_for_view=CLzoFY4AAAAJ:RGFaLdJalmkC", "title": "Cache monitoring", "published_by": "US Patent App. 16/827,410, 2020", "authors": ["R Wang", "B Li", "AJ Herdrich", "TYC Tai", "R Huggahalli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&cstart=20&pagesize=80&citation_for_view=CLzoFY4AAAAJ:O3NaXMp0MMsC", "title": "Technologies for enforcing coherence ordering in consumer polling interactions", "published_by": "US Patent App. 15/720,379, 2019", "authors": ["B Li", "C Zhang", "R Wang", "R Huggahalli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&cstart=20&pagesize=80&citation_for_view=CLzoFY4AAAAJ:maZDTaKrznsC", "title": "Dynamic configuration of potential links between processing elements", "published_by": "US Patent 8,649,262, 2014", "authors": ["S Srinivasan", "MW Leddige", "B Li", "M Espig"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&cstart=20&pagesize=80&citation_for_view=CLzoFY4AAAAJ:k_IJM867U9cC", "title": "Exploiting semantics of virtual memory to improve the efficiency of the on-chip memory system", "published_by": "European Conference on Parallel Processing, 232-245, 2012", "authors": ["B Li", "Z Fang", "L Zhao", "X Jiang", "L Li", "A Herdrich", "R Iyer", "S Makineni"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&cstart=20&pagesize=80&citation_for_view=CLzoFY4AAAAJ:blknAaTinKkC", "title": "COMPUTER ARCHITECTURE LETTERS", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&cstart=20&pagesize=80&citation_for_view=CLzoFY4AAAAJ:YFjsv_pBGBYC", "title": "Joint Resource Management for QoS in Many-Core Chips", "published_by": "Poster, GSRC Annual Symposium 3, 2009", "authors": ["B Li", "LS Peh", "L Zhao", "R Iyer"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&cstart=20&pagesize=80&citation_for_view=CLzoFY4AAAAJ:J_g5lzvAfSwC", "title": "Polaris: A System-Level Roadmap for On-Chip Interconnection Networks", "published_by": "IEEE, 2007", "authors": ["NA Eisley", "H Wang", "B Li", "L Peh", "V Soteriou"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&cstart=20&pagesize=80&citation_for_view=CLzoFY4AAAAJ:GnPB-g6toBAC", "title": "2B-1 Template-based Memory Access Engine for Accelerators in SoCs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=CLzoFY4AAAAJ&cstart=20&pagesize=80&citation_for_view=CLzoFY4AAAAJ:isC4tDSrTZIC", "title": "SPECIAL SECTION ON SYSTEM-LEVEL INTERCONNECT PREDICTION", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["1831", "10", "11"], "Since 2018": ["484", "10", "10"]}, "chart": {"2007": 8, "2008": 15, "2009": 37, "2010": 97, "2011": 140, "2012": 199, "2013": 191, "2014": 175, "2015": 160, "2016": 150, "2017": 126, "2018": 112, "2019": 110, "2020": 77, "2021": 61, "2022": 74, "2023": 47}}, "co_authors": [], "interests": ["Computer architecture"], "affiliates": [{"name": "Intel", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=13927508431068359400"}], "last_updated": "2023/10/31 20:28"}