#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010bed70 .scope module, "tb_" "tb_" 2 1;
 .timescale 0 0;
P_00000000010bbb30 .param/l "word_size" 0 2 12, +C4<00000000000000000000000000100000>;
v0000000001119d80_0 .var "addr", 31 0;
v00000000011197e0_0 .var "clk", 0 0;
v0000000001119e20_0 .var "data", 31 0;
v0000000001119ce0_0 .net "is_missrate", 0 0, L_00000000010a9ca0;  1 drivers
v000000000111a320_0 .net "out", 31 0, L_00000000010a9d80;  1 drivers
v00000000011192e0_0 .net "response", 0 0, L_00000000010a9920;  1 drivers
v0000000001119100_0 .var "wr", 0 0;
S_00000000010a7210 .scope module, "cache" "direct_mapping_cache" 2 14, 3 1 0, S_00000000010bed70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 1 "wr"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "response"
    .port_info 5 /OUTPUT 1 "is_missrate"
    .port_info 6 /OUTPUT 32 "out"
P_00000000010bf180 .param/l "index_size" 0 3 14, +C4<00000000000000000000000000000110>;
P_00000000010bf1b8 .param/l "size" 0 3 13, +C4<00000000000000000000000001000000>;
P_00000000010bf1f0 .param/l "word_size" 0 3 11, +C4<00000000000000000000000000100000>;
L_00000000010a9d80 .functor BUFZ 32, v00000000011182d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000010a9ca0 .functor BUFZ 1, v00000000011187d0_0, C4<0>, C4<0>, C4<0>;
L_00000000010a9920 .functor BUFZ 1, v000000000111a780_0, C4<0>, C4<0>, C4<0>;
v00000000011184b0_0 .net "addr", 31 0, v0000000001119d80_0;  1 drivers
v0000000001118c30_0 .var "addr_reg", 31 0;
v0000000001117e70_0 .net "clk", 0 0, v00000000011197e0_0;  1 drivers
v0000000001118730_0 .net "data", 31 0, v0000000001119e20_0;  1 drivers
v0000000001118910 .array "data_array", 0 63, 31 0;
v0000000001117f10_0 .var "data_reg", 31 0;
v0000000001117fb0_0 .var/i "i", 31 0;
v0000000001118050_0 .var "index", 5 0;
v0000000001118190_0 .net "is_missrate", 0 0, L_00000000010a9ca0;  alias, 1 drivers
v00000000011187d0_0 .var "is_missrate_reg", 0 0;
v0000000001118230_0 .net "out", 31 0, L_00000000010a9d80;  alias, 1 drivers
v00000000011182d0_0 .var "out_reg", 31 0;
v0000000001118370_0 .var "ram_addr", 31 0;
v0000000001118410_0 .var "ram_data", 31 0;
v0000000001118550_0 .net "ram_out", 31 0, L_00000000010a9ae0;  1 drivers
v0000000001118870_0 .net "ram_response", 0 0, L_00000000010a9d10;  1 drivers
v00000000011185f0_0 .var "ram_wr", 0 0;
v0000000001119b00_0 .net "response", 0 0, L_00000000010a9920;  alias, 1 drivers
v000000000111a780_0 .var "response_reg", 0 0;
v0000000001118f20_0 .var "tag", 25 0;
v000000000111a8c0 .array "tag_array", 0 63, 25 0;
v00000000011191a0 .array "validity_array", 0 63, 0 0;
v00000000011199c0_0 .net "wr", 0 0, v0000000001119100_0;  1 drivers
v000000000111a280_0 .var "wr_reg", 0 0;
E_00000000010bc1b0 .event posedge, v00000000011ad8a0_0;
S_00000000010a7390 .scope module, "ram" "ram" 3 40, 4 1 0, S_00000000010a7210;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 1 "wr"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "response"
    .port_info 5 /OUTPUT 32 "out"
P_00000000010acbc0 .param/l "size" 0 4 13, +C4<0000000000000000000000000000000100000000000000000000000000000000>;
P_00000000010acbf8 .param/l "word_size" 0 4 11, +C4<00000000000000000000000000100000>;
L_00000000010a9ae0 .functor BUFZ 32, v0000000001118af0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000010a9d10 .functor BUFZ 1, v00000000011180f0_0, C4<0>, C4<0>, C4<0>;
v00000000010a7510_0 .net "addr", 31 0, v0000000001118370_0;  1 drivers
v00000000011ad800_0 .var "addr_reg", 31 0;
v00000000011ad8a0_0 .net "clk", 0 0, v00000000011197e0_0;  alias, 1 drivers
v00000000010a1ab0_0 .net "data", 31 0, v0000000001118410_0;  1 drivers
v0000000001118690_0 .var "data_reg", 31 0;
v00000000011189b0_0 .net "out", 31 0, L_00000000010a9ae0;  alias, 1 drivers
v0000000001118af0_0 .var "out_reg", 31 0;
v0000000001118b90 .array "ram", 0 2147483647, 31 0;
v0000000001117dd0_0 .net "response", 0 0, L_00000000010a9d10;  alias, 1 drivers
v00000000011180f0_0 .var "response_reg", 0 0;
v0000000001118a50_0 .net "wr", 0 0, v00000000011185f0_0;  1 drivers
v0000000001118cd0_0 .var "wr_reg", 0 0;
E_00000000010bc530 .event negedge, v00000000011ad8a0_0;
    .scope S_00000000010a7390;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011180f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001118690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011ad800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001118cd0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000000010a7390;
T_1 ;
    %wait E_00000000010bc530;
    %load/vec4 v00000000010a1ab0_0;
    %load/vec4 v0000000001118690_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v00000000010a7510_0;
    %pad/u 64;
    %pushi/vec4 2147483648, 0, 63;
    %concati/vec4 0, 0, 1;
    %mod;
    %load/vec4 v00000000011ad800_0;
    %pad/u 64;
    %cmp/ne;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000001118a50_0;
    %load/vec4 v0000000001118cd0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011180f0_0, 0, 1;
    %load/vec4 v00000000010a1ab0_0;
    %store/vec4 v0000000001118690_0, 0, 32;
    %load/vec4 v00000000010a7510_0;
    %pad/u 64;
    %pushi/vec4 2147483648, 0, 63;
    %concati/vec4 0, 0, 1;
    %mod;
    %pad/u 32;
    %store/vec4 v00000000011ad800_0, 0, 32;
    %load/vec4 v0000000001118a50_0;
    %store/vec4 v0000000001118cd0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000011180f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000000001118a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000000010a1ab0_0;
    %load/vec4 v00000000010a7510_0;
    %pad/u 33;
    %ix/vec4 4;
    %store/vec4a v0000000001118b90, 4, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000000010a7510_0;
    %pad/u 33;
    %ix/vec4 4;
    %load/vec4a v0000000001118b90, 4;
    %store/vec4 v0000000001118af0_0, 0, 32;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011180f0_0, 0, 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000010a7210;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001117f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001118c30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000111a280_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001117fb0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000000001117fb0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000001117fb0_0;
    %store/vec4a v0000000001118910, 4, 0;
    %pushi/vec4 0, 0, 26;
    %ix/getv/s 4, v0000000001117fb0_0;
    %store/vec4a v000000000111a8c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000000001117fb0_0;
    %store/vec4a v00000000011191a0, 4, 0;
    %load/vec4 v0000000001117fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001117fb0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_00000000010a7210;
T_3 ;
    %wait E_00000000010bc1b0;
    %load/vec4 v0000000001117f10_0;
    %load/vec4 v0000000001118730_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v0000000001118c30_0;
    %load/vec4 v00000000011184b0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000111a280_0;
    %load/vec4 v00000000011199c0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000111a780_0, 0, 1;
    %load/vec4 v0000000001118730_0;
    %store/vec4 v0000000001117f10_0, 0, 32;
    %load/vec4 v00000000011184b0_0;
    %store/vec4 v0000000001118c30_0, 0, 32;
    %load/vec4 v00000000011199c0_0;
    %store/vec4 v000000000111a280_0, 0, 1;
    %load/vec4 v00000000011184b0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 26;
    %store/vec4 v0000000001118f20_0, 0, 26;
    %load/vec4 v00000000011184b0_0;
    %pad/u 6;
    %store/vec4 v0000000001118050_0, 0, 6;
    %load/vec4 v00000000011199c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000001118730_0;
    %load/vec4 v0000000001118050_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0000000001118910, 4, 0;
    %load/vec4 v0000000001118f20_0;
    %load/vec4 v0000000001118050_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v000000000111a8c0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000000001118050_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v00000000011191a0, 4, 0;
    %load/vec4 v0000000001118730_0;
    %store/vec4 v0000000001118410_0, 0, 32;
    %load/vec4 v00000000011184b0_0;
    %store/vec4 v0000000001118370_0, 0, 32;
    %load/vec4 v00000000011199c0_0;
    %store/vec4 v00000000011185f0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000000001118050_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000011191a0, 4;
    %load/vec4 v0000000001118f20_0;
    %load/vec4 v0000000001118050_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000111a8c0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011187d0_0, 0, 1;
    %load/vec4 v0000000001118050_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001118910, 4;
    %store/vec4 v00000000011182d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000111a780_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011187d0_0, 0, 1;
    %load/vec4 v0000000001118730_0;
    %store/vec4 v0000000001118410_0, 0, 32;
    %load/vec4 v00000000011184b0_0;
    %store/vec4 v0000000001118370_0, 0, 32;
    %load/vec4 v00000000011199c0_0;
    %store/vec4 v00000000011185f0_0, 0, 1;
T_3.5 ;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000001118870_0;
    %load/vec4 v000000000111a780_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v00000000011199c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000000001118050_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v00000000011191a0, 4, 0;
    %load/vec4 v0000000001118550_0;
    %load/vec4 v0000000001118050_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0000000001118910, 4, 0;
    %load/vec4 v0000000001118f20_0;
    %load/vec4 v0000000001118050_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v000000000111a8c0, 4, 0;
    %load/vec4 v0000000001118550_0;
    %store/vec4 v00000000011182d0_0, 0, 32;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000111a780_0, 0, 1;
T_3.6 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000010bed70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011197e0_0, 0, 1;
    %vpi_call 2 26 "$monitor", "response: %b", v00000000011192e0_0 {0 0 0};
    %vpi_call 2 27 "$monitor", "is_missrate: %b", v0000000001119ce0_0 {0 0 0};
    %vpi_call 2 28 "$monitor", "out: %b", v000000000111a320_0 {0 0 0};
    %pushi/vec4 94, 0, 32;
    %store/vec4 v0000000001119e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001119d80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001119100_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v00000000011197e0_0;
    %inv;
    %store/vec4 v00000000011197e0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v00000000011197e0_0;
    %inv;
    %store/vec4 v00000000011197e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001119100_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001119d80_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v00000000011197e0_0;
    %inv;
    %store/vec4 v00000000011197e0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v00000000011197e0_0;
    %inv;
    %store/vec4 v00000000011197e0_0, 0, 1;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./testbench.sv";
    "./direct_mapping_cache.sv";
    "./ram.sv";
