/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Sun Apr 30 18:53:44 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_pipelined_h__
#define __mktop_pipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_pipelined module */
class MOD_mktop_pipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_bram_memory;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_cnt;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_2;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_3;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_outData_dequeueing;
  MOD_Wire<tUInt32> INST_bram_serverAdapterA_outData_enqw;
  MOD_Fifo<tUInt32> INST_bram_serverAdapterA_outData_ff;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_s1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_s1_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_writeWithResp;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_cnt;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_2;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_3;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_outData_dequeueing;
  MOD_Wire<tUInt32> INST_bram_serverAdapterB_outData_enqw;
  MOD_Fifo<tUInt32> INST_bram_serverAdapterB_outData_ff;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_s1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_s1_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_writeWithResp;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cacheD_cycle;
  MOD_Fifo<tUInt32> INST_cache_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheD_stb;
  MOD_Reg<tUWide> INST_cache_cacheD_working;
  MOD_Reg<tUWide> INST_cache_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cacheI_cycle;
  MOD_Fifo<tUInt32> INST_cache_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheI_stb;
  MOD_Reg<tUWide> INST_cache_cacheI_working;
  MOD_Reg<tUWide> INST_cache_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheI_working_v;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_cache_cacheL2_bram_memory;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheL2_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheL2_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cacheL2_cycle;
  MOD_Fifo<tUWide> INST_cache_cacheL2_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheL2_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheL2_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheL2_memRespQ;
  MOD_Reg<tUWide> INST_cache_cacheL2_missReq;
  MOD_Reg<tUInt8> INST_cache_cacheL2_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheL2_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheL2_stb;
  MOD_Reg<tUWide> INST_cache_cacheL2_working;
  MOD_Reg<tUWide> INST_cache_cacheL2_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheL2_working_v;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_cache_mainMem_bram_memory;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_mainMem_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_mainMem_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_0_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_10_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_11_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_12_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_13_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_14_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_15_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_16_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_17_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_18_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_19_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_1_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_2_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_3_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_4_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_5_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_6_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_7_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_8_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_9_rv;
  MOD_Fifo<tUInt8> INST_cache_order_req;
  MOD_Fifo<tUInt32> INST_cache_respD;
  MOD_Fifo<tUInt32> INST_cache_respI;
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUWide> INST_dreq;
  MOD_Reg<tUWide> INST_ireq;
  MOD_Fifo<tUWide> INST_mmioreq;
  MOD_mkpipelined INST_rv_core;
 
 /* Constructor */
 public:
  MOD_mktop_pipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cache_order_req_first____d1667;
  tUInt8 DEF_IF_cache_cacheI_bram1_serverAdapter_outData_ff_ETC___d1179;
  tUInt8 DEF_cache_cacheI_stb_first__166_BITS_67_TO_36_167__ETC___d1169;
  tUInt8 DEF_cache_cacheI_stb_notEmpty____d1162;
  tUInt8 DEF_NOT_IF_cache_cacheI_bram1_serverAdapter_outDat_ETC___d1186;
  tUInt8 DEF__read_memReq_word_byte__h65395;
  tUInt8 DEF_NOT_cache_cacheI_stb_notEmpty__162___d1163;
  tUInt8 DEF_NOT_cache_cacheI_working_159_BITS_71_TO_68_160_ETC___d1216;
  tUInt8 DEF_x__h65440;
  tUInt8 DEF_cache_cacheI_stb_notEmpty__162_AND_cache_cache_ETC___d1170;
  tUInt8 DEF_cache_cacheL2_stb_first__62_BITS_537_TO_512_63_ETC___d965;
  tUInt8 DEF_NOT_IF_cache_cacheL2_bram_serverAdapter_outDat_ETC___d982;
  tUInt8 DEF_cache_cacheL2_stb_notEmpty____d958;
  tUInt8 DEF_NOT_cache_cacheL2_stb_notEmpty__58___d959;
  tUInt8 DEF_cache_cacheL2_stb_notEmpty__58_AND_cache_cache_ETC___d966;
  tUInt8 DEF_x__h48902;
  tUInt8 DEF_IF_cache_cacheD_bram1_serverAdapter_outData_ff_ETC___d433;
  tUInt8 DEF_cache_cacheD_stb_first__20_BITS_67_TO_36_21_EQ_ETC___d423;
  tUInt8 DEF_cache_cacheD_stb_notEmpty____d416;
  tUInt8 DEF_NOT_IF_cache_cacheD_bram1_serverAdapter_outDat_ETC___d440;
  tUInt8 DEF__read_memReq_word_byte__h30003;
  tUInt8 DEF_NOT_cache_cacheD_stb_notEmpty__16___d417;
  tUInt8 DEF_NOT_cache_cacheD_working_13_BITS_71_TO_68_14_E_ETC___d470;
  tUInt8 DEF_x__h30050;
  tUInt8 DEF_cache_cacheD_stb_notEmpty__16_AND_cache_cacheD_ETC___d424;
  tUWide DEF_cache_cacheL2_working___d955;
  tUWide DEF_cache_cacheL2_stb_first____d962;
  tUWide DEF_cache_cacheL2_working_line___d1015;
  tUWide DEF_cache_cacheL2_bram_serverAdapter_outData_enqw__ETC___d909;
  tUWide DEF_cache_cacheL2_bram_serverAdapter_outData_ff_fi_ETC___d969;
  tUWide DEF_cache_mainMem_dl_d_19_rv_port0__read____d1658;
  tUWide DEF_cache_mainMem_dl_d_0_rv_port1__read____d304;
  tUWide DEF_cache_cacheI_working___d1159;
  tUWide DEF_cache_cacheD_working___d413;
  tUWide DEF_cache_cacheI_stb_first____d1166;
  tUWide DEF_cache_cacheD_stb_first____d420;
  tUInt32 DEF_cache_cacheI_working_line___d1344;
  tUInt32 DEF_cache_cacheI_bram1_serverAdapter_outData_enqw__ETC___d1063;
  tUInt32 DEF_cache_cacheI_bram1_serverAdapter_outData_ff_fi_ETC___d1173;
  tUInt32 DEF_cache_cacheD_working_line___d598;
  tUInt32 DEF_cache_cacheD_bram1_serverAdapter_outData_enqw__ETC___d317;
  tUInt32 DEF_cache_cacheD_bram1_serverAdapter_outData_ff_fi_ETC___d427;
  tUInt8 DEF_b__h55930;
  tUInt8 DEF_b__h50746;
  tUInt8 DEF_b__h47241;
  tUInt8 DEF_b__h20533;
  tUInt8 DEF_b__h15348;
  tUInt8 DEF_b__h3732;
  tUInt8 DEF_x__h75999;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_s1___d1137;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_s1___d1089;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_s1___d935;
  tUInt8 DEF_x__h40611;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_s1___d391;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_s1___d343;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_s1___d133;
  tUInt8 DEF_bram_serverAdapterB_s1___d84;
  tUInt8 DEF_bram_serverAdapterA_s1___d35;
  tUInt8 DEF_cache_cacheI_memRespQ_notEmpty____d1416;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_3_whas____d1116;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_2_whas____d1114;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_1_whas____d1113;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_outData_ff_i__ETC___d1108;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_3_whas____d1068;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_2_whas____d1066;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_1_whas____d1065;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_outData_ff_i__ETC___d1060;
  tUInt8 DEF_cache_cacheL2_memRespQ_notEmpty____d1040;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_cnt_3_whas____d914;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_cnt_2_whas____d912;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_cnt_1_whas____d911;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_outData_ff_i__ETC___d906;
  tUInt8 DEF_cache_cacheD_memRespQ_notEmpty____d670;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_3_whas____d370;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_2_whas____d368;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_1_whas____d367;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_outData_ff_i__ETC___d362;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_3_whas____d322;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_2_whas____d320;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_1_whas____d319;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_outData_ff_i__ETC___d314;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_cnt_3_whas____d112;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_cnt_2_whas____d110;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_cnt_1_whas____d109;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_outData_ff_i__ETC___d103;
  tUInt8 DEF_bram_serverAdapterB_cnt_3_whas____d63;
  tUInt8 DEF_bram_serverAdapterB_cnt_2_whas____d61;
  tUInt8 DEF_bram_serverAdapterB_cnt_1_whas____d60;
  tUInt8 DEF_bram_serverAdapterA_cnt_3_whas____d13;
  tUInt8 DEF_bram_serverAdapterA_cnt_2_whas____d11;
  tUInt8 DEF_bram_serverAdapterA_cnt_1_whas____d10;
  tUInt32 DEF__read_memReq_addr__h65396;
  tUInt32 DEF__read_memReq_addr__h30004;
  tUInt32 DEF__read_memReq_addr__h48859;
  tUInt32 DEF_y__h48898;
  tUInt32 DEF_x__h49083;
  tUInt32 DEF__read_tag__h49112;
  tUInt32 DEF_x_first_tag__h48738;
  tUInt32 DEF_x_wget_tag__h46773;
  tUInt32 DEF_y__h65436;
  tUInt32 DEF_x__h65458;
  tUInt32 DEF_y__h30046;
  tUInt32 DEF_x__h30068;
  tUInt32 DEF_x__h67913;
  tUInt32 DEF_x__h32523;
  tUInt32 DEF__read_tag__h67942;
  tUInt32 DEF_x_wget_tag__h50304;
  tUInt32 DEF_x_first_tag__h61317;
  tUInt32 DEF__read_tag__h32552;
  tUInt32 DEF_x_first_tag__h25925;
  tUInt32 DEF_x_wget_tag__h14906;
  tUInt8 DEF_x__h49355;
  tUInt8 DEF_x_first_valid__h48737;
  tUInt8 DEF_x_wget_valid__h46772;
  tUInt8 DEF_x__h70192;
  tUInt8 DEF_x_wget_valid__h50303;
  tUInt8 DEF_x_first_valid__h61316;
  tUInt8 DEF_x__h34802;
  tUInt8 DEF_x_first_valid__h25924;
  tUInt8 DEF_x_wget_valid__h14905;
  tUInt8 DEF_cache_cacheL2_working_55_BIT_538___d956;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_s1_137_BIT_0___d1138;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_s1_089_BIT_0___d1090;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_s1_35_BIT_0___d936;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_s1_91_BIT_0___d392;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_s1_43_BIT_0___d344;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_s1_33_BIT_0___d134;
  tUInt8 DEF_bram_serverAdapterB_s1_4_BIT_0___d85;
  tUInt8 DEF_bram_serverAdapterA_s1_5_BIT_0___d36;
  tUInt32 DEF_x__h65435;
  tUInt32 DEF_x__h48897;
  tUInt32 DEF_x__h30045;
  tUInt8 DEF_cache_cacheI_working_159_BITS_71_TO_68_160_EQ_0___d1161;
  tUInt8 DEF_cache_cacheD_working_13_BITS_71_TO_68_14_EQ_0___d415;
  tUInt8 DEF_cache_cacheI_stb_first__166_BITS_67_TO_49_343__ETC___d1346;
  tUInt8 DEF_cache_cacheI_working_159_BITS_67_TO_49_190_EQ__ETC___d1191;
  tUInt8 DEF_cache_cacheL2_stb_first__62_BITS_537_TO_519_01_ETC___d1017;
  tUInt8 DEF_IF_cache_cacheL2_bram_serverAdapter_outData_ff_ETC___d975;
  tUInt8 DEF_cache_cacheD_stb_first__20_BITS_67_TO_49_97_EQ_ETC___d600;
  tUInt8 DEF_cache_cacheD_working_13_BITS_67_TO_49_44_EQ_IF_ETC___d445;
  tUInt8 DEF_cache_cacheI_working_line_344_BITS_20_TO_19_37_ETC___d1379;
  tUInt8 DEF_IF_cache_cacheI_bram1_serverAdapter_outData_ff_ETC___d1185;
  tUInt8 DEF_cache_cacheL2_working_line_015_BITS_532_TO_531_ETC___d1029;
  tUInt8 DEF_IF_cache_cacheL2_bram_serverAdapter_outData_ff_ETC___d981;
  tUInt8 DEF_cache_cacheD_working_line_98_BITS_20_TO_19_32__ETC___d633;
  tUInt8 DEF_IF_cache_cacheD_bram1_serverAdapter_outData_ff_ETC___d439;
  tUInt8 DEF_NOT_cache_cacheI_stb_first__166_BITS_67_TO_49__ETC___d1347;
  tUInt8 DEF_NOT_cache_cacheL2_stb_first__62_BITS_537_TO_51_ETC___d1018;
  tUInt8 DEF_NOT_cache_cacheD_stb_first__20_BITS_67_TO_49_9_ETC___d601;
  tUInt8 DEF_NOT_cache_cacheL2_working_55_BIT_538_56___d998;
 
 /* Local definitions */
 private:
  tUInt8 DEF__read_offset__h65391;
  tUInt8 DEF__read_offset__h29999;
  tUWide DEF_rv_core_getMMIOReq___d1763;
  tUWide DEF_rv_core_getDReq___d1741;
  tUWide DEF_rv_core_getIReq___d1717;
  tUWide DEF_cache_cacheI_memReqQ_first____d1686;
  tUWide DEF_cache_cacheL2_memReqQ_first____d1652;
  tUWide DEF_cache_cacheD_memReqQ_first____d1694;
  tUWide DEF_cache_cacheL2_bram_memory_read____d942;
  tUWide DEF_cache_mainMem_dl_d_19_rv_port1__read____d151;
  tUWide DEF_cache_mainMem_dl_d_18_rv_port1__read____d160;
  tUWide DEF_cache_mainMem_dl_d_18_rv_port0__read____d149;
  tUWide DEF_cache_mainMem_dl_d_17_rv_port1__read____d168;
  tUWide DEF_cache_mainMem_dl_d_17_rv_port0__read____d158;
  tUWide DEF_cache_mainMem_dl_d_16_rv_port1__read____d176;
  tUWide DEF_cache_mainMem_dl_d_16_rv_port0__read____d166;
  tUWide DEF_cache_mainMem_dl_d_15_rv_port1__read____d184;
  tUWide DEF_cache_mainMem_dl_d_15_rv_port0__read____d174;
  tUWide DEF_cache_mainMem_dl_d_14_rv_port1__read____d192;
  tUWide DEF_cache_mainMem_dl_d_14_rv_port0__read____d182;
  tUWide DEF_cache_mainMem_dl_d_13_rv_port1__read____d200;
  tUWide DEF_cache_mainMem_dl_d_13_rv_port0__read____d190;
  tUWide DEF_cache_mainMem_dl_d_12_rv_port1__read____d208;
  tUWide DEF_cache_mainMem_dl_d_12_rv_port0__read____d198;
  tUWide DEF_cache_mainMem_dl_d_11_rv_port1__read____d216;
  tUWide DEF_cache_mainMem_dl_d_11_rv_port0__read____d206;
  tUWide DEF_cache_mainMem_dl_d_10_rv_port1__read____d224;
  tUWide DEF_cache_mainMem_dl_d_10_rv_port0__read____d214;
  tUWide DEF_cache_mainMem_dl_d_9_rv_port1__read____d232;
  tUWide DEF_cache_mainMem_dl_d_9_rv_port0__read____d222;
  tUWide DEF_cache_mainMem_dl_d_8_rv_port1__read____d240;
  tUWide DEF_cache_mainMem_dl_d_8_rv_port0__read____d230;
  tUWide DEF_cache_mainMem_dl_d_7_rv_port1__read____d248;
  tUWide DEF_cache_mainMem_dl_d_7_rv_port0__read____d238;
  tUWide DEF_cache_mainMem_dl_d_6_rv_port1__read____d256;
  tUWide DEF_cache_mainMem_dl_d_6_rv_port0__read____d246;
  tUWide DEF_cache_mainMem_dl_d_5_rv_port1__read____d264;
  tUWide DEF_cache_mainMem_dl_d_5_rv_port0__read____d254;
  tUWide DEF_cache_mainMem_dl_d_4_rv_port1__read____d272;
  tUWide DEF_cache_mainMem_dl_d_4_rv_port0__read____d262;
  tUWide DEF_cache_mainMem_dl_d_3_rv_port1__read____d280;
  tUWide DEF_cache_mainMem_dl_d_3_rv_port0__read____d270;
  tUWide DEF_cache_mainMem_dl_d_2_rv_port1__read____d288;
  tUWide DEF_cache_mainMem_dl_d_2_rv_port0__read____d278;
  tUWide DEF_cache_mainMem_dl_d_1_rv_port1__read____d296;
  tUWide DEF_cache_mainMem_dl_d_1_rv_port0__read____d286;
  tUWide DEF_cache_mainMem_dl_d_0_rv_port0__read____d294;
  tUWide DEF_cache_cacheI_memRespQ_first____d1430;
  tUWide DEF_cache_cacheI_working_data__h71093;
  tUWide DEF_cache_cacheI_bram2_serverAdapter_outData_enqw__ETC___d1111;
  tUWide DEF_cache_cacheI_bram2_serverAdapter_outData_ff_fi_ETC___d1209;
  tUWide DEF_cache_cacheI_bram2_memory_read____d1144;
  tUWide DEF_data__h49513;
  tUWide DEF_v__h82150;
  tUWide DEF_cache_cacheD_memRespQ_first____d684;
  tUWide DEF_cache_cacheD_working_data__h35705;
  tUWide DEF_cache_cacheD_bram2_serverAdapter_outData_enqw__ETC___d365;
  tUWide DEF_cache_cacheD_bram2_serverAdapter_outData_ff_fi_ETC___d463;
  tUWide DEF_cache_cacheD_bram2_memory_read____d398;
  tUWide DEF_x_wget__h3239;
  tUWide DEF_x_first__h3124;
  tUWide DEF_v__h4302;
  tUWide DEF_mmioreq_first____d1780;
  tUWide DEF_dreq___d1757;
  tUWide DEF_ireq___d1730;
  tUWide DEF_cache_cacheL2_working_55_BITS_538_TO_0___d1013;
  tUWide DEF_cache_cacheL2_working_55_BITS_537_TO_0___d997;
  tUWide DEF_din_datain_data__h49731;
  tUWide DEF_x3__h81865;
  tUWide DEF_x__h48937;
  tUWide DEF_x_data__h49392;
  tUWide DEF_x_first_data__h48739;
  tUWide DEF_x_wget_data__h46774;
  tUWide DEF_x__h82059;
  tUWide DEF_x__h14179;
  tUWide DEF_x__h13921;
  tUWide DEF_x__h13663;
  tUWide DEF_x__h13405;
  tUWide DEF_x__h13147;
  tUWide DEF_x__h12889;
  tUWide DEF_x__h12631;
  tUWide DEF_x__h12373;
  tUWide DEF_x__h12115;
  tUWide DEF_x__h11857;
  tUWide DEF_x__h11599;
  tUWide DEF_x__h11341;
  tUWide DEF_x__h11083;
  tUWide DEF_x__h10825;
  tUWide DEF_x__h10567;
  tUWide DEF_x__h10309;
  tUWide DEF_x__h10051;
  tUWide DEF_x__h9793;
  tUWide DEF_x__h9535;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_511_TO_480___d1453;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_479_TO_448___d1452;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_447_TO_416___d1450;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_415_TO_384___d1449;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_383_TO_352___d1447;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_351_TO_320___d1446;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_319_TO_288___d1444;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_287_TO_256___d1443;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_255_TO_224___d1441;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_223_TO_192___d1440;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_191_TO_160___d1438;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_159_TO_128___d1437;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_127_TO_96___d1435;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_95_TO_64___d1434;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_63_TO_32___d1432;
  tUInt32 DEF_cache_cacheI_memRespQ_first__430_BITS_31_TO_0___d1431;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_511_TO_480___d707;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_479_TO_448___d706;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_447_TO_416___d704;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_415_TO_384___d703;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_383_TO_352___d701;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_351_TO_320___d700;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_319_TO_288___d698;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_287_TO_256___d697;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_255_TO_224___d695;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_223_TO_192___d694;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_191_TO_160___d692;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_159_TO_128___d691;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_127_TO_96___d689;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_95_TO_64___d688;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_63_TO_32___d686;
  tUInt32 DEF_cache_cacheD_memRespQ_first__84_BITS_31_TO_0___d685;
  tUInt32 DEF_n__h66283;
  tUInt32 DEF_n__h30893;
  tUInt32 DEF_x__h65512;
  tUInt32 DEF_x__h30122;
  tUInt32 DEF_x__h74844;
  tUInt32 DEF_x__h39456;
  tUInt8 DEF__read_idx__h48853;
  tUInt8 DEF__read_idx__h65389;
  tUInt8 DEF__read_idx__h29997;
  tUWide DEF_IF_cache_cacheL2_bram_serverAdapter_outData_ff_ETC___d996;
  tUWide DEF_IF_cache_cacheL2_bram_serverAdapter_outData_en_ETC___d995;
  tUWide DEF_v__h81926;
  tUWide DEF_IF_cache_cacheI_working_159_BIT_71_463_THEN_IF_ETC___d1648;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1620;
  tUWide DEF_IF_cache_cacheI_working_159_BIT_70_465_THEN_IF_ETC___d1647;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1628;
  tUWide DEF_IF_cache_cacheI_working_159_BIT_69_466_THEN_IF_ETC___d1646;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1636;
  tUWide DEF_IF_cache_cacheI_working_159_BIT_68_467_THEN_IF_ETC___d1645;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1644;
  tUWide DEF_cache_cacheI_memRespQ_first__430_BITS_31_TO_0__ETC___d1454;
  tUWide DEF_IF_cache_cacheI_bram2_serverAdapter_outData_ff_ETC___d1211;
  tUWide DEF_IF_cache_cacheI_bram2_serverAdapter_outData_en_ETC___d1210;
  tUWide DEF_IF_cache_cacheL2_stb_notEmpty__58_AND_cache_ca_ETC___d1008;
  tUWide DEF_x__h48952;
  tUWide DEF_IF_cache_cacheL2_bram_serverAdapter_outData_en_ETC___d1006;
  tUWide DEF_IF_cache_cacheD_working_13_BIT_71_17_THEN_IF_c_ETC___d902;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d874;
  tUWide DEF_IF_cache_cacheD_working_13_BIT_70_19_THEN_IF_c_ETC___d901;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d882;
  tUWide DEF_IF_cache_cacheD_working_13_BIT_69_20_THEN_IF_c_ETC___d900;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d890;
  tUWide DEF_IF_cache_cacheD_working_13_BIT_68_21_THEN_IF_c_ETC___d899;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d898;
  tUWide DEF_cache_cacheD_memRespQ_first__84_BITS_31_TO_0_8_ETC___d708;
  tUWide DEF_IF_cache_cacheD_bram2_serverAdapter_outData_ff_ETC___d465;
  tUWide DEF_IF_cache_cacheD_bram2_serverAdapter_outData_en_ETC___d464;
  tUWide DEF_v__h14217;
  tUWide DEF_x__h3337;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_0___d1336;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_1___d1334;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_2___d1331;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_3___d1329;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_4___d1326;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_5___d1324;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_6___d1321;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_7___d1319;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_8___d1316;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_9___d1314;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_10___d1311;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_11___d1309;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_12___d1306;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_13___d1304;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_14___d1301;
  tUInt8 DEF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_15___d1298;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_0___d590;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1___d588;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_2___d585;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_3___d583;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_4___d580;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_5___d578;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_6___d575;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_7___d573;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_8___d570;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_9___d568;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_10___d565;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_11___d563;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_12___d560;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_13___d558;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_14___d555;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_15___d552;
  tUInt8 DEF__0_CONCAT_DONTCARE___d26;
  tUInt8 DEF__0_CONCAT_cache_cacheI_working_159_BITS_71_TO_6_ETC___d1339;
  tUInt64 DEF_x1__h65594;
  tUInt8 DEF__0_CONCAT_cache_cacheD_working_13_BITS_71_TO_68_ETC___d593;
  tUInt64 DEF_x1__h30204;
  tUWide DEF_cache_cacheI_memReqQ_first__686_BITS_537_TO_51_ETC___d1689;
  tUWide DEF_cache_cacheD_memReqQ_first__694_BITS_537_TO_51_ETC___d1697;
  tUWide DEF__1_CONCAT_cache_cacheL2_stb_first__62___d1027;
  tUWide DEF__1_CONCAT_cache_cacheI_working_line_344_BITS_18_ETC___d1411;
  tUWide DEF_x_data__h70260;
  tUWide DEF__1_CONCAT_cache_cacheD_working_line_98_BITS_18__ETC___d665;
  tUWide DEF_x_data__h34872;
  tUWide DEF__1_CONCAT_cache_cacheL2_working_line_015_BITS_5_ETC___d1037;
  tUWide DEF__0_CONCAT_cache_cacheI_working_159_CONCAT_DONTCARE___d1415;
  tUWide DEF__0_CONCAT_cache_cacheD_working_13_CONCAT_DONTCARE___d669;
  tUWide DEF__2_CONCAT_cache_cacheL2_stb_first__62_BITS_537__ETC___d1026;
  tUWide DEF__1_CONCAT_cache_cacheL2_working_55_BITS_564_TO__ETC___d1052;
  tUWide DEF__1_CONCAT_cache_cacheL2_working_55_BITS_564_TO__ETC___d1056;
  tUWide DEF__1_CONCAT_IF_cache_mainMem_bram_serverAdapter_o_ETC___d310;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_0_rv_port0__read___ETC___d301;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_1_rv_port0__read___ETC___d293;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_2_rv_port0__read___ETC___d285;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_3_rv_port0__read___ETC___d277;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_4_rv_port0__read___ETC___d269;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_5_rv_port0__read___ETC___d261;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_6_rv_port0__read___ETC___d253;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_7_rv_port0__read___ETC___d245;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_8_rv_port0__read___ETC___d237;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_9_rv_port0__read___ETC___d229;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_10_rv_port0__read__ETC___d221;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_11_rv_port0__read__ETC___d213;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_12_rv_port0__read__ETC___d205;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_13_rv_port0__read__ETC___d197;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_14_rv_port0__read__ETC___d189;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_15_rv_port0__read__ETC___d181;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_16_rv_port0__read__ETC___d173;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_18_rv_port0__read__ETC___d157;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_17_rv_port0__read__ETC___d165;
  tUWide DEF__0_CONCAT_DONTCARE___d155;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1643;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1635;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1627;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1619;
  tUWide DEF_cache_cacheI_memRespQ_first__430_BITS_31_TO_0__ETC___d1451;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1376;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1373;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1338;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1333;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d897;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d889;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d881;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d873;
  tUWide DEF_cache_cacheD_memRespQ_first__84_BITS_31_TO_0_8_ETC___d705;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d592;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d587;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d630;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d627;
  tUWide DEF_cache_cacheD_working_data_40_BITS_127_TO_96_45_ETC___d663;
  tUWide DEF_cache_cacheI_working_data_386_BITS_127_TO_96_3_ETC___d1409;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1642;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1634;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1626;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1618;
  tUWide DEF_cache_cacheI_memRespQ_first__430_BITS_31_TO_0__ETC___d1448;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1370;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1328;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d896;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d888;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d880;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d872;
  tUWide DEF_cache_cacheD_memRespQ_first__84_BITS_31_TO_0_8_ETC___d702;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d582;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d624;
  tUWide DEF_cache_cacheD_working_data_40_BITS_255_TO_224_5_ETC___d662;
  tUWide DEF_cache_cacheI_working_data_386_BITS_255_TO_224__ETC___d1408;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1641;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1633;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1625;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1617;
  tUWide DEF_cache_cacheI_memRespQ_first__430_BITS_31_TO_0__ETC___d1445;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1367;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1323;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d895;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d887;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d879;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d871;
  tUWide DEF_cache_cacheD_memRespQ_first__84_BITS_31_TO_0_8_ETC___d699;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d577;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d621;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1640;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1632;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1624;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1616;
  tUWide DEF_cache_cacheI_memRespQ_first__430_BITS_31_TO_0__ETC___d1442;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1364;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1318;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d894;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d886;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d878;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d870;
  tUWide DEF_cache_cacheD_memRespQ_first__84_BITS_31_TO_0_8_ETC___d696;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d572;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d618;
  tUWide DEF_cache_cacheD_working_data_40_BITS_383_TO_352_5_ETC___d661;
  tUWide DEF_cache_cacheI_working_data_386_BITS_383_TO_352__ETC___d1407;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1639;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1631;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1623;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1615;
  tUWide DEF_cache_cacheI_memRespQ_first__430_BITS_31_TO_0__ETC___d1439;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1361;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1313;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d893;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d885;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d877;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d869;
  tUWide DEF_cache_cacheD_memRespQ_first__84_BITS_31_TO_0_8_ETC___d693;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d567;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d615;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1638;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1630;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1622;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1614;
  tUWide DEF_cache_cacheI_memRespQ_first__430_BITS_31_TO_0__ETC___d1436;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1358;
  tUWide DEF_IF_cache_cacheI_working_159_BITS_3_TO_0_289_EQ_ETC___d1308;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d892;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d884;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d876;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d868;
  tUWide DEF_cache_cacheD_memRespQ_first__84_BITS_31_TO_0_8_ETC___d690;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d562;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_43_EQ_1_ETC___d612;
  tUWide DEF_rv_core_getIReq_717_BITS_63_TO_38_722_CONCAT_r_ETC___d1724;
  tUWide DEF_rv_core_getDReq_741_BITS_63_TO_38_746_CONCAT_r_ETC___d1748;
  tUWide DEF_ireq_730_BITS_67_TO_32_731_CONCAT_cache_respI__ETC___d1733;
  tUWide DEF_dreq_757_BITS_67_TO_32_758_CONCAT_cache_respD__ETC___d1759;
  tUInt8 DEF_NOT_0_CONCAT_cache_cacheI_working_159_BITS_71__ETC___d1341;
  tUInt8 DEF_NOT_0_CONCAT_cache_cacheD_working_13_BITS_71_T_ETC___d595;
 
 /* Rules */
 public:
  void RL_bram_serverAdapterA_outData_enqueue();
  void RL_bram_serverAdapterA_outData_dequeue();
  void RL_bram_serverAdapterA_cnt_finalAdd();
  void RL_bram_serverAdapterA_s1__dreg_update();
  void RL_bram_serverAdapterA_stageReadResponseAlways();
  void RL_bram_serverAdapterA_moveToOutFIFO();
  void RL_bram_serverAdapterA_overRun();
  void RL_bram_serverAdapterB_outData_enqueue();
  void RL_bram_serverAdapterB_outData_dequeue();
  void RL_bram_serverAdapterB_cnt_finalAdd();
  void RL_bram_serverAdapterB_s1__dreg_update();
  void RL_bram_serverAdapterB_stageReadResponseAlways();
  void RL_bram_serverAdapterB_moveToOutFIFO();
  void RL_bram_serverAdapterB_overRun();
  void RL_cache_mainMem_bram_serverAdapter_outData_enqueue();
  void RL_cache_mainMem_bram_serverAdapter_outData_dequeue();
  void RL_cache_mainMem_bram_serverAdapter_cnt_finalAdd();
  void RL_cache_mainMem_bram_serverAdapter_s1__dreg_update();
  void RL_cache_mainMem_bram_serverAdapter_stageReadResponseAlways();
  void RL_cache_mainMem_bram_serverAdapter_moveToOutFIFO();
  void RL_cache_mainMem_bram_serverAdapter_overRun();
  void RL_cache_mainMem_dl_try_move();
  void RL_cache_mainMem_dl_try_move_1();
  void RL_cache_mainMem_dl_try_move_2();
  void RL_cache_mainMem_dl_try_move_3();
  void RL_cache_mainMem_dl_try_move_4();
  void RL_cache_mainMem_dl_try_move_5();
  void RL_cache_mainMem_dl_try_move_6();
  void RL_cache_mainMem_dl_try_move_7();
  void RL_cache_mainMem_dl_try_move_8();
  void RL_cache_mainMem_dl_try_move_9();
  void RL_cache_mainMem_dl_try_move_10();
  void RL_cache_mainMem_dl_try_move_11();
  void RL_cache_mainMem_dl_try_move_12();
  void RL_cache_mainMem_dl_try_move_13();
  void RL_cache_mainMem_dl_try_move_14();
  void RL_cache_mainMem_dl_try_move_15();
  void RL_cache_mainMem_dl_try_move_16();
  void RL_cache_mainMem_dl_try_move_17();
  void RL_cache_mainMem_dl_try_move_18();
  void RL_cache_mainMem_deq();
  void RL_cache_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheD_bram1_serverAdapter_overRun();
  void RL_cache_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheD_bram2_serverAdapter_overRun();
  void RL_cache_cacheD_count();
  void RL_cache_cacheD_req_process();
  void RL_cache_cacheD_mvStbToL1();
  void RL_cache_cacheD_startMiss();
  void RL_cache_cacheD_sendFillReq();
  void RL_cache_cacheD_waitFillResp_Ld();
  void RL_cache_cacheD_waitFillResp_St();
  void RL_cache_cacheL2_bram_serverAdapter_outData_enqueue();
  void RL_cache_cacheL2_bram_serverAdapter_outData_dequeue();
  void RL_cache_cacheL2_bram_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheL2_bram_serverAdapter_s1__dreg_update();
  void RL_cache_cacheL2_bram_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheL2_bram_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheL2_bram_serverAdapter_overRun();
  void RL_cache_cacheL2_count();
  void RL_cache_cacheL2_req_process();
  void RL_cache_cacheL2_mvStbToL1();
  void RL_cache_cacheL2_startMiss();
  void RL_cache_cacheL2_sendFillReq();
  void RL_cache_cacheL2_waitFillResp_Ld();
  void RL_cache_cacheL2_waitFillResp_St();
  void RL_cache_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheI_bram1_serverAdapter_overRun();
  void RL_cache_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheI_bram2_serverAdapter_overRun();
  void RL_cache_cacheI_count();
  void RL_cache_cacheI_req_process();
  void RL_cache_cacheI_mvStbToL1();
  void RL_cache_cacheI_startMiss();
  void RL_cache_cacheI_sendFillReq();
  void RL_cache_cacheI_waitFillResp_Ld();
  void RL_cache_cacheI_waitFillResp_St();
  void RL_cache_connectCacheDram();
  void RL_cache_connectDramCache();
  void RL_cache_connectL2L1Cache();
  void RL_cache_connectCacheL1L2Instr();
  void RL_cache_connectCacheL1L2Data();
  void RL_cache_respsI();
  void RL_cache_respsD();
  void RL_tic();
  void RL_requestI();
  void RL_responseI();
  void RL_requestD();
  void RL_responseD();
  void RL_requestMMIO();
  void RL_responseMMIO();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
};

#endif /* ifndef __mktop_pipelined_h__ */
