V 53
K 235001075000 newschematic
F Case UTL
Y 0
D 0 0 1700 1100
Z 1
i 125
N 99
J 1510 420 3
J 1540 420 3
J 1540 400 2
J 1510 400 2
S 1 2
S 4 1
S 3 2
L 1540 410 10 0 3 0 1 0 AVDD
N 102
J 1420 180 2
J 1420 170 2
S 2 1
N 101
J 1420 280 2
J 1420 320 3
J 1480 320 2
S 1 2
S 2 3
L 1390 300 10 0 3 0 1 0 COMP2_REF
I 103 Connection:ELECTRICAL_REF 1 1420 170 0 1 '
|R 18:15_4-18-03
C 102 2 1 0
I 97 Via_Models:VIA_CMP_OA 1 1480 300 0 1 '
|R 13:58_11-30-12
A 1480 270 10 0 3 1 LEVEL=0
A 1480 280 10 0 3 0 VHDL=WORK.VIA_CMP_OA(LEVEL_0)
A 1480 280 10 0 3 0 HAS_WARNINGS=FALSE
A 1480 290 6 0 3 0 VHDL_GENERIC_VHYST=VOLTAGE:=50
A 1480 290 10 0 3 0 VHDL_GENERIC_GM=REAL_VECTOR:=(12.7E-3,10.8E-3,14.86E-3)
A 1550 400 10 0 3 3 REFDES=CMP?
L 1480 402 10 0 3 0 1 0 CMP2
C 79 1 12 0
C 101 3 13 0
C 99 4 22 0
C 100 2 14 0
C 98 2 15 0
C 99 3 16 0
N 95
J 1360 240 3
J 1270 240 3
J 1360 260 2
J 1270 260 2
S 1 3
L 1300 240 10 0 3 0 1 0 AVSS
S 2 1
S 2 4
N 66
J 680 280 2
J 680 300 2
S 1 2
N 63
J 890 360 1
J 890 410 2
S 1 2
L 890 380 10 0 3 0 1 0 AVSS
N 61
J 890 530 3
J 860 530 3
J 890 510 2
J 860 510 2
S 3 1
L 870 530 10 0 3 0 1 0 AVDD
S 2 1
S 4 2
N 48
J 440 470 2
J 380 470 1
S 2 1
L 390 470 10 0 3 0 1 0 VCM
N 49
J 500 430 2
J 500 380 1
S 2 1
L 500 390 10 0 3 0 1 0 AVSS
N 50
J 460 550 2
J 500 550 2
J 500 570 3
J 460 570 3
S 1 4
L 490 570 10 0 3 0 1 0 AVDD
S 2 3
S 4 3
N 45
J 270 490 3
J 270 460 2
J 440 490 2
S 1 3
S 2 1
L 300 490 10 0 3 0 1 0 MUSIC
N 44
J 270 310 1
J 270 360 2
S 1 2
L 270 340 10 0 3 0 1 0 VCM
N 13
J 150 770 1
J 150 740 2
S 2 1
L 150 760 10 0 3 0 1 0 AVDD
I 11 Electrical:V_CONSTANT 1 150 740 0 1 '
|R 17:40_10-2-03
A 105 650 10 0 3 3 VHDL_GENERIC_LEVEL=VOLTAGE:=1.65
A 125 630 8 0 4 0 VHDL=EDULIB.V_CONSTANT(IDEAL)
L 120 740 10 0 3 0 1 0 V3
A 180 680 10 0 3 3 REFDES=V?
C 12 1 2 0
C 13 2 1 0
N 7
J 150 380 2
J 150 360 2
S 2 1
I 6 Connection:ELECTRICAL_REF 1 150 360 0 1 '
|R 18:15_4-18-03
C 7 2 1 0
I 5 Electrical:V_CONSTANT 1 150 480 0 1 '
|R 17:40_10-2-03
A 115 390 10 0 3 3 VHDL_GENERIC_LEVEL=VOLTAGE:=0.0
A 125 370 8 0 4 0 VHDL=EDULIB.V_CONSTANT(IDEAL)
L 120 480 10 0 3 0 1 0 V1
A 180 420 10 0 3 3 REFDES=V?
C 7 1 2 0
C 10 2 1 0
N 10
J 150 510 2
J 150 480 2
S 2 1
L 150 490 10 0 3 0 1 0 AVSS
I 9 Electrical:V_CONSTANT 1 150 610 0 1 '
|R 17:40_10-2-03
A 105 520 10 0 3 3 VHDL_GENERIC_LEVEL=VOLTAGE:=1.65
A 125 500 8 0 4 0 VHDL=EDULIB.V_CONSTANT(IDEAL)
L 120 610 10 0 3 0 1 0 V2
A 180 550 10 0 3 3 REFDES=V?
C 10 1 2 0
C 12 2 1 0
N 12
J 150 640 2
J 150 610 2
S 2 1
L 150 620 10 0 3 0 1 0 VCM
I 43 Electrical:V_VS_TIME_FROM_FILE 1 240 360 0 1 '
|R 0:30_9-13-09
C 44 2 2 0
A 270 385 10 1 9 3 #=2
C 45 2 1 0
A 270 435 10 3 9 3 #=1
I 51 Via_Models:VIA_FLT_CT_BP 1 440 430 0 1 '
|R 19:01_11-20-12
A 440 410 6 0 3 1 VHDL_GENERIC_FSTOP=REAL:=250
A 440 420 10 0 3 0 VHDL_GENERIC_STOPATTEN=REAL:=60
A 440 420 10 0 3 0 VHDL_GENERIC_STYLE=STRING:=ELLIP
A 440 420 10 0 3 0 VHDL_GENERIC_BW=REAL:=150.0
A 440 400 10 0 3 1 LEVEL=0
A 440 410 10 0 3 0 VHDL=WORK.VIA_FILTER_CONTINUOUS(LEVEL_0)
A 440 410 10 0 3 0 HAS_WARNINGS=FALSE
A 440 420 10 0 3 0 VHDL_GENERIC_A=REAL_VECTOR:=(8.76995679608E+59,7.62397855445E
+ +56,1.18475482273E+55,9.10242494647E+51,6.82744365675E+49,4.56165284385E+46,2.
+ 1957548253E+44,1.25002687542E+41,4.33682265797E+38,2.04996861625E+35,5.4695826
+ 7798E+32,2.07705246628E+29,4.45217444485E+26,1.3002297964E+23,2.31411461013E+2
+ 0,4.87106028026E+16,7.3868563328E+13,9978353579.54,13159231.3467,857.993420542
+ ,1.0)
A 440 420 10 0 3 0 VHDL_GENERIC_B=REAL_VECTOR:=(8.76688554048E+56,0.0,2.49811726
+ 295E+52,0.0,2.40350009005E+47,0.0,1.11661512337E+42,0.0,2.79493536401E+36,0.0,
+ 3.84917080404E+30,0.0,2.869275685E+24,0.0,1.17680505179E+18,0.0,260043301032.0
+ ,0.0,27746.9248182,0.0,0.000999649798092)
A 440 420 10 0 3 0 VHDL_GENERIC_FILTERTYPE=STRING:=BANDPASS
A 440 420 10 0 3 0 VHDL_GENERIC_FC=REAL:=158.1
A 440 420 10 0 3 0 VHDL_GENERIC_ORDER=INTEGER:=10
A 440 420 10 0 3 0 VHDL_GENERIC_AREA=INTEGER:=3070200
A 440 420 10 0 3 0 VHDL_GENERIC_ISUPNOM=INTEGER:=9500
A 440 420 10 0 3 0 VHDL_GENERIC_SETTLETIME=REAL_VECTOR:=(5.6E-06,1E-06,1E-05)
A 440 415 10 0 3 3 REFDES=FLTR2
L 440 552 10 0 3 0 1 0 FLTR2
C 50 1 12 0
C 48 1 10 0
C 49 1 8 0
C 47 1 5 0
C 45 3 6 0
C 50 2 7 0
N 81
J 1320 550 3
J 1320 500 2
J 1220 500 2
J 1220 550 5
J 1180 490 3
J 1180 550 3
J 1280 550 5
J 1280 490 3
J 1200 490 2
J 1300 490 2
S 2 1
S 3 4
S 6 4
S 8 7
S 8 10
S 5 6
S 5 9
S 7 1
S 4 7
L 1230 550 10 0 3 0 1 0 AVDD
N 88
J 1260 490 3
J 1260 520 3
J 1360 520 3
J 1360 490 3
J 1240 490 2
J 1340 490 2
S 5 1
S 2 3
S 6 4
S 1 2
S 4 3
L 1360 510 10 0 3 0 1 0 AVSS
N 79
J 1480 380 2
J 1360 380 5
J 1360 340 2
J 1270 340 2
J 1270 380 5
J 1220 380 3
J 1320 380 5
J 1220 420 2
J 1320 420 2
S 3 2
S 7 2
S 4 5
S 6 5
S 6 8
S 7 9
S 5 7
S 2 1
L 1390 380 10 0 3 0 1 0 SW_OUT
N 100
J 1610 350 1
J 1590 350 2
S 2 1
L 1620 350 10 0 3 0 1 0 DO_THE_HARLEM_SHAKE
N 65
J 680 400 2
J 680 430 3
J 830 430 2
S 1 2
S 2 3
L 700 430 10 0 3 0 1 0 SLICE_LEVEL
N 98
J 1540 270 1
J 1540 300 2
S 1 2
L 1540 280 10 0 3 0 1 0 AVSS
I 104 Electrical:V_CONSTANT 1 1420 280 0 1 '
|R 17:40_10-2-03
A 1385 190 10 0 3 3 VHDL_GENERIC_LEVEL=VOLTAGE:=0.5
A 1395 170 8 0 4 0 VHDL=EDULIB.V_CONSTANT(IDEAL)
L 1390 280 10 0 3 0 1 0 V5
A 1450 220 10 0 3 3 REFDES=V?
C 102 1 2 0
C 101 1 1 0
N 47
J 560 490 2
J 830 490 2
S 1 2
L 590 490 10 0 3 0 1 0 LOW_FREQUENCIES
I 67 Connection:ELECTRICAL_REF 1 680 280 0 1 '
|R 18:15_4-18-03
C 66 1 1 0
N 76
J 1260 460 3
J 1260 400 3
J 1150 400 3
J 1300 460 2
J 1150 460 5
J 940 460 2
J 1200 460 2
S 1 4
S 2 1
S 3 2
S 3 5
S 5 7
S 6 5
L 950 470 10 0 3 0 1 0 SWITCH_ON
I 93 Via_Models:VIA_RES_2P 1 1360 260 1 1 '
|R 14:43_6-1-12
A 1376 260 10 1 3 3 VHDL_GENERIC_NOMINALRESISTANCE=REAL:=500000
A 1376 260 10 1 3 0 VHDL_GENERIC_DESIREDRESISTANCE=REAL:=500E3
A 1376 260 10 1 3 0 VHDL_GENERIC_NUMUNITRESISTORS=INTEGER:=83
A 1376 260 10 1 3 0 VHDL_GENERIC_AREARESISTORTOTAL=REAL:=2600.0
A 1350 250 10 1 3 1 LEVEL=0
A 1380 260 10 1 3 0 VHDL=WORK.VIA_RES_2P(LEVEL_0)
A 1386 260 10 1 3 0 HAS_WARNINGS=FALSE
A 1430 260 10 1 3 0 VHDL_GENERIC_AREA=INTEGER:=4058
A 1381 260 10 1 3 0 VHDL_GENERIC_ACTUALRESISTANCE=REAL_VECTOR:=(500000.0,400000.
+ 0,608695.652174)
A 1376 260 10 1 3 0 VHDL_GENERIC_PARASITICA2BELOW=REAL_VECTOR:=(2.1165E-13,1.967
+ 1E-13,2.3157E-13)
A 1376 260 10 1 3 0 VHDL_GENERIC_PARASITICB2BELOW=REAL_VECTOR:=(2.1165E-13,1.967
+ 1E-13,2.3157E-13)
A 1376 260 10 1 3 0 VHDL_GENERIC_PARASITICA2ABOVE=REAL_VECTOR:=(2.0086E-13,1.394
+ 4E-13,4.7393E-13)
A 1376 260 10 1 3 0 VHDL_GENERIC_PARASITICB2ABOVE=REAL_VECTOR:=(2.0086E-13,1.394
+ 4E-13,4.7393E-13)
A 1376 260 10 1 3 0 VHDL_GENERIC_PARASITICA=REAL_VECTOR:=(4.1251E-13,3.3615E-13,
+ 7.055E-13)
A 1376 260 10 1 3 0 VHDL_GENERIC_PARASITICB=REAL_VECTOR:=(4.1251E-13,3.3615E-13,
+ 7.055E-13)
A 1374 260 8 1 3 3 REFDES=R4
L 1348 260 10 1 3 0 1 0 R4
C 79 3 2 0
C 95 3 1 0
I 74 Via_Models:VIA_SW_SPST 1 1200 420 0 1 '
|R 23:16_11-20-12
A 1200 390 10 0 3 1 LEVEL=0
A 1200 400 10 0 3 0 VHDL=WORK.VIA_SW_SPST(LEVEL_0)
A 1200 400 10 0 3 0 HAS_WARNINGS=FALSE
A 1200 300 10 0 3 0 VHDL_GENERIC_NUM_NMOS=INTEGER:=64.0
A 1200 290 10 0 3 0 VHDL_GENERIC_NUM_PMOS=INTEGER:=192.0
A 1200 150 10 0 3 0 VHDL_GENERIC_RO=REAL:=300.0
A 1200 120 10 0 3 0 VHDL_GENERIC_AREA=REAL:=3999.0
A 1200 405 6 0 3 1 VHDL_GENERIC_RONMAX=REAL:=100
A 1200 410 10 0 3 3 REFDES=SW1
L 1200 502 10 0 3 0 1 0 SW1
C 76 7 16 0
C 88 5 20 0
C 81 9 19 0
C 79 8 17 0
C 81 3 18 0
I 75 Via_Models:VIA_SW_SPST 1 1300 420 0 1 '
|R 23:16_11-20-12
A 1300 390 10 0 3 1 LEVEL=0
A 1300 400 10 0 3 0 VHDL=WORK.VIA_SW_SPST(LEVEL_0)
A 1300 400 10 0 3 0 HAS_WARNINGS=FALSE
A 1300 300 10 0 3 0 VHDL_GENERIC_NUM_NMOS=INTEGER:=64.0
A 1300 290 10 0 3 0 VHDL_GENERIC_NUM_PMOS=INTEGER:=192.0
A 1300 150 10 0 3 0 VHDL_GENERIC_RO=REAL:=300.0
A 1300 120 10 0 3 0 VHDL_GENERIC_AREA=REAL:=3999.0
A 1300 405 6 0 3 1 VHDL_GENERIC_RONMAX=REAL:=100
A 1300 410 10 0 3 3 REFDES=SW2
L 1300 502 10 0 3 0 1 0 SW2
C 76 4 16 0
C 88 6 20 0
C 81 10 19 0
C 79 9 17 0
C 81 2 18 0
I 90 Via_Models:VIA_CAP_2P 1 1270 340 3 1 '
|R 18:22_8-16-12
A 1250 250 10 3 3 1 LEVEL=0
A 1240 340 10 3 3 0 VHDL=WORK.VIA_CAP_2P(LEVEL_0)
A 1230 340 10 3 3 0 HAS_WARNINGS=TRUE
A 1240 340 10 3 3 0 VHDL_GENERIC_AREA=INTEGER:=8450000
A 1240 340 10 3 3 0 VHDL_GENERIC_DESIREDCAPACITANCE=REAL:=5000
A 1240 340 10 3 3 0 VHDL_GENERIC_ACTUALCAPACITANCE=REAL_VECTOR:=(5.17E-09,4.699E
+ -09,5.757E-09)
A 1240 340 10 3 3 0 VHDL_GENERIC_NUMUNITCAPACITORS=INTEGER:=49999
A 1240 340 10 3 3 0 VHDL_GENERIC_AREACAPACITORTOTAL=REAL:=5.810E6
A 1240 340 10 3 3 3 VHDL_GENERIC_NOMINALCAPACITANCE=REAL:=5.17E-9
A 1240 340 10 3 3 0 VHDL_GENERIC_PARASITICT2ABOVE=REAL_VECTOR:=(6.644E-10,4.3065
+ E-10,1.7655E-09)
A 1240 340 10 3 3 0 VHDL_GENERIC_PARASITICB2ABOVE=REAL_VECTOR:=(2.808E-10,2.262E
+ -10,3.978E-10)
A 1240 340 10 3 3 0 VHDL_GENERIC_PARASITICB2BELOW=REAL_VECTOR:=(1.14335E-09,1.04
+ 52E-09,1.26685E-09)
A 1240 340 10 3 3 0 VHDL_GENERIC_PARASITICT=REAL_VECTOR:=(6.644E-10,4.3065E-10,1
+ .7655E-09)
A 1240 340 10 3 3 0 VHDL_GENERIC_PARASITICB=REAL_VECTOR:=(1.42415E-09,1.2714E-09
+ ,1.66465E-09)
A 1240 340 10 3 3 3 REFDES=C1
L 1292 340 10 3 3 0 1 0 C1
C 79 4 1 0
C 95 4 2 0
I 68 Electrical:V_CONSTANT 1 680 400 0 1 '
|R 17:40_10-2-03
A 645 310 10 0 3 3 VHDL_GENERIC_LEVEL=VOLTAGE:=1.6
A 655 290 8 0 4 0 VHDL=EDULIB.V_CONSTANT(IDEAL)
L 650 400 10 0 3 0 1 0 V4
A 710 340 10 0 3 3 REFDES=V?
C 66 2 2 0
C 65 1 1 0
I 60 Via_Models:VIA_CMP_OA 1 830 410 0 1 '
|R 13:58_11-30-12
A 810 390 10 0 3 1 LEVEL=0
A 830 390 10 0 3 0 VHDL=WORK.VIA_CMP_OA(LEVEL_0)
A 830 390 10 0 3 0 HAS_WARNINGS=FALSE
A 830 400 6 0 3 0 VHDL_GENERIC_VHYST=VOLTAGE:=50
A 830 400 10 0 3 0 VHDL_GENERIC_GM=REAL_VECTOR:=(12.7E-3,10.8E-3,14.86E-3)
A 900 510 10 0 3 3 REFDES=CMP1
L 830 512 10 0 3 0 1 0 CMP1
C 47 2 12 0
C 65 3 13 0
C 61 4 22 0
C 76 6 14 0
C 63 2 15 0
C 61 3 16 0
E
