
Loading design for application trce from file uart_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Tue May 03 16:21:13 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -u 0 -gt -mapchkpnt 0 -sethld -o UART_impl1.tw1 -gui -msgset C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/promote.xml UART_impl1_map.ncd UART_impl1.prf 
Design file:     uart_impl1_map.ncd
Preference file: uart_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            1827 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 12.773ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]  (to ipClk_c +)
                   FF                        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]

   Delay:               7.001ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

      7.001ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_245 meets
     20.000ns delay constraint less
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.773ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_131.CLK to */SLICE_131.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 (from ipClk_c)
ROUTE         5   e 0.908 */SLICE_131.Q0 to */SLICE_391.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238 */SLICE_391.A0 to */SLICE_391.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1   e 0.908 */SLICE_391.F0 to */SLICE_284.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238 */SLICE_284.D0 to */SLICE_284.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_293.D0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_293.D0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to   SLICE_451.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238   SLICE_451.C0 to   SLICE_451.F0 SLICE_451
ROUTE         8   e 0.908   SLICE_451.F0 to */SLICE_245.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.001   (22.2% logic, 77.8% route), 6 logic levels.

Report:  138.370MHz is the maximum frequency for this preference.


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_edgeDetectorio[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_edgeDetectorio[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[7]" TO PORT "opLed[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLed_0io[7]  (from ipClk_c +)
   Destination:    Port       Pad            opLed[7]

   Delay:               3.171ns  (71.4% logic, 28.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *[7]_MGIOL.CLK to *]_MGIOL.IOLDO opLed[7]_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *]_MGIOL.IOLDO to       37.IOLDO opLed_c[7]
DOPAD_DEL   ---     0.896       37.IOLDO to         37.PAD opLed[7]
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_opTxio" TO PORT "opUART_Tx" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst_opTxio  (from ipClk_c +)
   Destination:    Port       Pad            opUART_Tx

   Delay:               3.171ns  (71.4% logic, 28.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.896      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_opTxio" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxSend" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxSend" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txState[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txState[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/reset" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/reset" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opTxBusy" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opTxBusy" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxValid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxValid" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/edgeDetector[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/edgeDetector[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/clockEnable" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/clockEnable" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst_edgeDetectorio[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        UART_Inst_edgeDetectorio[0]  (to ipClk_c +)

   Delay:               1.721ns  (47.2% logic, 52.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipUART_Rx
ROUTE         2   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[9]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        UART_Inst/localRxData[9]  (to ipClk_c +)

   Delay:               1.721ns  (47.2% logic, 52.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipUART_Rx
ROUTE         2   e 0.908      110.PADDI to */SLICE_387.M0 ipUART_Rx_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst_edgeDetectorio[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/reset" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        UART_Inst/reset  (to ipClk_c +)

   Delay:               1.960ns  (53.6% logic, 46.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipnReset
ROUTE         1   e 0.908       19.PADDI to *t/SLICE_44.A0 ipnReset_c
CTOF_DEL    ---     0.238 *t/SLICE_44.A0 to *t/SLICE_44.F0 UART_Inst/SLICE_44
ROUTE         1   e 0.001 *t/SLICE_44.F0 to */SLICE_44.DI0 UART_Inst/ipnReset_c_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: Unconstrained: CLOCK_DOMAIN
            1773 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    9.094ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (9.017ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_305.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_305.A1 to */SLICE_305.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_299.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_299.C1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_342.D0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_341.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_273.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_273.A1 to *LICE_273.OFX0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_273
ROUTE         1   e 0.908 *LICE_273.OFX0 to */SLICE_132.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    9.017   (26.9% logic, 73.1% route), 9 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    9.094ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_220 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (9.017ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_220.CLK to */SLICE_220.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_220 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_220.Q0 to */SLICE_305.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]
CTOF_DEL    ---     0.238 */SLICE_305.C1 to */SLICE_305.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_299.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_299.C1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_342.D0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_341.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_273.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_273.A1 to *LICE_273.OFX0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_273
ROUTE         1   e 0.908 *LICE_273.OFX0 to */SLICE_132.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    9.017   (26.9% logic, 73.1% route), 9 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    8.624ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (8.547ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_305.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_305.B0 to */SLICE_305.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_299.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_299.C1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_342.D0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_341.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_273.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_273.A1 to *LICE_273.OFX0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_273
ROUTE         1   e 0.908 *LICE_273.OFX0 to */SLICE_132.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    8.547   (25.6% logic, 74.4% route), 8 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    8.624ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_304 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (8.547ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_304.CLK to */SLICE_304.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_304 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_304.Q0 to */SLICE_305.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]
CTOF_DEL    ---     0.238 */SLICE_305.C0 to */SLICE_305.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_299.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_299.C1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_342.D0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_341.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_273.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_273.A1 to *LICE_273.OFX0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_273
ROUTE         1   e 0.908 *LICE_273.OFX0 to */SLICE_132.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    8.547   (25.6% logic, 74.4% route), 8 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    8.418ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (8.341ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305 (from ipClk_c)
ROUTE         2   e 0.232 */SLICE_305.Q0 to */SLICE_305.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]
CTOF_DEL    ---     0.238 */SLICE_305.B1 to */SLICE_305.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_299.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_299.C1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_342.D0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_341.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_273.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_273.A1 to *LICE_273.OFX0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_273
ROUTE         1   e 0.908 *LICE_273.OFX0 to */SLICE_132.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    8.341   (29.1% logic, 70.9% route), 9 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.948ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/SLICE_256 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.871ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_256.CLK to */SLICE_256.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/SLICE_256 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_256.Q0 to */SLICE_299.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]
CTOF_DEL    ---     0.238 */SLICE_299.C0 to */SLICE_299.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.232 */SLICE_299.F0 to */SLICE_299.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_299.D1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_342.D0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_341.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_273.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_273.A1 to *LICE_273.OFX0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_273
ROUTE         1   e 0.908 *LICE_273.OFX0 to */SLICE_132.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.871   (27.8% logic, 72.2% route), 8 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.948ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.871ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE        10   e 0.908 */SLICE_104.Q0 to */SLICE_299.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_299.A0 to */SLICE_299.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.232 */SLICE_299.F0 to */SLICE_299.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_299.D1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_342.D0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_341.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_273.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_273.A1 to *LICE_273.OFX0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_273
ROUTE         1   e 0.908 *LICE_273.OFX0 to */SLICE_132.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.871   (27.8% logic, 72.2% route), 8 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.787ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (7.710ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_305.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_305.A1 to */SLICE_305.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_299.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_299.C1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_308.D1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_308.D1 to */SLICE_308.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F1 to */SLICE_335.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    7.710   (26.3% logic, 73.7% route), 8 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.787ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_220 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (7.710ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_220.CLK to */SLICE_220.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_220 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_220.Q0 to */SLICE_305.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]
CTOF_DEL    ---     0.238 */SLICE_305.C1 to */SLICE_305.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_299.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_299.C1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_308.D1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_308.D1 to */SLICE_308.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F1 to */SLICE_335.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    7.710   (26.3% logic, 73.7% route), 8 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.697ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_345.CLK to */SLICE_345.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_345.Q0 to */SLICE_391.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_391.A1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_284.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_293.D0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_293.D0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.697ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_131.CLK to */SLICE_131.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 (from ipClk_c)
ROUTE         5   e 0.908 */SLICE_131.Q0 to */SLICE_391.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238 */SLICE_391.A0 to */SLICE_391.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1   e 0.908 */SLICE_391.F0 to */SLICE_284.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238 */SLICE_284.D0 to */SLICE_284.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_293.D0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_293.D0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.697ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_131.CLK to */SLICE_131.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 (from ipClk_c)
ROUTE         4   e 0.908 */SLICE_131.Q1 to */SLICE_391.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238 */SLICE_391.B0 to */SLICE_391.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1   e 0.908 */SLICE_391.F0 to */SLICE_284.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238 */SLICE_284.D0 to */SLICE_284.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_293.D0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_293.D0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.697ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_121.CLK to */SLICE_121.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_121.Q0 to */SLICE_391.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_391.B1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_284.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_293.D0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_293.D0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.697ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_147.Q0 to */SLICE_391.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_391.C1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_284.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_293.D0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_293.D0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.639ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_226 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.562ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_226.CLK to */SLICE_226.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_226 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_226.Q0 to */SLICE_272.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_272.A0 to *LICE_272.OFX0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to */SLICE_306.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_306.B0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_342.D0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_341.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_273.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_273.A1 to *LICE_273.OFX0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_273
ROUTE         1   e 0.908 *LICE_273.OFX0 to */SLICE_132.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.562   (27.9% logic, 72.1% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.639ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.562ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_272.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOOFX_DEL  ---     0.399 */SLICE_272.B0 to *LICE_272.OFX0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to */SLICE_306.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_306.B0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_342.D0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_341.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_273.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_273.A1 to *LICE_273.OFX0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_273
ROUTE         1   e 0.908 *LICE_273.OFX0 to */SLICE_132.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.562   (27.9% logic, 72.1% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.639ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_227 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.562ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_227.CLK to */SLICE_227.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_227 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_227.Q0 to */SLICE_272.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_272.C0 to *LICE_272.OFX0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to */SLICE_306.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_306.B0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_342.D0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_341.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_273.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_273.A1 to *LICE_273.OFX0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_273
ROUTE         1   e 0.908 *LICE_273.OFX0 to */SLICE_132.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.562   (27.9% logic, 72.1% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.639ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_229 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.562ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_229.CLK to */SLICE_229.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_229 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_229.Q0 to */SLICE_272.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_272.D1 to *LICE_272.OFX0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to */SLICE_306.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_306.B0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_342.D0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_341.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_273.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_273.A1 to *LICE_273.OFX0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_273
ROUTE         1   e 0.908 *LICE_273.OFX0 to */SLICE_132.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.562   (27.9% logic, 72.1% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.478ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.401ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_296.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_296.B0 to */SLICE_296.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F0 to */SLICE_306.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_306.C0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_342.D0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_341.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_273.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_273.A1 to *LICE_273.OFX0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_273
ROUTE         1   e 0.908 *LICE_273.OFX0 to */SLICE_132.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.401   (26.4% logic, 73.6% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.478ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.401ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_296.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F0 to */SLICE_306.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_306.C0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_342.D0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_341.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_273.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_273.A1 to *LICE_273.OFX0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_273
ROUTE         1   e 0.908 *LICE_273.OFX0 to */SLICE_132.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.401   (26.4% logic, 73.6% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_382.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_382.D0 to */SLICE_382.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_382
ROUTE         2   e 0.908 */SLICE_382.F0 to */SLICE_340.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_4_5
CTOF_DEL    ---     0.238 */SLICE_340.B1 to */SLICE_340.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to */SLICE_343.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_24.CLK to *u/SLICE_24.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_24.Q0 to */SLICE_334.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_334.A0 to */SLICE_334.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_337.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_337.C1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_343.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_345.CLK to */SLICE_345.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_345.Q0 to */SLICE_380.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_380.A0 to */SLICE_380.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to */SLICE_337.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_337.B1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_343.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_331.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_331.B1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_333.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.908 */SLICE_333.F1 to */SLICE_343.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_24.CLK to *u/SLICE_24.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_24.Q1 to */SLICE_380.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_380.C0 to */SLICE_380.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to */SLICE_337.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_337.B1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_343.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_22.CLK to *u/SLICE_22.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_22.Q0 to */SLICE_334.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_337.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_337.C1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_343.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_331.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_331.A1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_333.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.908 */SLICE_333.F1 to */SLICE_343.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_23.CLK to *u/SLICE_23.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_23.Q1 to */SLICE_334.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_337.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_337.C1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_343.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_25.CLK to *u/SLICE_25.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_25.Q1 to */SLICE_380.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_380.B0 to */SLICE_380.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to */SLICE_337.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_337.B1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_343.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_333.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.908 */SLICE_333.F1 to */SLICE_343.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.317ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_304 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_304.CLK to */SLICE_304.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_304 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_304.Q0 to */SLICE_305.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]
CTOF_DEL    ---     0.238 */SLICE_305.C0 to */SLICE_305.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_299.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_299.C1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_308.D1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_308.D1 to */SLICE_308.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F1 to */SLICE_335.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_305.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_305.B0 to */SLICE_305.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_299.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_299.C1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_308.D1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_308.D1 to */SLICE_308.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F1 to */SLICE_335.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_23.CLK to *u/SLICE_23.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_23.Q0 to */SLICE_334.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]
CTOF_DEL    ---     0.238 */SLICE_334.B0 to */SLICE_334.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_337.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_337.C1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_343.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.272ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (7.195ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_299.CLK to */SLICE_299.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299 (from ipClk_c)
ROUTE         5   e 0.232 */SLICE_299.Q0 to */SLICE_299.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]
CTOF_DEL    ---     0.238 */SLICE_299.B0 to */SLICE_299.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.232 */SLICE_299.F0 to */SLICE_299.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_299.D1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_342.D0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_341.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_273.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_273.A1 to *LICE_273.OFX0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_273
ROUTE         1   e 0.908 *LICE_273.OFX0 to */SLICE_132.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.195   (30.4% logic, 69.6% route), 8 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.111ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (7.034ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305 (from ipClk_c)
ROUTE         2   e 0.232 */SLICE_305.Q0 to */SLICE_305.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]
CTOF_DEL    ---     0.238 */SLICE_305.B1 to */SLICE_305.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_299.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_299.C1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_308.D1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_308.D1 to */SLICE_308.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F1 to */SLICE_335.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    7.034   (28.8% logic, 71.2% route), 8 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.021ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (6.795ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_391.CLK to */SLICE_391.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_391.Q0 to */SLICE_391.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_391.C0 to */SLICE_391.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1   e 0.908 */SLICE_391.F0 to */SLICE_284.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238 */SLICE_284.D0 to */SLICE_284.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_293.D0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_293.D0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.795   (26.4% logic, 73.6% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    6.641ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/SLICE_256 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_256.CLK to */SLICE_256.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/SLICE_256 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_256.Q0 to */SLICE_299.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]
CTOF_DEL    ---     0.238 */SLICE_299.C0 to */SLICE_299.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.232 */SLICE_299.F0 to */SLICE_299.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_299.D1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_308.D1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_308.D1 to */SLICE_308.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F1 to */SLICE_335.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_340.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_340.C0 to */SLICE_340.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         2   e 0.232 */SLICE_340.F0 to */SLICE_340.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_340.A1 to */SLICE_340.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to */SLICE_343.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE        10   e 0.908 */SLICE_104.Q0 to */SLICE_299.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_299.A0 to */SLICE_299.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.232 */SLICE_299.F0 to */SLICE_299.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_299.D1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_308.D1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_308.D1 to */SLICE_308.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F1 to */SLICE_335.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_340.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_340.B0 to */SLICE_340.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         2   e 0.232 */SLICE_340.F0 to */SLICE_340.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_340.A1 to */SLICE_340.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to */SLICE_343.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_159.CLK to */SLICE_159.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_159.Q0 to */SLICE_333.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]
CTOF_DEL    ---     0.238 */SLICE_333.D0 to */SLICE_333.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.232 */SLICE_333.F0 to */SLICE_333.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_333.D1 to */SLICE_333.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.908 */SLICE_333.F1 to */SLICE_343.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_340.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_340.D0 to */SLICE_340.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         2   e 0.232 */SLICE_340.F0 to */SLICE_340.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_340.A1 to */SLICE_340.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to */SLICE_343.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_340.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_340.A0 to */SLICE_340.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         2   e 0.232 */SLICE_340.F0 to */SLICE_340.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_340.A1 to */SLICE_340.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to */SLICE_343.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_342.CLK to */SLICE_342.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_342.Q0 to */SLICE_333.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast
CTOF_DEL    ---     0.238 */SLICE_333.A0 to */SLICE_333.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.232 */SLICE_333.F0 to */SLICE_333.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_333.D1 to */SLICE_333.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.908 */SLICE_333.F1 to */SLICE_343.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_370.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_370.D0 to */SLICE_370.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_370
ROUTE         1   e 0.908 */SLICE_370.F0 to */SLICE_293.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/decode_u/_l0.wen_te12_2
CTOF_DEL    ---     0.238 */SLICE_293.B0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_370.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_370.A0 to */SLICE_370.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_370
ROUTE         1   e 0.908 */SLICE_370.F0 to */SLICE_293.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/decode_u/_l0.wen_te12_2
CTOF_DEL    ---     0.238 */SLICE_293.B0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_395.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_395.A1 to */SLICE_395.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F1 to */SLICE_293.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/decode_u/_l0.un1_addr_5
CTOF_DEL    ---     0.238 */SLICE_293.A0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_296.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_296.B0 to */SLICE_296.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F0 to */SLICE_293.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_293.C0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_296.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F0 to */SLICE_293.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_293.C0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_395.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_395.B1 to */SLICE_395.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F1 to */SLICE_293.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/decode_u/_l0.un1_addr_5
CTOF_DEL    ---     0.238 */SLICE_293.A0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_370.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_370.C0 to */SLICE_370.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_370
ROUTE         1   e 0.908 */SLICE_370.F0 to */SLICE_293.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/decode_u/_l0.wen_te12_2
CTOF_DEL    ---     0.238 */SLICE_293.B0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_395.C1 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_395.C1 to */SLICE_395.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F1 to */SLICE_293.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/decode_u/_l0.un1_addr_5
CTOF_DEL    ---     0.238 */SLICE_293.A0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_169.CLK to */SLICE_169.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_169.Q0 to */SLICE_284.B0 top_reveal_coretop_instance/top_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_284.B0 to */SLICE_284.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_293.D0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_293.D0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_395.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_395.D1 to */SLICE_395.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F1 to */SLICE_293.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/decode_u/_l0.un1_addr_5
CTOF_DEL    ---     0.238 */SLICE_293.A0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_370.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_370.B0 to */SLICE_370.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_370
ROUTE         1   e 0.908 */SLICE_370.F0 to */SLICE_293.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/decode_u/_l0.wen_te12_2
CTOF_DEL    ---     0.238 */SLICE_293.B0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    6.332ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_227 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (6.255ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_227.CLK to */SLICE_227.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_227 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_227.Q0 to */SLICE_272.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_272.C0 to *LICE_272.OFX0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to */SLICE_306.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_306.B0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_308.D1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_308.D1 to */SLICE_308.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F1 to */SLICE_335.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.255   (27.4% logic, 72.6% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    6.332ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_229 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (6.255ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_229.CLK to */SLICE_229.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_229 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_229.Q0 to */SLICE_272.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_272.D1 to *LICE_272.OFX0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to */SLICE_306.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_306.B0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_308.D1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_308.D1 to */SLICE_308.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F1 to */SLICE_335.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.255   (27.4% logic, 72.6% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    6.332ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_226 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (6.255ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_226.CLK to */SLICE_226.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_226 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_226.Q0 to */SLICE_272.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_272.A0 to *LICE_272.OFX0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to */SLICE_306.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_306.B0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_308.D1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_308.D1 to */SLICE_308.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F1 to */SLICE_335.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.255   (27.4% logic, 72.6% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.332ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (6.255ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_272.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOOFX_DEL  ---     0.399 */SLICE_272.B0 to *LICE_272.OFX0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to */SLICE_306.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_306.B0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_308.D1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_308.D1 to */SLICE_308.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F1 to */SLICE_335.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.255   (27.4% logic, 72.6% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    6.171ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_170 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_170.CLK to */SLICE_170.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_170 (from ipClk_c)
ROUTE         4   e 0.908 */SLICE_170.Q0 to */SLICE_340.C1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[0]
CTOF_DEL    ---     0.238 */SLICE_340.C1 to */SLICE_340.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to */SLICE_343.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_296.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_296.B0 to */SLICE_296.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F0 to */SLICE_306.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_306.C0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_308.D1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_308.D1 to */SLICE_308.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F1 to */SLICE_335.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_132.CLK to */SLICE_132.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_132.Q0 to */SLICE_337.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc
CTOF_DEL    ---     0.238 */SLICE_337.D1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_343.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_331.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_331.A1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_333.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.908 */SLICE_333.F1 to */SLICE_337.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_337.B0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_296.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F0 to */SLICE_306.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_306.C0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_308.D1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_308.D1 to */SLICE_308.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F1 to */SLICE_335.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_148.CLK to */SLICE_148.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_148.Q0 to */SLICE_340.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]
CTOF_DEL    ---     0.238 */SLICE_340.D1 to */SLICE_340.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to */SLICE_343.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_327.B0 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_327.B0 to */SLICE_327.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         3   e 0.908 */SLICE_327.F0 to */SLICE_337.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_a2_7
CTOF_DEL    ---     0.238 */SLICE_337.A0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_331.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_331.B1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_333.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.908 */SLICE_333.F1 to */SLICE_337.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_337.B0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    5.965ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.888ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_299.CLK to */SLICE_299.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299 (from ipClk_c)
ROUTE         5   e 0.232 */SLICE_299.Q0 to */SLICE_299.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]
CTOF_DEL    ---     0.238 */SLICE_299.B0 to */SLICE_299.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.232 */SLICE_299.F0 to */SLICE_299.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_299.D1 to */SLICE_299.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_306.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_306
ROUTE         4   e 0.908 */SLICE_306.F0 to */SLICE_308.D1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_308.D1 to */SLICE_308.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F1 to */SLICE_335.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.888   (30.4% logic, 69.6% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.965ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (5.888ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_333.CLK to */SLICE_333.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_333.Q0 to */SLICE_333.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast
CTOF_DEL    ---     0.238 */SLICE_333.B0 to */SLICE_333.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.232 */SLICE_333.F0 to */SLICE_333.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_333.D1 to */SLICE_333.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.908 */SLICE_333.F1 to */SLICE_343.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_344.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    5.888   (30.4% logic, 69.6% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.875ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.649ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_284.CLK to */SLICE_284.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 (from jtaghub16_jtck)
ROUTE         8   e 0.232 */SLICE_284.Q0 to */SLICE_284.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_284.C0 to */SLICE_284.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_293.D0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_293.D0 to */SLICE_293.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to */SLICE_303.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.649   (27.5% logic, 72.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_340.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_340.B0 to */SLICE_340.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         2   e 0.908 */SLICE_340.F0 to */SLICE_338.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_338.A0 to */SLICE_338.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         1   e 0.232 */SLICE_338.F0 to */SLICE_338.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_338.C1 to */SLICE_338.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         2   e 0.908 */SLICE_338.F1 to */SLICE_335.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_335.D0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_23.CLK to *u/SLICE_23.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_23.Q1 to */SLICE_334.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_337.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_337.C1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.232 */SLICE_337.F1 to */SLICE_337.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_337.C0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_159.CLK to */SLICE_159.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_159.Q0 to */SLICE_333.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]
CTOF_DEL    ---     0.238 */SLICE_333.D0 to */SLICE_333.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.232 */SLICE_333.F0 to */SLICE_333.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_333.D1 to */SLICE_333.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.908 */SLICE_333.F1 to */SLICE_337.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_337.B0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE        10   e 0.908 */SLICE_104.Q0 to */SLICE_405.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_405.A0 to */SLICE_405.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/SLICE_405
ROUTE         1   e 0.908 */SLICE_405.F0 to */SLICE_297.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[0][2]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_297
ROUTE         1   e 0.908 */SLICE_297.F1 to */SLICE_311.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_297.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_297.B0 to */SLICE_297.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_297
ROUTE         4   e 0.908 */SLICE_297.F0 to */SLICE_296.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_tu
CTOF_DEL    ---     0.238 */SLICE_296.D1 to */SLICE_296.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F1 to */SLICE_310.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_310.B1 to */SLICE_310.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.232 */SLICE_310.F1 to */SLICE_310.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_340.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_340.A0 to */SLICE_340.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         2   e 0.908 */SLICE_340.F0 to */SLICE_338.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_338.A0 to */SLICE_338.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         1   e 0.232 */SLICE_338.F0 to */SLICE_338.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_338.C1 to */SLICE_338.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         2   e 0.908 */SLICE_338.F1 to */SLICE_335.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_335.D0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_344 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_344.CLK to */SLICE_344.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_344.Q0 to */SLICE_413.C0 top_reveal_coretop_instance/top_la0_inst_0/even_parity
CTOF_DEL    ---     0.238 */SLICE_413.C0 to */SLICE_413.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_413
ROUTE         1   e 0.908 */SLICE_413.F0 to */SLICE_297.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_297
ROUTE         1   e 0.908 */SLICE_297.F1 to */SLICE_311.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_23.CLK to *u/SLICE_23.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_23.Q0 to */SLICE_334.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]
CTOF_DEL    ---     0.238 */SLICE_334.B0 to */SLICE_334.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_337.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_337.C1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.232 */SLICE_337.F1 to */SLICE_337.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_337.C0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_414.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_414.B0 to */SLICE_414.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_414
ROUTE         1   e 0.908 */SLICE_414.F0 to */SLICE_296.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[1]
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F1 to */SLICE_310.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_310.B1 to */SLICE_310.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.232 */SLICE_310.F1 to */SLICE_310.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE        10   e 0.908 */SLICE_104.Q0 to */SLICE_404.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_404.A0 to */SLICE_404.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/SLICE_404
ROUTE         1   e 0.908 */SLICE_404.F0 to */SLICE_296.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[0][1]
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F1 to */SLICE_310.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_310.B1 to */SLICE_310.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.232 */SLICE_310.F1 to */SLICE_310.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_345.CLK to */SLICE_345.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_345.Q0 to */SLICE_380.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_380.A0 to */SLICE_380.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to */SLICE_337.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_337.B1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.232 */SLICE_337.F1 to */SLICE_337.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_337.C0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_340.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_340.D0 to */SLICE_340.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         2   e 0.908 */SLICE_340.F0 to */SLICE_338.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_338.A0 to */SLICE_338.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         1   e 0.232 */SLICE_338.F0 to */SLICE_338.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_338.C1 to */SLICE_338.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         2   e 0.908 */SLICE_338.F1 to */SLICE_335.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_335.D0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_413.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_413.B0 to */SLICE_413.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_413
ROUTE         1   e 0.908 */SLICE_413.F0 to */SLICE_297.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_297
ROUTE         1   e 0.908 */SLICE_297.F1 to */SLICE_311.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_25.CLK to *u/SLICE_25.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_25.Q1 to */SLICE_380.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_380.B0 to */SLICE_380.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to */SLICE_337.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_337.B1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.232 */SLICE_337.F1 to */SLICE_337.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_337.C0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_414.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_414.A0 to */SLICE_414.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_414
ROUTE         1   e 0.908 */SLICE_414.F0 to */SLICE_296.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[1]
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F1 to */SLICE_310.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_310.B1 to */SLICE_310.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.232 */SLICE_310.F1 to */SLICE_310.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_345.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         2   e 0.232 */SLICE_345.F1 to */SLICE_345.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_9_1
CTOF_DEL    ---     0.238 */SLICE_345.B0 to */SLICE_345.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F0 to */SLICE_344.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_17
CTOF_DEL    ---     0.238 */SLICE_344.B0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_340.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_340.C0 to */SLICE_340.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         2   e 0.908 */SLICE_340.F0 to */SLICE_338.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_338.A0 to */SLICE_338.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         1   e 0.232 */SLICE_338.F0 to */SLICE_338.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_338.C1 to */SLICE_338.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         2   e 0.908 */SLICE_338.F1 to */SLICE_335.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_335.D0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_297.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_297.A0 to */SLICE_297.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_297
ROUTE         4   e 0.908 */SLICE_297.F0 to */SLICE_296.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_tu
CTOF_DEL    ---     0.238 */SLICE_296.D1 to */SLICE_296.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F1 to */SLICE_310.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_310.B1 to */SLICE_310.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.232 */SLICE_310.F1 to */SLICE_310.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_382.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_382.D0 to */SLICE_382.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_382
ROUTE         2   e 0.908 */SLICE_382.F0 to */SLICE_338.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_4_5
CTOF_DEL    ---     0.238 */SLICE_338.B0 to */SLICE_338.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         1   e 0.232 */SLICE_338.F0 to */SLICE_338.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_338.C1 to */SLICE_338.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         2   e 0.908 */SLICE_338.F1 to */SLICE_335.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_335.D0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_24.CLK to *u/SLICE_24.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_24.Q1 to */SLICE_380.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_380.C0 to */SLICE_380.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to */SLICE_337.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_337.B1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.232 */SLICE_337.F1 to */SLICE_337.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_337.C0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_22.CLK to *u/SLICE_22.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_22.Q0 to */SLICE_334.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_337.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_337.C1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.232 */SLICE_337.F1 to */SLICE_337.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_337.C0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_342.CLK to */SLICE_342.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_342.Q0 to */SLICE_333.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast
CTOF_DEL    ---     0.238 */SLICE_333.A0 to */SLICE_333.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.232 */SLICE_333.F0 to */SLICE_333.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_333.D1 to */SLICE_333.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.908 */SLICE_333.F1 to */SLICE_337.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_337.B0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/SLICE_256 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_256.CLK to */SLICE_256.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/SLICE_256 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_256.Q1 to */SLICE_404.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]
CTOF_DEL    ---     0.238 */SLICE_404.B0 to */SLICE_404.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/SLICE_404
ROUTE         1   e 0.908 */SLICE_404.F0 to */SLICE_296.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[0][1]
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F1 to */SLICE_310.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_310.B1 to */SLICE_310.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.232 */SLICE_310.F1 to */SLICE_310.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_220 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_220.CLK to */SLICE_220.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_220 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_220.Q1 to */SLICE_414.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]
CTOF_DEL    ---     0.238 */SLICE_414.C0 to */SLICE_414.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_414
ROUTE         1   e 0.908 */SLICE_414.F0 to */SLICE_296.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[1]
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F1 to */SLICE_310.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_310.B1 to */SLICE_310.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.232 */SLICE_310.F1 to */SLICE_310.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_296.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F0 to */SLICE_297.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_297
ROUTE         1   e 0.908 */SLICE_297.F1 to */SLICE_311.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_296.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_296.B0 to */SLICE_296.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F0 to */SLICE_297.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_297
ROUTE         1   e 0.908 */SLICE_297.F1 to */SLICE_311.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_24.CLK to *u/SLICE_24.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_24.Q0 to */SLICE_334.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_334.A0 to */SLICE_334.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_337.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_337.C1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.232 */SLICE_337.F1 to */SLICE_337.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_337.C0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_413.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_413.A0 to */SLICE_413.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_413
ROUTE         1   e 0.908 */SLICE_413.F0 to */SLICE_297.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_297
ROUTE         1   e 0.908 */SLICE_297.F1 to */SLICE_311.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_390.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_390.A0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_155.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_390.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_390.A0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_154.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_390.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_390.A0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_153.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_390.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_390.A0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_152.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_390.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_390.A0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_151.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_390.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_390.A0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_150.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_390.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_390.A0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_149.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_390.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_390.A0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_148.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_127.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_127.C0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_197.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_197.B1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_127.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_127.A0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_197.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_197.B1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_121.CLK to */SLICE_121.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_121.Q0 to */SLICE_391.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_391.B1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_197.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_127.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_127.A0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_197.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_197.B1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F1 to */SLICE_301.D1 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_301.D1 to */SLICE_301.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.232 */SLICE_301.F1 to */SLICE_301.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_121.CLK to */SLICE_121.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_121.Q0 to */SLICE_391.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_391.B1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_197.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F1 to */SLICE_301.D1 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_301.D1 to */SLICE_301.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.232 */SLICE_301.F1 to */SLICE_301.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_390.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_390.B0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_155.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_390.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_390.B0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_154.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_390.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_390.B0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_153.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_345.CLK to */SLICE_345.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_345.Q0 to */SLICE_391.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_391.A1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_197.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F1 to */SLICE_301.D1 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_301.D1 to */SLICE_301.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.232 */SLICE_301.F1 to */SLICE_301.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_390.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_390.B0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_151.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_390.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_390.B0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_150.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_390.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_390.B0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_149.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_390.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_390.B0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_148.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_391.CLK to */SLICE_391.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_391.Q0 to */SLICE_169.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_169.B1 to */SLICE_169.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169
ROUTE         1   e 0.908 */SLICE_169.F1 to */SLICE_197.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_197.D1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_127.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_127.B0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_197.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_197.B1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_345.CLK to */SLICE_345.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_345.Q0 to */SLICE_391.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_391.A1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_197.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_127.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_127.C0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_197.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_197.B1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_127.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_127.A0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_197.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_197.B1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_121.CLK to */SLICE_121.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_121.Q0 to */SLICE_391.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_391.B1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_197.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_391.CLK to */SLICE_391.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_391.Q0 to */SLICE_169.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_169.B1 to */SLICE_169.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169
ROUTE         1   e 0.908 */SLICE_169.F1 to */SLICE_197.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_197.D1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_127.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_127.B0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_197.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_197.B1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_147.Q0 to */SLICE_391.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_391.C1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_197.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_345.CLK to */SLICE_345.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_345.Q0 to */SLICE_391.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_391.A1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_197.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_127.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_127.C0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_197.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_197.B1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_127.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_127.A0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_197.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_197.B1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_121.CLK to */SLICE_121.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_121.Q0 to */SLICE_391.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_391.B1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_197.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_147.Q0 to */SLICE_391.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_391.C1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_197.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_391.CLK to */SLICE_391.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_391.Q0 to */SLICE_169.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_169.B1 to */SLICE_169.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169
ROUTE         1   e 0.908 */SLICE_169.F1 to */SLICE_197.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_197.D1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_127.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_127.B0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_197.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_197.B1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_147.Q0 to */SLICE_391.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_391.C1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_197.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_345.CLK to */SLICE_345.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_345.Q0 to */SLICE_391.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_391.A1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_197.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_391.CLK to */SLICE_391.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_391.Q0 to */SLICE_169.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_169.B1 to */SLICE_169.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169
ROUTE         1   e 0.908 */SLICE_169.F1 to */SLICE_197.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_197.D1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F1 to */SLICE_301.D1 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_301.D1 to */SLICE_301.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.232 */SLICE_301.F1 to */SLICE_301.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_127.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_127.B0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_197.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_197.B1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F1 to */SLICE_301.D1 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_301.D1 to */SLICE_301.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.232 */SLICE_301.F1 to */SLICE_301.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_147.Q0 to */SLICE_391.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_391.C1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_197.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F1 to */SLICE_301.D1 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_301.D1 to */SLICE_301.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.232 */SLICE_301.F1 to */SLICE_301.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_390.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_390.B0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_328.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_328.D0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_152.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_127.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_127.C0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_197.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_197.B1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F1 to */SLICE_301.D1 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_301.D1 to */SLICE_301.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.232 */SLICE_301.F1 to */SLICE_301.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.186ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (5.109ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_261.CLK to */SLICE_261.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_261.Q0 to */SLICE_336.D0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[0]
CTOF_DEL    ---     0.238 */SLICE_336.D0 to */SLICE_336.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_336
ROUTE         3   e 0.908 */SLICE_336.F0 to */SLICE_341.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_a2_2_1
CTOF_DEL    ---     0.238 */SLICE_341.D1 to */SLICE_341.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_273.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_273.A1 to *LICE_273.OFX0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_273
ROUTE         1   e 0.908 *LICE_273.OFX0 to */SLICE_132.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    5.109   (28.9% logic, 71.1% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_345.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_345.C0 to */SLICE_345.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F0 to */SLICE_344.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_17
CTOF_DEL    ---     0.238 */SLICE_344.B0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_394.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_394.B0 to */SLICE_394.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394
ROUTE         2   e 0.908 */SLICE_394.F0 to */SLICE_157.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_349
CTOF_DEL    ---     0.238 */SLICE_157.B1 to */SLICE_157.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F1 to *SLICE_157.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_339.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_325.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_325.C0 to */SLICE_325.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_268.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_339.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_324.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_324.C0 to */SLICE_324.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_267.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_339.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_323.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_323.C0 to */SLICE_323.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_267.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_339.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_325.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_325.C0 to */SLICE_325.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_268.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_339.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_323.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_323.C0 to */SLICE_323.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_267.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_339.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_322.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_322.C0 to */SLICE_322.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_266.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_266.C1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_339.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_324.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_324.C0 to */SLICE_324.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_267.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_339.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_322.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_322.C0 to */SLICE_322.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_266.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_266.C1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_339.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_321.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_321.C0 to */SLICE_321.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_266.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_266.C0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_339.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_321.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_321.C0 to */SLICE_321.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_266.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_266.C0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_339.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_320.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_265.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_339.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_319.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_319.C0 to */SLICE_319.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_265.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_339.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_318.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_318.D0 to */SLICE_318.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_264.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_264.C1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_339.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_320.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_265.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_339.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_319.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_319.C0 to */SLICE_319.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_265.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_339.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_318.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_318.D0 to */SLICE_318.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_264.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_264.C1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_213.CLK to */SLICE_213.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_213.Q0 to */SLICE_432.D0 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[0]
CTOF_DEL    ---     0.238 */SLICE_432.D0 to */SLICE_432.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_432
ROUTE         1   e 0.908 */SLICE_432.F0 to */SLICE_344.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_18
CTOF_DEL    ---     0.238 */SLICE_344.C0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_339.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_325.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_325.C0 to */SLICE_325.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_268.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_339.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_324.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_324.C0 to */SLICE_324.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_267.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_339.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_323.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_323.C0 to */SLICE_323.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_267.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_339.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_322.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_322.C0 to */SLICE_322.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_266.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_266.C1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_339.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_321.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_321.C0 to */SLICE_321.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_266.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_266.C0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_339.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_320.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_265.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_339.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_319.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_319.C0 to */SLICE_319.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_265.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_339.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_318.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_318.D0 to */SLICE_318.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_264.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_264.C1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_339.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_317.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_317.C0 to */SLICE_317.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_264.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_339.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_316.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_316.C0 to */SLICE_316.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_263.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_263.C1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_339.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_315.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_315.D0 to */SLICE_315.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_263.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_263.C0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_339.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_315.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_315.D0 to */SLICE_315.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_263.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_263.C0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_339.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_314.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_314.C0 to */SLICE_314.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_262.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_262.C1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_339.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_314.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_314.C0 to */SLICE_314.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_262.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_262.C1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_353.Q0 to */SLICE_432.A0 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_432.A0 to */SLICE_432.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_432
ROUTE         1   e 0.908 */SLICE_432.F0 to */SLICE_344.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_18
CTOF_DEL    ---     0.238 */SLICE_344.C0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_339.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_311.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_339.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_310.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_310.C0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_339.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_312.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_312.C0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_339.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_310.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_310.C0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_143.CLK to */SLICE_143.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_143.Q0 to */SLICE_327.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]
CTOF_DEL    ---     0.238 */SLICE_327.C0 to */SLICE_327.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         3   e 0.908 */SLICE_327.F0 to */SLICE_337.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_a2_7
CTOF_DEL    ---     0.238 */SLICE_337.A0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_339.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_315.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_315.D0 to */SLICE_315.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_263.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_263.C0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_339.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_314.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_314.C0 to */SLICE_314.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_262.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_262.C1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_339.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_312.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_312.C0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_339.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_311.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_339.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_310.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_310.C0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_213.CLK to */SLICE_213.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_213.Q0 to */SLICE_327.D0 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[0]
CTOF_DEL    ---     0.238 */SLICE_327.D0 to */SLICE_327.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         3   e 0.908 */SLICE_327.F0 to */SLICE_337.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_a2_7
CTOF_DEL    ---     0.238 */SLICE_337.A0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_345.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         2   e 0.908 */SLICE_345.F1 to */SLICE_308.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_9_1
CTOF_DEL    ---     0.238 */SLICE_308.B1 to */SLICE_308.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F1 to */SLICE_335.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_394.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_394.B0 to */SLICE_394.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394
ROUTE         2   e 0.908 */SLICE_394.F0 to */SLICE_158.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_349
CTOF_DEL    ---     0.238 */SLICE_158.B0 to */SLICE_158.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         1   e 0.001 */SLICE_158.F0 to *SLICE_158.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_394.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_394.B0 to */SLICE_394.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394
ROUTE         2   e 0.908 */SLICE_394.F0 to */SLICE_157.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_349
CTOF_DEL    ---     0.238 */SLICE_157.B1 to */SLICE_157.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F1 to *SLICE_157.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_339.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_325.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_325.C0 to */SLICE_325.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_268.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_339.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_324.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_324.C0 to */SLICE_324.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_267.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_339.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_323.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_323.C0 to */SLICE_323.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_267.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_339.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_322.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_322.C0 to */SLICE_322.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_266.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_266.C1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_339.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_321.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_321.C0 to */SLICE_321.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_266.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_266.C0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_339.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_320.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_265.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_339.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_319.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_319.C0 to */SLICE_319.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_265.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_339.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_318.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_318.D0 to */SLICE_318.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_264.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_264.C1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_339.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_317.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_317.C0 to */SLICE_317.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_264.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_339.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_317.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_317.C0 to */SLICE_317.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_264.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_339.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_316.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_316.C0 to */SLICE_316.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_263.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_263.C1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_103.Q1 to */SLICE_339.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_316.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_316.C0 to */SLICE_316.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_263.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_263.C1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_339.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_315.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_315.D0 to */SLICE_315.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_263.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_263.C0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_339.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_314.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_314.C0 to */SLICE_314.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_262.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_262.C1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_339.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_312.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_312.C0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_339.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_311.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q1 to */SLICE_339.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_310.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_310.C0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_394.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_394.B0 to */SLICE_394.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394
ROUTE         2   e 0.908 */SLICE_394.F0 to */SLICE_158.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_349
CTOF_DEL    ---     0.238 */SLICE_158.B0 to */SLICE_158.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         1   e 0.001 */SLICE_158.F0 to *SLICE_158.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_339.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_317.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_317.C0 to */SLICE_317.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_264.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_339.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_316.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_316.C0 to */SLICE_316.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_263.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_263.C1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_339.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_311.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_339.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         3   e 0.908 */SLICE_339.F0 to */SLICE_307.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_312.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_312.C0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_250.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_250.A0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_216.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_216.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_215.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_215.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_215.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_214.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_250.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_250.A0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_214.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_213.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_213.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_213.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_216.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_214.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_300.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_300.C0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_385.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_385.A1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_333.CLK to */SLICE_333.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_333.Q0 to */SLICE_333.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast
CTOF_DEL    ---     0.238 */SLICE_333.B0 to */SLICE_333.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.232 */SLICE_333.F0 to */SLICE_333.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_333.D1 to */SLICE_333.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         2   e 0.908 */SLICE_333.F1 to */SLICE_337.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_337.B0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_330.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_323.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_323.B1 to */SLICE_323.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_267.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_330.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_322.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_322.B1 to */SLICE_322.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.232 */SLICE_322.F1 to */SLICE_322.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_322.A0 to */SLICE_322.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_266.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_266.C1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_330.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_321.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_266.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_266.C0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_330.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_320.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_320.B1 to */SLICE_320.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_265.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_330.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_319.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_319.B1 to */SLICE_319.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.232 */SLICE_319.F1 to */SLICE_319.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_265.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_330.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_317.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.232 */SLICE_317.F1 to */SLICE_317.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_317.A0 to */SLICE_317.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_264.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_330.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_316.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_316.B1 to */SLICE_316.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.232 */SLICE_316.F1 to */SLICE_316.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_263.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_263.C1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_330.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_314.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_314.B1 to */SLICE_314.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_262.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_262.C1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_330.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_312.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_312.A1 to */SLICE_312.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.232 */SLICE_312.F1 to */SLICE_312.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_312.A0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_330.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_325.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_325.B1 to */SLICE_325.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_268.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_324.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_324.B1 to */SLICE_324.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_267.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_323.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_323.B1 to */SLICE_323.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_267.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_322.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_322.B1 to */SLICE_322.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.232 */SLICE_322.F1 to */SLICE_322.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_322.A0 to */SLICE_322.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_266.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_266.C1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_321.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_266.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_266.C0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_320.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_320.B1 to */SLICE_320.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_265.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_319.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_319.B1 to */SLICE_319.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.232 */SLICE_319.F1 to */SLICE_319.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_265.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_317.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.232 */SLICE_317.F1 to */SLICE_317.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_317.A0 to */SLICE_317.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_264.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_316.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_316.B1 to */SLICE_316.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.232 */SLICE_316.F1 to */SLICE_316.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_263.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_263.C1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_314.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_314.B1 to */SLICE_314.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_262.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_262.C1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_312.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_312.A1 to */SLICE_312.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.232 */SLICE_312.F1 to */SLICE_312.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_312.A0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_311.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_311.A1 to */SLICE_311.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_346.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_346.B0 to */SLICE_346.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.232 */SLICE_346.F0 to */SLICE_346.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_0_0_a6_0_0_N_2L1_1
CTOF_DEL    ---     0.238 */SLICE_346.A1 to */SLICE_346.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F1 to */SLICE_336.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_10
CTOF_DEL    ---     0.238 */SLICE_336.B1 to */SLICE_336.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_336
ROUTE         1   e 0.908 */SLICE_336.F1 to */SLICE_132.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_3
CTOF_DEL    ---     0.238 */SLICE_132.B1 to */SLICE_132.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.232 */SLICE_132.F1 to */SLICE_132.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_10_1
CTOF_DEL    ---     0.238 */SLICE_132.A0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_325.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_325.B1 to */SLICE_325.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_268.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_310.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_310.A1 to */SLICE_310.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.232 */SLICE_310.F1 to */SLICE_310.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_413 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_413.CLK to */SLICE_413.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_413 (from ipClk_c)
ROUTE         2   e 0.232 */SLICE_413.Q0 to */SLICE_413.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]
CTOF_DEL    ---     0.238 */SLICE_413.D0 to */SLICE_413.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_413
ROUTE         1   e 0.908 */SLICE_413.F0 to */SLICE_297.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_297
ROUTE         1   e 0.908 */SLICE_297.F1 to */SLICE_311.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/SLICE_405 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_405.CLK to */SLICE_405.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/SLICE_405 (from ipClk_c)
ROUTE         5   e 0.232 */SLICE_405.Q0 to */SLICE_405.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]
CTOF_DEL    ---     0.238 */SLICE_405.B0 to */SLICE_405.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/SLICE_405
ROUTE         1   e 0.908 */SLICE_405.F0 to */SLICE_297.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[0][2]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_297
ROUTE         1   e 0.908 */SLICE_297.F1 to */SLICE_311.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_330.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_324.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_324.B1 to */SLICE_324.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_267.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_169.CLK to */SLICE_169.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 (from jtaghub16_jtck)
ROUTE         4   e 0.232 */SLICE_169.Q0 to */SLICE_169.A1 top_reveal_coretop_instance/top_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_169.A1 to */SLICE_169.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169
ROUTE         1   e 0.908 */SLICE_169.F1 to */SLICE_197.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_197.D1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_155.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_154.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_153.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_152.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_151.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_150.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_149.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_148.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_155.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_154.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_153.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_152.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_151.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_150.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_149.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_283.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_283.C1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_148.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_169.CLK to */SLICE_169.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 (from jtaghub16_jtck)
ROUTE         4   e 0.232 */SLICE_169.Q0 to */SLICE_169.A1 top_reveal_coretop_instance/top_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_169.A1 to */SLICE_169.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169
ROUTE         1   e 0.908 */SLICE_169.F1 to */SLICE_197.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_197.D1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_169.CLK to */SLICE_169.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 (from jtaghub16_jtck)
ROUTE         4   e 0.232 */SLICE_169.Q0 to */SLICE_169.A1 top_reveal_coretop_instance/top_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_169.A1 to */SLICE_169.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169
ROUTE         1   e 0.908 */SLICE_169.F1 to */SLICE_197.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_197.D1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_169.CLK to */SLICE_169.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 (from jtaghub16_jtck)
ROUTE         4   e 0.232 */SLICE_169.Q0 to */SLICE_169.A1 top_reveal_coretop_instance/top_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_169.A1 to */SLICE_169.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169
ROUTE         1   e 0.908 */SLICE_169.F1 to */SLICE_197.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_197.D1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F1 to */SLICE_301.D1 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_301.D1 to */SLICE_301.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.232 */SLICE_301.F1 to */SLICE_301.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_331.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_331.A1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_319.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_319.A1 to */SLICE_319.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.232 */SLICE_319.F1 to */SLICE_319.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_265.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_330.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_325.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_325.B1 to */SLICE_325.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_268.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_307.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_307.A1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_325.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_325.C0 to */SLICE_325.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_268.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_330.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_330.C0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_325.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_325.B1 to */SLICE_325.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_268.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_330.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_324.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_324.B1 to */SLICE_324.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_267.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_307.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_307.A1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_324.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_324.C0 to */SLICE_324.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_267.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_330.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_330.C0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_324.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_324.B1 to */SLICE_324.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_267.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_307.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_323.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_323.C0 to */SLICE_323.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_267.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_331.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_331.B1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_323.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_323.A1 to */SLICE_323.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_267.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_330.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_322.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_322.B1 to */SLICE_322.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.232 */SLICE_322.F1 to */SLICE_322.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_322.A0 to */SLICE_322.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_266.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_266.C1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.232 */SLICE_116.F0 to */SLICE_116.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_372.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_372.A1 to */SLICE_372.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_372
ROUTE         1   e 0.908 */SLICE_372.F1 to */SLICE_263.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_263.D1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_330.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_330.C0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_321.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_266.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_266.C0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_331.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_331.A1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_320.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_265.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_331.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_331.B1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_320.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_265.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_307.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_307.A1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_319.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_319.C0 to */SLICE_319.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_265.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.232 */SLICE_116.F0 to */SLICE_116.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_313.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_313.A0 to */SLICE_313.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         1   e 0.908 */SLICE_313.F0 to */SLICE_265.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_265.D0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.232 */SLICE_116.F0 to */SLICE_116.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_375.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_375.A0 to */SLICE_375.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_375
ROUTE         1   e 0.908 */SLICE_375.F0 to */SLICE_264.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_264.D1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_307.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_307.A1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_317.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_317.C0 to */SLICE_317.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_264.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.232 */SLICE_116.F0 to */SLICE_116.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_375.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_375.A1 to */SLICE_375.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_375
ROUTE         1   e 0.908 */SLICE_375.F1 to */SLICE_264.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_264.D0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_307.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_316.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_316.C0 to */SLICE_316.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_263.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_263.C1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_346.C1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_346.C1 to */SLICE_346.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F1 to */SLICE_336.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_10
CTOF_DEL    ---     0.238 */SLICE_336.B1 to */SLICE_336.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_336
ROUTE         1   e 0.908 */SLICE_336.F1 to */SLICE_132.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_3
CTOF_DEL    ---     0.238 */SLICE_132.B1 to */SLICE_132.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.232 */SLICE_132.F1 to */SLICE_132.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_10_1
CTOF_DEL    ---     0.238 */SLICE_132.A0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_307.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_307.A1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_315.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_315.D0 to */SLICE_315.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_263.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_263.C0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_331.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_331.B1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_314.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_314.A1 to */SLICE_314.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_262.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_262.C1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_424.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_424.B0 to */SLICE_424.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_424
ROUTE         1   e 0.908 */SLICE_424.F0 to */SLICE_312.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0[2]
CTOF_DEL    ---     0.238 */SLICE_312.C1 to */SLICE_312.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.232 */SLICE_312.F1 to */SLICE_312.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_312.A0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_307.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_310.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_310.C0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.232 */SLICE_116.F0 to */SLICE_116.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_377.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_377.A1 to */SLICE_377.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F1 to */SLICE_261.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_261.D1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_330.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_314.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_314.B1 to */SLICE_314.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_262.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_262.C1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_330.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_330.C0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_314.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_314.B1 to */SLICE_314.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_262.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_262.C1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_307.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_307.A1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_312.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_312.C0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_132.CLK to */SLICE_132.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_132.Q0 to */SLICE_337.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc
CTOF_DEL    ---     0.238 */SLICE_337.D1 to */SLICE_337.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.232 */SLICE_337.F1 to */SLICE_337.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_337.C0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_353.Q0 to */SLICE_430.A0 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_430.A0 to */SLICE_430.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_430
ROUTE         1   e 0.908 */SLICE_430.F0 to */SLICE_335.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_6_0
CTOF_DEL    ---     0.238 */SLICE_335.B1 to */SLICE_335.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.232 */SLICE_335.F1 to */SLICE_335.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1
CTOF_DEL    ---     0.238 */SLICE_335.C0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.908 */SLICE_330.F1 to */SLICE_331.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_331.D0 to */SLICE_331.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE         1   e 0.908 */SLICE_331.F0 to */SLICE_167.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_167.C1 to */SLICE_167.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.232 */SLICE_167.F1 to */SLICE_167.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_418
CTOF_DEL    ---     0.238 */SLICE_167.A0 to */SLICE_167.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.001 */SLICE_167.F0 to *SLICE_167.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_148.CLK to */SLICE_148.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_148.Q0 to */SLICE_338.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]
CTOF_DEL    ---     0.238 */SLICE_338.D0 to */SLICE_338.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         1   e 0.232 */SLICE_338.F0 to */SLICE_338.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_338.C1 to */SLICE_338.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         2   e 0.908 */SLICE_338.F1 to */SLICE_335.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_335.D0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_171 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_171.CLK to */SLICE_171.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_171 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_171.Q0 to */SLICE_423.A0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[2]
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_423
ROUTE         1   e 0.908 */SLICE_423.F0 to */SLICE_311.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0[1]
CTOF_DEL    ---     0.238 */SLICE_311.C1 to */SLICE_311.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_218 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_218.CLK to */SLICE_218.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/SLICE_218 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_218.Q0 to */SLICE_384.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]
CTOF_DEL    ---     0.238 */SLICE_384.C1 to */SLICE_384.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_384
ROUTE         1   e 0.908 */SLICE_384.F1 to */SLICE_312.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[3]
CTOF_DEL    ---     0.238 */SLICE_312.B1 to */SLICE_312.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.232 */SLICE_312.F1 to */SLICE_312.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_312.A0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_261.CLK to */SLICE_261.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_261.Q0 to */SLICE_430.B0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[0]
CTOF_DEL    ---     0.238 */SLICE_430.B0 to */SLICE_430.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_430
ROUTE         1   e 0.908 */SLICE_430.F0 to */SLICE_335.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_6_0
CTOF_DEL    ---     0.238 */SLICE_335.B1 to */SLICE_335.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.232 */SLICE_335.F1 to */SLICE_335.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1
CTOF_DEL    ---     0.238 */SLICE_335.C0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.232 */SLICE_116.F0 to */SLICE_116.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_376.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_376.A1 to */SLICE_376.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F1 to */SLICE_262.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_262.D0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_331.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_331.A1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_314.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_314.A1 to */SLICE_314.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_262.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_262.C1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_331.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_331.A1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_323.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_323.A1 to */SLICE_323.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_267.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_331.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_331.A1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_321.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_321.A1 to */SLICE_321.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_266.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_266.C0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_330.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_315.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_263.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_263.C0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_307.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_307.A1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_322.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_322.C0 to */SLICE_322.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_266.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_266.C1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.232 */SLICE_116.F0 to */SLICE_116.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_374.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_374.A0 to */SLICE_374.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F0 to */SLICE_266.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_266.D0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_330.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_330.C0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_322.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_322.B1 to */SLICE_322.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.232 */SLICE_322.F1 to */SLICE_322.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_322.A0 to */SLICE_322.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_266.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_266.C1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_307.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_320.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_265.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_307.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_321.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_321.C0 to */SLICE_321.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_266.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_266.C0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_330.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_319.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_319.B1 to */SLICE_319.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.232 */SLICE_319.F1 to */SLICE_319.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_265.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_331.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_331.B1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_321.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_321.A1 to */SLICE_321.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_266.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_266.C0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_330.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_330.C0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_319.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_319.B1 to */SLICE_319.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.232 */SLICE_319.F1 to */SLICE_319.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_265.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_330.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_320.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_320.B1 to */SLICE_320.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_265.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_307.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_318.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_318.D0 to */SLICE_318.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_264.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_264.C1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_307.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_307.A1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_320.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_265.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_330.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_317.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.232 */SLICE_317.F1 to */SLICE_317.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_317.A0 to */SLICE_317.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_264.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_330.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_330.C0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_320.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_320.B1 to */SLICE_320.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_265.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_330.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_330.C0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_317.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.232 */SLICE_317.F1 to */SLICE_317.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_317.A0 to */SLICE_317.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_264.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_307.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_319.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_319.C0 to */SLICE_319.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_265.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_331.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_331.A1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_316.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_316.A1 to */SLICE_316.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.232 */SLICE_316.F1 to */SLICE_316.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_263.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_263.C1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_331.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_331.B1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_319.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_319.A1 to */SLICE_319.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.232 */SLICE_319.F1 to */SLICE_319.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_265.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_331.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_331.B1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_316.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_316.A1 to */SLICE_316.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.232 */SLICE_316.F1 to */SLICE_316.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_263.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_263.C1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_330.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_318.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_264.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_264.C1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_315.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_263.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_263.C0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_330.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.232 */SLICE_330.F1 to */SLICE_330.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_330.D0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_318.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_264.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_264.C1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_307.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_314.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_314.C0 to */SLICE_314.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_262.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_262.C1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_307.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_307.A1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_318.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_318.D0 to */SLICE_318.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_264.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_264.C1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_307.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_312.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_312.C0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_307.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_317.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_317.C0 to */SLICE_317.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_264.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_160.CLK to */SLICE_160.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_160.Q0 to */SLICE_423.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]
CTOF_DEL    ---     0.238 */SLICE_423.D0 to */SLICE_423.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_423
ROUTE         1   e 0.908 */SLICE_423.F0 to */SLICE_311.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0[1]
CTOF_DEL    ---     0.238 */SLICE_311.C1 to */SLICE_311.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_331.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_331.B1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_317.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_317.A1 to */SLICE_317.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.232 */SLICE_317.F1 to */SLICE_317.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_317.A0 to */SLICE_317.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_264.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_307.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_311.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_330.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_316.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_316.B1 to */SLICE_316.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.232 */SLICE_316.F1 to */SLICE_316.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_263.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_263.C1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_159.CLK to */SLICE_159.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_159.Q1 to */SLICE_422.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]
CTOF_DEL    ---     0.238 */SLICE_422.D0 to */SLICE_422.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_422
ROUTE         1   e 0.908 */SLICE_422.F0 to */SLICE_310.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0[0]
CTOF_DEL    ---     0.238 */SLICE_310.C1 to */SLICE_310.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.232 */SLICE_310.F1 to */SLICE_310.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_307.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_307.A1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_316.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_316.C0 to */SLICE_316.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_263.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_263.C1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_307.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_307.A1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_314.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_314.C0 to */SLICE_314.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_262.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_262.C1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_330.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_330.C0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_316.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_316.B1 to */SLICE_316.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.232 */SLICE_316.F1 to */SLICE_316.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_263.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_263.C1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.232 */SLICE_116.F0 to */SLICE_116.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_376.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_376.A0 to */SLICE_376.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_262.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_262.D1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_143.CLK to */SLICE_143.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_143.Q0 to */SLICE_433.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]
CTOF_DEL    ---     0.238 */SLICE_433.C0 to */SLICE_433.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_433
ROUTE         1   e 0.908 */SLICE_433.F0 to */SLICE_336.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_11
CTOF_DEL    ---     0.238 */SLICE_336.C1 to */SLICE_336.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_336
ROUTE         1   e 0.908 */SLICE_336.F1 to */SLICE_132.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_3
CTOF_DEL    ---     0.238 */SLICE_132.B1 to */SLICE_132.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.232 */SLICE_132.F1 to */SLICE_132.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_10_1
CTOF_DEL    ---     0.238 */SLICE_132.A0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_160.CLK to */SLICE_160.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_160.Q1 to */SLICE_424.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]
CTOF_DEL    ---     0.238 */SLICE_424.D0 to */SLICE_424.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_424
ROUTE         1   e 0.908 */SLICE_424.F0 to */SLICE_312.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0[2]
CTOF_DEL    ---     0.238 */SLICE_312.C1 to */SLICE_312.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.232 */SLICE_312.F1 to */SLICE_312.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_312.A0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.232 */SLICE_116.F0 to */SLICE_116.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_372.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_372.A0 to */SLICE_372.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_372
ROUTE         1   e 0.908 */SLICE_372.F0 to */SLICE_263.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_263.D0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_330.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         2   e 0.908 */SLICE_330.F1 to */SLICE_331.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_331.D0 to */SLICE_331.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE         1   e 0.908 */SLICE_331.F0 to */SLICE_167.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_167.C1 to */SLICE_167.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.232 */SLICE_167.F1 to */SLICE_167.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_418
CTOF_DEL    ---     0.238 */SLICE_167.A0 to */SLICE_167.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.001 */SLICE_167.F0 to *SLICE_167.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_307.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_325.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_325.C0 to */SLICE_325.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_268.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.232 */SLICE_326.F1 to */SLICE_326.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_326.B0 to */SLICE_326.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_157.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_31
CTOF_DEL    ---     0.238 */SLICE_157.A0 to */SLICE_157.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F0 to *SLICE_157.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_331.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_331.B1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_325.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_325.A1 to */SLICE_325.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_268.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_384.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_384.D1 to */SLICE_384.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_384
ROUTE         1   e 0.908 */SLICE_384.F1 to */SLICE_312.B1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_trig[3]
CTOF_DEL    ---     0.238 */SLICE_312.B1 to */SLICE_312.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.232 */SLICE_312.F1 to */SLICE_312.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_312.A0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_331.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_331.A1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_324.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_324.A1 to */SLICE_324.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_267.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_171 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_171.CLK to */SLICE_171.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_171 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_171.Q1 to */SLICE_424.A0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[3]
CTOF_DEL    ---     0.238 */SLICE_424.A0 to */SLICE_424.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_424
ROUTE         1   e 0.908 */SLICE_424.F0 to */SLICE_312.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0[2]
CTOF_DEL    ---     0.238 */SLICE_312.C1 to */SLICE_312.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.232 */SLICE_312.F1 to */SLICE_312.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_312.A0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_307.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_324.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_324.C0 to */SLICE_324.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_267.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_170 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_170.CLK to */SLICE_170.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_170 (from ipClk_c)
ROUTE         4   e 0.908 */SLICE_170.Q0 to */SLICE_338.C0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[0]
CTOF_DEL    ---     0.238 */SLICE_338.C0 to */SLICE_338.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         1   e 0.232 */SLICE_338.F0 to */SLICE_338.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_338.C1 to */SLICE_338.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         2   e 0.908 */SLICE_338.F1 to */SLICE_335.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_335.D0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_331.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_331.B1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_324.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_324.A1 to */SLICE_324.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_267.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_170 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_170.CLK to */SLICE_170.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_170 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_170.Q1 to */SLICE_422.A0 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[1]
CTOF_DEL    ---     0.238 */SLICE_422.A0 to */SLICE_422.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_422
ROUTE         1   e 0.908 */SLICE_422.F0 to */SLICE_310.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0[0]
CTOF_DEL    ---     0.238 */SLICE_310.C1 to */SLICE_310.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.232 */SLICE_310.F1 to */SLICE_310.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_330.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_323.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_323.B1 to */SLICE_323.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_267.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.232 */SLICE_326.F1 to */SLICE_326.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_326.B0 to */SLICE_326.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_157.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_31
CTOF_DEL    ---     0.238 */SLICE_157.A0 to */SLICE_157.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F0 to *SLICE_157.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_307.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_307.A1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_323.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_323.C0 to */SLICE_323.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_267.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.232 */SLICE_116.F0 to */SLICE_116.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_377.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_377.A0 to */SLICE_377.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F0 to */SLICE_261.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_330.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_330.C0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_323.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_323.B1 to */SLICE_323.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_267.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.232 */SLICE_116.F0 to */SLICE_116.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_373.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_267.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_267.D1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.232 */SLICE_116.F0 to */SLICE_116.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_373.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_373.A1 to */SLICE_373.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F1 to */SLICE_267.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_267.D0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.232 */SLICE_116.F0 to */SLICE_116.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_374.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_374.A1 to */SLICE_374.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F1 to */SLICE_266.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_266.D1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_331.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_331.A1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_322.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_322.A1 to */SLICE_322.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.232 */SLICE_322.F1 to */SLICE_322.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_322.A0 to */SLICE_322.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_266.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_266.C1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.232 */SLICE_116.F0 to */SLICE_116.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_201.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_201.A1 to */SLICE_201.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.908 */SLICE_201.F1 to */SLICE_265.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_265.D1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_307.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_322.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_322.C0 to */SLICE_322.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_266.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_266.C1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_331.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_331.A1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_317.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_317.A1 to */SLICE_317.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.232 */SLICE_317.F1 to */SLICE_317.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_317.A0 to */SLICE_317.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_264.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_331.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_331.B1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_322.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_322.A1 to */SLICE_322.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.232 */SLICE_322.F1 to */SLICE_322.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_322.A0 to */SLICE_322.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_266.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_266.C1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.908 */SLICE_105.Q1 to */SLICE_307.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_315.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_315.D0 to */SLICE_315.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_263.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_263.C0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_330.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_321.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_266.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_266.C0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_307.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_307.A1 to */SLICE_307.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.232 */SLICE_307.F1 to */SLICE_307.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_321.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_321.C0 to */SLICE_321.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_266.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_266.C0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_391.CLK to */SLICE_391.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_391.Q0 to */SLICE_344.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_344.B1 to */SLICE_344.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.232 */SLICE_344.F1 to */SLICE_344.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_16
CTOF_DEL    ---     0.238 */SLICE_344.A0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_331.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_331.A1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.908 */SLICE_331.F1 to */SLICE_325.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_325.A1 to */SLICE_325.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_268.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.232 */SLICE_353.F1 to */SLICE_353.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_353.C0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_284.CLK to */SLICE_284.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_284.Q0 to */SLICE_197.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_197.C1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.232 */SLICE_353.F1 to */SLICE_353.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_353.C0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_284.CLK to */SLICE_284.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_284.Q0 to */SLICE_197.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_197.C1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_284.CLK to */SLICE_284.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_284.Q0 to */SLICE_197.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_197.C1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.232 */SLICE_353.F1 to */SLICE_353.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_353.C0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_411.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_411.A0 to */SLICE_411.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_411
ROUTE         1   e 0.908 */SLICE_411.F0 to */SLICE_301.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_301.C1 to */SLICE_301.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.232 */SLICE_301.F1 to */SLICE_301.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_411.D0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_411.D0 to */SLICE_411.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_411
ROUTE         1   e 0.908 */SLICE_411.F0 to */SLICE_301.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_301.C1 to */SLICE_301.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.232 */SLICE_301.F1 to */SLICE_301.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE        10   e 0.908 */SLICE_104.Q0 to */SLICE_303.C1 top_reveal_coretop_instance/top_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_303.C1 to */SLICE_303.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3   e 0.908 */SLICE_303.F1 to */SLICE_302.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.232 */SLICE_353.F1 to */SLICE_353.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_353.C0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.232 */SLICE_353.F1 to */SLICE_353.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_353.C0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.232 */SLICE_353.F1 to */SLICE_353.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_353.C0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.232 */SLICE_353.F1 to */SLICE_353.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_353.C0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.232 */SLICE_353.F1 to */SLICE_353.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_353.C0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.232 */SLICE_353.F1 to */SLICE_353.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_353.C0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_411.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_411.C0 to */SLICE_411.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_411
ROUTE         1   e 0.908 */SLICE_411.F0 to */SLICE_301.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_301.C1 to */SLICE_301.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.232 */SLICE_301.F1 to */SLICE_301.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE        10   e 0.908 */SLICE_104.Q0 to */SLICE_411.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_411.B0 to */SLICE_411.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_411
ROUTE         1   e 0.908 */SLICE_411.F0 to */SLICE_301.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_301.C1 to */SLICE_301.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.232 */SLICE_301.F1 to */SLICE_301.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_250.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_250.A0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_284.CLK to */SLICE_284.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_284.Q0 to */SLICE_197.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_197.C1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F1 to */SLICE_301.D1 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_301.D1 to */SLICE_301.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.232 */SLICE_301.F1 to */SLICE_301.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_326.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_394.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_394.B0 to */SLICE_394.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394
ROUTE         2   e 0.908 */SLICE_394.F0 to */SLICE_158.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_349
CTOF_DEL    ---     0.238 */SLICE_158.B0 to */SLICE_158.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         1   e 0.001 */SLICE_158.F0 to *SLICE_158.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_326.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_394.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_394.B0 to */SLICE_394.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394
ROUTE         2   e 0.908 */SLICE_394.F0 to */SLICE_157.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_349
CTOF_DEL    ---     0.238 */SLICE_157.B1 to */SLICE_157.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F1 to *SLICE_157.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_337.D0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_337.D0 to */SLICE_337.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_335.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_420.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_420.B0 to */SLICE_420.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_420
ROUTE         1   e 0.908 */SLICE_420.F0 to */SLICE_145.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_304
CTOF_DEL    ---     0.238 */SLICE_145.A1 to */SLICE_145.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_305 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_373.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_373.B1 to */SLICE_373.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F1 to */SLICE_267.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_267.D0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_116.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_201.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_201.A1 to */SLICE_201.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.908 */SLICE_201.F1 to */SLICE_265.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_265.D1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_116.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_375.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_375.A0 to */SLICE_375.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_375
ROUTE         1   e 0.908 */SLICE_375.F0 to */SLICE_264.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_264.D1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_421.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_421.B0 to */SLICE_421.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_421
ROUTE         1   e 0.908 */SLICE_421.F0 to */SLICE_146.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_320
CTOF_DEL    ---     0.238 */SLICE_146.A0 to */SLICE_146.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_321 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_420.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_420.B0 to */SLICE_420.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_420
ROUTE         1   e 0.908 */SLICE_420.F0 to */SLICE_145.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_304
CTOF_DEL    ---     0.238 */SLICE_145.A1 to */SLICE_145.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_305 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_307.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_312.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_312.C0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_201.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_201.C0 to */SLICE_201.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_200.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_200.C0 to */SLICE_200.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_200.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_200.C0 to */SLICE_200.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_200.C1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_419.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_419.B0 to */SLICE_419.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_419
ROUTE         1   e 0.908 */SLICE_419.F0 to */SLICE_145.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_288
CTOF_DEL    ---     0.238 */SLICE_145.A0 to */SLICE_145.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_289 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_376.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_376.B0 to */SLICE_376.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_262.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_262.D1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_116.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_376.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_376.A1 to */SLICE_376.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F1 to */SLICE_262.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_262.D0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_373.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_267.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_267.D1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_372.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_372.B0 to */SLICE_372.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_372
ROUTE         1   e 0.908 */SLICE_372.F0 to */SLICE_263.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_263.D0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_416.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_416.B0 to */SLICE_416.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_416
ROUTE         1   e 0.908 */SLICE_416.F0 to */SLICE_143.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_240
CTOF_DEL    ---     0.238 */SLICE_143.A1 to */SLICE_143.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F1 to *SLICE_143.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_241 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_376.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_376.B1 to */SLICE_376.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F1 to */SLICE_262.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_262.D0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_376.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_376.B0 to */SLICE_376.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_262.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_262.D1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_116.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_373.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_267.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_267.D1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_374.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_374.B1 to */SLICE_374.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F1 to */SLICE_266.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_266.D1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_116.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_116.C1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_313.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_313.A0 to */SLICE_313.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         1   e 0.908 */SLICE_313.F0 to */SLICE_265.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_265.D0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_330.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_330.C0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_318.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_264.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_264.C1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_372.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_372.B1 to */SLICE_372.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_372
ROUTE         1   e 0.908 */SLICE_372.F1 to */SLICE_263.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_263.D1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_307.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_315.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_315.D0 to */SLICE_315.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_263.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_263.C0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_416.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_416.B0 to */SLICE_416.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_416
ROUTE         1   e 0.908 */SLICE_416.F0 to */SLICE_143.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_240
CTOF_DEL    ---     0.238 */SLICE_143.A1 to */SLICE_143.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F1 to *SLICE_143.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_241 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_377.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_377.B1 to */SLICE_377.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F1 to */SLICE_261.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_261.D1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_158.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_158.C1 to */SLICE_158.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         2   e 0.908 */SLICE_158.F1 to */SLICE_157.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_157.A1 to */SLICE_157.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F1 to *SLICE_157.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_158.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_158.C1 to */SLICE_158.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         2   e 0.908 */SLICE_158.F1 to */SLICE_157.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_157.A1 to */SLICE_157.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F1 to *SLICE_157.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_201.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_201.C0 to */SLICE_201.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_199.C1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_199.C1 to */SLICE_199.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F1 to *SLICE_199.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_199.C1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_199.C1 to */SLICE_199.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F1 to *SLICE_199.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_199.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_199.C0 to */SLICE_199.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F0 to *SLICE_199.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_418.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_144.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_272
CTOF_DEL    ---     0.238 */SLICE_144.A1 to */SLICE_144.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_273 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_419.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_419.B0 to */SLICE_419.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_419
ROUTE         1   e 0.908 */SLICE_419.F0 to */SLICE_145.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_288
CTOF_DEL    ---     0.238 */SLICE_145.A0 to */SLICE_145.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_289 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_418.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_144.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_272
CTOF_DEL    ---     0.238 */SLICE_144.A1 to */SLICE_144.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_273 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_116.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_377.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_377.A1 to */SLICE_377.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F1 to */SLICE_261.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_261.D1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_307.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_315.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_315.D0 to */SLICE_315.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_263.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_263.C0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_417.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_417.B0 to */SLICE_417.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_417
ROUTE         1   e 0.908 */SLICE_417.F0 to */SLICE_144.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_256
CTOF_DEL    ---     0.238 */SLICE_144.A0 to */SLICE_144.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_257 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_116.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_377.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_377.A0 to */SLICE_377.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F0 to */SLICE_261.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_201.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_201.B1 to */SLICE_201.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.908 */SLICE_201.F1 to */SLICE_265.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_265.D1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_372.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_372.B1 to */SLICE_372.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_372
ROUTE         1   e 0.908 */SLICE_372.F1 to */SLICE_263.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_263.D1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_330.C0 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_330.C0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_315.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_263.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_263.C0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_373.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_267.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_267.D1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_116.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_374.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_374.A1 to */SLICE_374.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F1 to */SLICE_266.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_266.D1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_374.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_374.B0 to */SLICE_374.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F0 to */SLICE_266.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_266.D0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_201.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_201.B1 to */SLICE_201.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.908 */SLICE_201.F1 to */SLICE_265.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_265.D1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_307.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_318.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_318.D0 to */SLICE_318.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_264.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_264.C1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_375.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_375.B0 to */SLICE_375.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_375
ROUTE         1   e 0.908 */SLICE_375.F0 to */SLICE_264.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_264.D1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_375.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_375.B1 to */SLICE_375.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_375
ROUTE         1   e 0.908 */SLICE_375.F1 to */SLICE_264.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_264.D0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_421.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_421.B0 to */SLICE_421.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_421
ROUTE         1   e 0.908 */SLICE_421.F0 to */SLICE_146.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_320
CTOF_DEL    ---     0.238 */SLICE_146.A0 to */SLICE_146.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_321 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_420.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_420.B0 to */SLICE_420.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_420
ROUTE         1   e 0.908 */SLICE_420.F0 to */SLICE_145.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_304
CTOF_DEL    ---     0.238 */SLICE_145.A1 to */SLICE_145.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_305 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_330.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_315.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_263.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_263.C0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_307.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_312.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_312.C0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_307.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_311.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_307.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_311.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_307.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_310.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_310.C0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_307.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_310.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_310.C0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_377.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_377.B0 to */SLICE_377.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F0 to */SLICE_261.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_158.A1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_158.A1 to */SLICE_158.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         2   e 0.908 */SLICE_158.F1 to */SLICE_157.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_157.A1 to */SLICE_157.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F1 to *SLICE_157.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_200.C1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_200.C1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_158.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_158.C1 to */SLICE_158.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         2   e 0.908 */SLICE_158.F1 to */SLICE_157.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_157.A1 to */SLICE_157.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F1 to *SLICE_157.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_201.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_201.C0 to */SLICE_201.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_200.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_200.C0 to */SLICE_200.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_394.A1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_394.A1 to */SLICE_394.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394
ROUTE         1   e 0.908 */SLICE_394.F1 to */SLICE_157.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_76
CTOF_DEL    ---     0.238 */SLICE_157.B0 to */SLICE_157.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F0 to *SLICE_157.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_199.C1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_199.C1 to */SLICE_199.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F1 to *SLICE_199.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_199.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_199.C0 to */SLICE_199.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F0 to *SLICE_199.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_353.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_199.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_199.C0 to */SLICE_199.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F0 to *SLICE_199.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_116.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_376.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_376.A0 to */SLICE_376.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_262.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_262.D1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_237.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_236.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_235.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_234.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_372.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_372.B0 to */SLICE_372.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_372
ROUTE         1   e 0.908 */SLICE_372.F0 to */SLICE_263.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_263.D0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_419.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_419.B0 to */SLICE_419.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_419
ROUTE         1   e 0.908 */SLICE_419.F0 to */SLICE_145.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_288
CTOF_DEL    ---     0.238 */SLICE_145.A0 to */SLICE_145.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_289 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_233.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_418.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_144.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_272
CTOF_DEL    ---     0.238 */SLICE_144.A1 to */SLICE_144.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_273 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_417.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_417.B0 to */SLICE_417.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_417
ROUTE         1   e 0.908 */SLICE_417.F0 to */SLICE_144.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_256
CTOF_DEL    ---     0.238 */SLICE_144.A0 to */SLICE_144.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_257 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_416.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_416.B0 to */SLICE_416.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_416
ROUTE         1   e 0.908 */SLICE_416.F0 to */SLICE_143.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_240
CTOF_DEL    ---     0.238 */SLICE_143.A1 to */SLICE_143.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F1 to *SLICE_143.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_241 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_374.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_374.B1 to */SLICE_374.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F1 to */SLICE_266.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_266.D1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_116.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_372.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_372.A0 to */SLICE_372.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_372
ROUTE         1   e 0.908 */SLICE_372.F0 to */SLICE_263.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_263.D0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_417.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_417.B0 to */SLICE_417.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_417
ROUTE         1   e 0.908 */SLICE_417.F0 to */SLICE_144.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_256
CTOF_DEL    ---     0.238 */SLICE_144.A0 to */SLICE_144.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_257 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_376.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_376.B1 to */SLICE_376.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F1 to */SLICE_262.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_262.D0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_377.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_377.B1 to */SLICE_377.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F1 to */SLICE_261.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_261.D1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_377.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_377.B0 to */SLICE_377.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F0 to */SLICE_261.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_375.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_375.B0 to */SLICE_375.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_375
ROUTE         1   e 0.908 */SLICE_375.F0 to */SLICE_264.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_264.D1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_116.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_373.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_373.A1 to */SLICE_373.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F1 to */SLICE_267.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_267.D0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_373.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_373.B1 to */SLICE_373.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F1 to */SLICE_267.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_267.D0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_232.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_116.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_374.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_374.A0 to */SLICE_374.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F0 to */SLICE_266.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_266.D0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_374.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_374.B0 to */SLICE_374.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F0 to */SLICE_266.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_266.D0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_231.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_231.D0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_116.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_313.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_313.A0 to */SLICE_313.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         1   e 0.908 */SLICE_313.F0 to */SLICE_265.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_265.D0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_116.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_116.D1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_313.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_313.A0 to */SLICE_313.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         1   e 0.908 */SLICE_313.F0 to */SLICE_265.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_265.D0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_330.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        15   e 0.908 */SLICE_330.F0 to */SLICE_318.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_264.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_264.C1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_307.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_307
ROUTE        15   e 0.908 */SLICE_307.F0 to */SLICE_318.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_318.D0 to */SLICE_318.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_264.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_264.C1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_230.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_116.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_375.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_375.A1 to */SLICE_375.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_375
ROUTE         1   e 0.908 */SLICE_375.F1 to */SLICE_264.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_264.D0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_375.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_375.B1 to */SLICE_375.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_375
ROUTE         1   e 0.908 */SLICE_375.F1 to */SLICE_264.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_264.D0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_421.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_421.B0 to */SLICE_421.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_421
ROUTE         1   e 0.908 */SLICE_421.F0 to */SLICE_146.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_320
CTOF_DEL    ---     0.238 */SLICE_146.A0 to */SLICE_146.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_321 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_116.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_372.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_372.A1 to */SLICE_372.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_372
ROUTE         1   e 0.908 */SLICE_372.F1 to */SLICE_263.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_263.D1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.908 */SLICE_250.F1 to */SLICE_248.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_248.B0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_437.A0 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_437.A0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_214.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_300.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_300.A0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to *u/SLICE_22.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to *u/SLICE_23.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to *u/SLICE_24.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to *u/SLICE_25.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_284.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_139 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_139.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_108.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_107.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_142.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_106.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_105.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_138 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_138.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_104.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_103.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_102.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_269 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_269.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_146.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_145.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_144.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_143.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_176 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_176.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_378.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_166.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_378.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_165.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_378.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_164.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_378.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_163.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_378.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_162.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_300.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_300.A0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to *u/SLICE_22.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to *u/SLICE_23.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to *u/SLICE_24.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_284.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_139 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_139.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_108.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_107.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_142.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_143.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_176 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_176.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_378.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_378.D0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_166.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_378.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_378.D0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_165.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_378.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_378.D0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_164.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_378.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_378.D0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_163.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_378.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_378.D0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_162.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_108.Q1 to */SLICE_197.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[15]
CTOF_DEL    ---     0.238 */SLICE_197.A0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_108.Q1 to */SLICE_197.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[15]
CTOF_DEL    ---     0.238 */SLICE_197.A0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_108.Q1 to */SLICE_197.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[15]
CTOF_DEL    ---     0.238 */SLICE_197.A0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.908 */SLICE_197.F0 to */SLICE_353.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_353.D0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_378.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_161.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_378.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_160.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_378.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_159.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_353.A0 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_353.A0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_353.A0 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_353.A0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_353.A0 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_353.A0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_437.A0 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_437.A0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_215.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_437.A0 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_437.A0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_213.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_106.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_105.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_138 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_138.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_104.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_103.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_102.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_269 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_415.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_415.A0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_269.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_146.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_145.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_144.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_378.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_378.D0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_161.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_378.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_378.D0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_160.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_378.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_378.D0 to */SLICE_378.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         3   e 0.908 */SLICE_378.F0 to */SLICE_309.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_159.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_437.A0 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_437.A0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_216.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_326.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to *u/SLICE_25.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.673ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (3.596ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.232 */SLICE_379.Q0 to */SLICE_379.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_379.A1 to */SLICE_379.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F1 to */SLICE_285.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g0_0_0_a6_3_5
CTOF_DEL    ---     0.238 */SLICE_285.D0 to */SLICE_285.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.232 */SLICE_285.F0 to */SLICE_285.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_14_0
CTOF_DEL    ---     0.238 */SLICE_285.B1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    3.596   (36.6% logic, 63.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.673ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (3.596ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q0 to */SLICE_331.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_331.A1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.232 */SLICE_331.F1 to */SLICE_331.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_331.A0 to */SLICE_331.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE         1   e 0.908 */SLICE_331.F0 to */SLICE_167.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_167.C1 to */SLICE_167.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.232 */SLICE_167.F1 to */SLICE_167.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_418
CTOF_DEL    ---     0.238 */SLICE_167.A0 to */SLICE_167.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.001 */SLICE_167.F0 to *SLICE_167.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    3.596   (36.6% logic, 63.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.673ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (3.596ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_142.Q1 to */SLICE_331.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_331.B1 to */SLICE_331.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE        16   e 0.232 */SLICE_331.F1 to */SLICE_331.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_331.A0 to */SLICE_331.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE         1   e 0.908 */SLICE_331.F0 to */SLICE_167.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_167.C1 to */SLICE_167.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.232 */SLICE_167.F1 to */SLICE_167.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_418
CTOF_DEL    ---     0.238 */SLICE_167.A0 to */SLICE_167.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.001 */SLICE_167.F0 to *SLICE_167.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    3.596   (36.6% logic, 63.4% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.673ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_344 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (3.596ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_344.CLK to */SLICE_344.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344 (from ipClk_c)
ROUTE         3   e 0.232 */SLICE_344.Q0 to */SLICE_344.A1 top_reveal_coretop_instance/top_la0_inst_0/even_parity
CTOF_DEL    ---     0.238 */SLICE_344.A1 to */SLICE_344.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.232 */SLICE_344.F1 to */SLICE_344.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_16
CTOF_DEL    ---     0.238 */SLICE_344.A0 to */SLICE_344.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F0 to */SLICE_285.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F1 to */SLICE_132.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 */SLICE_132.B0 to */SLICE_132.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    3.596   (36.6% logic, 63.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.673ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (3.596ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.232 */SLICE_116.F0 to */SLICE_116.B1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_268.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_268.A1 to */SLICE_268.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.232 */SLICE_268.F1 to */SLICE_268.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_268.D0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    3.596   (36.6% logic, 63.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.583ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (3.357ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_390.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_390.B0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_121.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_121.D0 to */SLICE_121.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         2   e 0.232 */SLICE_121.F0 to */SLICE_121.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_121.B1 to */SLICE_121.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         1   e 0.232 */SLICE_121.F1 to */SLICE_121.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.357   (32.1% logic, 67.9% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.583ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (3.357ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_390.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_390.A0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_121.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_121.D0 to */SLICE_121.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         2   e 0.232 */SLICE_121.F0 to */SLICE_121.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_121.B1 to */SLICE_121.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         1   e 0.232 */SLICE_121.F1 to */SLICE_121.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.357   (32.1% logic, 67.9% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.356ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (3.279ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_199.CLK to */SLICE_199.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_199.Q1 to *u/SLICE_27.A0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]
C0TOFCO_DE  ---     0.550 *u/SLICE_27.A0 to */SLICE_27.FCO top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_27
ROUTE         1   e 0.001 */SLICE_27.FCO to */SLICE_26.FCI top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_26.FCI to *u/SLICE_26.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_26
ROUTE         1   e 0.908 *u/SLICE_26.F1 to */SLICE_201.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_s[4]
CTOF_DEL    ---     0.238 */SLICE_201.D0 to */SLICE_201.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.279   (44.6% logic, 55.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.286ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (3.209ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_199.CLK to */SLICE_199.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_199.Q1 to *u/SLICE_27.A0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]
C0TOFCO_DE  ---     0.550 *u/SLICE_27.A0 to */SLICE_27.FCO top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_27
ROUTE         1   e 0.001 */SLICE_27.FCO to */SLICE_26.FCI top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_26.FCI to *u/SLICE_26.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_26
ROUTE         1   e 0.908 *u/SLICE_26.F0 to */SLICE_200.D1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_s[3]
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.209   (43.3% logic, 56.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.241ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (3.164ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_199.CLK to */SLICE_199.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_199.Q0 to *u/SLICE_28.A1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_28.A1 to */SLICE_28.FCO top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_28
ROUTE         1   e 0.001 */SLICE_28.FCO to */SLICE_27.FCI top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_27.FCI to */SLICE_27.FCO top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_27
ROUTE         1   e 0.001 */SLICE_27.FCO to */SLICE_26.FCI top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_26.FCI to *u/SLICE_26.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_26
ROUTE         1   e 0.908 *u/SLICE_26.F1 to */SLICE_201.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_s[4]
CTOF_DEL    ---     0.238 */SLICE_201.D0 to */SLICE_201.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.164   (42.5% logic, 57.5% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_326.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.232 */SLICE_326.F1 to */SLICE_326.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_326.B0 to */SLICE_326.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_157.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_31
CTOF_DEL    ---     0.238 */SLICE_157.A0 to */SLICE_157.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F0 to *SLICE_157.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_158.A1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_158.A1 to */SLICE_158.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         2   e 0.232 */SLICE_158.F1 to */SLICE_158.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_158.A0 to */SLICE_158.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         1   e 0.001 */SLICE_158.F0 to *SLICE_158.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q1 to */SLICE_385.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_385.B0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q0 to */SLICE_386.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_386.B1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q1 to */SLICE_386.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_386.C1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_231.Q0 to */SLICE_410.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_410.A0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q0 to */SLICE_386.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_386.D1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_232.Q1 to */SLICE_410.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_410.B0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q0 to */SLICE_410.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_410.C0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_166.CLK to */SLICE_166.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_166.Q1 to */SLICE_325.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]
CTOF_DEL    ---     0.238 */SLICE_325.D1 to */SLICE_325.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_268.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_163.CLK to */SLICE_163.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_163.Q0 to */SLICE_318.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]
CTOF_DEL    ---     0.238 */SLICE_318.D1 to */SLICE_318.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.232 */SLICE_318.F1 to */SLICE_318.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0[7]
CTOF_DEL    ---     0.238 */SLICE_318.B0 to */SLICE_318.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_264.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_264.C1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_158.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_158.C1 to */SLICE_158.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         2   e 0.232 */SLICE_158.F1 to */SLICE_158.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_158.A0 to */SLICE_158.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         1   e 0.001 */SLICE_158.F0 to *SLICE_158.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_158.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_158.C1 to */SLICE_158.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         2   e 0.232 */SLICE_158.F1 to */SLICE_158.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_158.A0 to */SLICE_158.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         1   e 0.001 */SLICE_158.F0 to *SLICE_158.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_313.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_268.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_268.B1 to */SLICE_268.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.232 */SLICE_268.F1 to */SLICE_268.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_268.D0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_165.CLK to */SLICE_165.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_165.Q1 to */SLICE_323.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]
CTOF_DEL    ---     0.238 */SLICE_323.D1 to */SLICE_323.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_267.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_164.CLK to */SLICE_164.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_164.Q1 to */SLICE_321.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]
CTOF_DEL    ---     0.238 */SLICE_321.D1 to */SLICE_321.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_266.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_266.C0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_163.CLK to */SLICE_163.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_163.Q1 to */SLICE_319.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]
CTOF_DEL    ---     0.238 */SLICE_319.D1 to */SLICE_319.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.232 */SLICE_319.F1 to */SLICE_319.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_265.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_162.CLK to */SLICE_162.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_162.Q1 to */SLICE_317.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.232 */SLICE_317.F1 to */SLICE_317.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_317.A0 to */SLICE_317.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_264.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_161.CLK to */SLICE_161.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_161.Q1 to */SLICE_315.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]
CTOF_DEL    ---     0.238 */SLICE_315.D1 to */SLICE_315.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.232 */SLICE_315.F1 to */SLICE_315.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0[4]
CTOF_DEL    ---     0.238 */SLICE_315.B0 to */SLICE_315.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_263.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_263.C0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.232 */SLICE_329.F1 to */SLICE_329.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_329.B0 to */SLICE_329.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_143.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_224
CTOF_DEL    ---     0.238 */SLICE_143.A0 to */SLICE_143.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F0 to *SLICE_143.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_225 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_173 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_173.CLK to */SLICE_173.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_173 (from ipClk_c)
ROUTE         4   e 0.908 */SLICE_173.Q1 to */SLICE_325.C1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[7]
CTOF_DEL    ---     0.238 */SLICE_325.C1 to */SLICE_325.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_268.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q1 to */SLICE_385.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_385.C0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q0 to */SLICE_385.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_386.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_166.CLK to */SLICE_166.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_166.Q0 to */SLICE_324.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]
CTOF_DEL    ---     0.238 */SLICE_324.D1 to */SLICE_324.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_267.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_165.CLK to */SLICE_165.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_165.Q0 to */SLICE_322.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]
CTOF_DEL    ---     0.238 */SLICE_322.D1 to */SLICE_322.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.232 */SLICE_322.F1 to */SLICE_322.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_322.A0 to */SLICE_322.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_266.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_266.C1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_164.CLK to */SLICE_164.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_164.Q0 to */SLICE_320.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]
CTOF_DEL    ---     0.238 */SLICE_320.D1 to */SLICE_320.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_265.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_162.CLK to */SLICE_162.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_162.Q0 to */SLICE_316.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]
CTOF_DEL    ---     0.238 */SLICE_316.D1 to */SLICE_316.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.232 */SLICE_316.F1 to */SLICE_316.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_263.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_263.C1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_234.CLK to */SLICE_234.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_234.Q0 to */SLICE_386.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_236.Q0 to */SLICE_386.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_386.B0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_235.CLK to */SLICE_235.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_235.Q0 to */SLICE_385.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_250.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_11
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_237.CLK to */SLICE_237.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_237.Q1 to */SLICE_386.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_250.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_10
CTOF_DEL    ---     0.238 */SLICE_250.C1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_331.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_331.B0 to */SLICE_331.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE         1   e 0.908 */SLICE_331.F0 to */SLICE_167.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_167.C1 to */SLICE_167.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.232 */SLICE_167.F1 to */SLICE_167.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_418
CTOF_DEL    ---     0.238 */SLICE_167.A0 to */SLICE_167.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.001 */SLICE_167.F0 to *SLICE_167.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_167.A1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_167.A1 to */SLICE_167.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.232 */SLICE_167.F1 to */SLICE_167.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_418
CTOF_DEL    ---     0.238 */SLICE_167.A0 to */SLICE_167.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.001 */SLICE_167.F0 to *SLICE_167.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_127.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_127.C0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_197.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_197.B1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.001 */SLICE_197.F0 to *SLICE_197.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_127.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_127.A0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_197.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_197.B1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.001 */SLICE_197.F0 to *SLICE_197.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_121.CLK to */SLICE_121.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_121.Q0 to */SLICE_391.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_391.B1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_197.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.001 */SLICE_197.F0 to *SLICE_197.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_158.C1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_158.C1 to */SLICE_158.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         2   e 0.232 */SLICE_158.F1 to */SLICE_158.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_158.A0 to */SLICE_158.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         1   e 0.001 */SLICE_158.F0 to *SLICE_158.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_161.CLK to */SLICE_161.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_161.Q0 to */SLICE_314.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]
CTOF_DEL    ---     0.238 */SLICE_314.D1 to */SLICE_314.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_262.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_262.C1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_331.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_331.C0 to */SLICE_331.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_331
ROUTE         1   e 0.908 */SLICE_331.F0 to */SLICE_167.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_167.C1 to */SLICE_167.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.232 */SLICE_167.F1 to */SLICE_167.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_418
CTOF_DEL    ---     0.238 */SLICE_167.A0 to */SLICE_167.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.001 */SLICE_167.F0 to *SLICE_167.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_391.CLK to */SLICE_391.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_391.Q0 to */SLICE_169.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_169.B1 to */SLICE_169.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169
ROUTE         1   e 0.908 */SLICE_169.F1 to */SLICE_197.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_197.D1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.001 */SLICE_197.F0 to *SLICE_197.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_127.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_127.B0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_197.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_197.B1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.001 */SLICE_197.F0 to *SLICE_197.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_147.Q0 to */SLICE_391.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_391.C1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_197.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.001 */SLICE_197.F0 to *SLICE_197.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_345.CLK to */SLICE_345.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_345.Q0 to */SLICE_391.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_391.A1 to */SLICE_391.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         2   e 0.908 */SLICE_391.F1 to */SLICE_197.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.001 */SLICE_197.F0 to *SLICE_197.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_174 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_174.CLK to */SLICE_174.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_174 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_174.Q1 to */SLICE_324.C1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[9]
CTOF_DEL    ---     0.238 */SLICE_324.C1 to */SLICE_324.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_267.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_173 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_173.CLK to */SLICE_173.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_173 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_173.Q0 to */SLICE_322.C1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[6]
CTOF_DEL    ---     0.238 */SLICE_322.C1 to */SLICE_322.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.232 */SLICE_322.F1 to */SLICE_322.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_322.A0 to */SLICE_322.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_266.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_266.C1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_173 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_173.CLK to */SLICE_173.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_173 (from ipClk_c)
ROUTE         4   e 0.908 */SLICE_173.Q1 to */SLICE_320.C1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[7]
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_265.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_174 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_174.CLK to */SLICE_174.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_174 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_174.Q0 to */SLICE_318.A1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[8]
CTOF_DEL    ---     0.238 */SLICE_318.A1 to */SLICE_318.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.232 */SLICE_318.F1 to */SLICE_318.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0[7]
CTOF_DEL    ---     0.238 */SLICE_318.B0 to */SLICE_318.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_264.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_264.C1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_173 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_173.CLK to */SLICE_173.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_173 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_173.Q0 to */SLICE_316.C1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[6]
CTOF_DEL    ---     0.238 */SLICE_316.C1 to */SLICE_316.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.232 */SLICE_316.F1 to */SLICE_316.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_263.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_263.C1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_230.Q1 to */SLICE_386.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_250.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_9
CTOF_DEL    ---     0.238 */SLICE_250.B1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_410.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_410.D0 to */SLICE_410.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_410
ROUTE         1   e 0.908 */SLICE_410.F0 to */SLICE_250.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20_8
CTOF_DEL    ---     0.238 */SLICE_250.A1 to */SLICE_250.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE        20   e 0.232 */SLICE_250.F1 to */SLICE_250.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active20
CTOF_DEL    ---     0.238 */SLICE_250.B0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_173 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_173.CLK to */SLICE_173.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_173 (from ipClk_c)
ROUTE         4   e 0.908 */SLICE_173.Q1 to */SLICE_323.C1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[7]
CTOF_DEL    ---     0.238 */SLICE_323.C1 to */SLICE_323.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_267.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_175 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_175 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_175.Q0 to */SLICE_321.C1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[11]
CTOF_DEL    ---     0.238 */SLICE_321.C1 to */SLICE_321.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_266.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_266.C0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_174 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_174.CLK to */SLICE_174.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_174 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_174.Q1 to */SLICE_319.C1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[9]
CTOF_DEL    ---     0.238 */SLICE_319.C1 to */SLICE_319.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.232 */SLICE_319.F1 to */SLICE_319.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_265.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_173 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_173.CLK to */SLICE_173.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_173 (from ipClk_c)
ROUTE         4   e 0.908 */SLICE_173.Q1 to */SLICE_317.C1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[7]
CTOF_DEL    ---     0.238 */SLICE_317.C1 to */SLICE_317.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.232 */SLICE_317.F1 to */SLICE_317.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_317.A0 to */SLICE_317.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_264.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_172 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_172.CLK to */SLICE_172.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_172 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_172.Q1 to */SLICE_315.A1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[5]
CTOF_DEL    ---     0.238 */SLICE_315.A1 to */SLICE_315.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.232 */SLICE_315.F1 to */SLICE_315.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m0[4]
CTOF_DEL    ---     0.238 */SLICE_315.B0 to */SLICE_315.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_263.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_263.C0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_343.CLK to */SLICE_343.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_343.Q0 to */SLICE_116.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        15   e 0.908 */SLICE_116.F1 to */SLICE_268.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_268.A1 to */SLICE_268.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.232 */SLICE_268.F1 to */SLICE_268.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_268.D0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_313.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE        16   e 0.908 */SLICE_313.F1 to */SLICE_268.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_268.B1 to */SLICE_268.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.232 */SLICE_268.F1 to */SLICE_268.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_268.D0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.232 */SLICE_329.F1 to */SLICE_329.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_329.B0 to */SLICE_329.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_143.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_224
CTOF_DEL    ---     0.238 */SLICE_143.A0 to */SLICE_143.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F0 to *SLICE_143.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_225 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.232 */SLICE_329.F1 to */SLICE_329.B0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_329.B0 to */SLICE_329.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_143.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_224
CTOF_DEL    ---     0.238 */SLICE_143.A0 to */SLICE_143.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F0 to *SLICE_143.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_225 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_172 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_172.CLK to */SLICE_172.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_172 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_172.Q0 to */SLICE_314.C1 top_reveal_coretop_instance/top_la0_inst_0/rd_dout_tm[4]
CTOF_DEL    ---     0.238 */SLICE_314.C1 to */SLICE_314.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_262.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_262.C1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.173ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (3.096ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_200.CLK to */SLICE_200.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_200.Q0 to *u/SLICE_27.A1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]
C1TOFCO_DE  ---     0.367 *u/SLICE_27.A1 to */SLICE_27.FCO top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_27
ROUTE         1   e 0.001 */SLICE_27.FCO to */SLICE_26.FCI top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_26.FCI to *u/SLICE_26.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_26
ROUTE         1   e 0.908 *u/SLICE_26.F1 to */SLICE_201.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_s[4]
CTOF_DEL    ---     0.238 */SLICE_201.D0 to */SLICE_201.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.096   (41.3% logic, 58.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.173ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (3.096ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_199.CLK to */SLICE_199.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_199.Q0 to *u/SLICE_28.A1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_28.A1 to */SLICE_28.FCO top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_28
ROUTE         1   e 0.001 */SLICE_28.FCO to */SLICE_27.FCI top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[0]
FCITOF1_DE  ---     0.310 */SLICE_27.FCI to *u/SLICE_27.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_27
ROUTE         1   e 0.908 *u/SLICE_27.F1 to */SLICE_200.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_s[2]
CTOF_DEL    ---     0.238 */SLICE_200.D0 to */SLICE_200.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    3.096   (41.3% logic, 58.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.171ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (3.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_199.CLK to */SLICE_199.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_199.Q0 to *u/SLICE_28.A1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_28.A1 to */SLICE_28.FCO top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_28
ROUTE         1   e 0.001 */SLICE_28.FCO to */SLICE_27.FCI top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_27.FCI to */SLICE_27.FCO top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_27
ROUTE         1   e 0.001 */SLICE_27.FCO to */SLICE_26.FCI top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_26.FCI to *u/SLICE_26.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_26
ROUTE         1   e 0.908 *u/SLICE_26.F0 to */SLICE_200.D1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_s[3]
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.094   (41.2% logic, 58.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_302.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_302.C0 to */SLICE_302.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.232 */SLICE_302.F0 to */SLICE_302.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_302.C1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_309.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_309.B1 to */SLICE_309.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         2   e 0.232 */SLICE_309.F1 to */SLICE_309.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc20_i_0
CTOF_DEL    ---     0.238 */SLICE_309.C0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_164.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_353.Q0 to */SLICE_353.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_353.A1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_214.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_353.Q0 to */SLICE_283.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_283.A1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_149.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_301.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_301.A1 to */SLICE_301.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.232 */SLICE_301.F1 to */SLICE_301.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_309.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_309.B1 to */SLICE_309.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         2   e 0.232 */SLICE_309.F1 to */SLICE_309.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc20_i_0
CTOF_DEL    ---     0.238 */SLICE_309.C0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_160.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_301.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_301.B1 to */SLICE_301.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.232 */SLICE_301.F1 to */SLICE_301.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_260.CLK to */SLICE_260.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_260.Q0 to */SLICE_300.A1 top_reveal_coretop_instance/top_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_300.A1 to */SLICE_300.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.232 */SLICE_300.F1 to */SLICE_300.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_96
CTOF_DEL    ---     0.238 */SLICE_300.B0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_250.CLK to */SLICE_250.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (from jtaghub16_jtck)
ROUTE         6   e 0.232 */SLICE_250.Q0 to */SLICE_250.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_250.C0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.908 */SLICE_250.F0 to */SLICE_302.D1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_302.D1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_353.Q0 to */SLICE_283.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_283.A1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_153.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_353.Q0 to */SLICE_283.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_283.A1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_154.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_353.Q0 to */SLICE_283.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_283.A1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_151.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_309.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_309.B1 to */SLICE_309.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         2   e 0.232 */SLICE_309.F1 to */SLICE_309.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc20_i_0
CTOF_DEL    ---     0.238 */SLICE_309.C0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_166.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_353.Q0 to */SLICE_283.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_283.A1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_148.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_309.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_309.B1 to */SLICE_309.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         2   e 0.232 */SLICE_309.F1 to */SLICE_309.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc20_i_0
CTOF_DEL    ---     0.238 */SLICE_309.C0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_162.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_309.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_309.B1 to */SLICE_309.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         2   e 0.232 */SLICE_309.F1 to */SLICE_309.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc20_i_0
CTOF_DEL    ---     0.238 */SLICE_309.C0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_165.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_353.Q0 to */SLICE_353.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_353.A1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_216.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_309.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_309.B1 to */SLICE_309.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         2   e 0.232 */SLICE_309.F1 to */SLICE_309.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc20_i_0
CTOF_DEL    ---     0.238 */SLICE_309.C0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_163.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_353.Q0 to */SLICE_283.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_283.A1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_152.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_309.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_309.B1 to */SLICE_309.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         2   e 0.232 */SLICE_309.F1 to */SLICE_309.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc20_i_0
CTOF_DEL    ---     0.238 */SLICE_309.C0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_161.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_309.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_309.B1 to */SLICE_309.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         2   e 0.232 */SLICE_309.F1 to */SLICE_309.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc20_i_0
CTOF_DEL    ---     0.238 */SLICE_309.C0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_159.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_353.Q0 to */SLICE_353.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_353.A1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_215.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_302.CLK to */SLICE_302.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_302.Q0 to */SLICE_300.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_300.B1 to */SLICE_300.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.232 */SLICE_300.F1 to */SLICE_300.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_96
CTOF_DEL    ---     0.238 */SLICE_300.B0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_353.Q0 to */SLICE_353.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_353.A1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_437.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_437.C0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_213.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_385.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_385.B1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_300.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_300.A0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_353.Q0 to */SLICE_283.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_283.A1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_155.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_353.Q0 to */SLICE_283.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_283.A1 to */SLICE_283.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_150.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.103ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (3.026ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_200.CLK to */SLICE_200.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_200.Q0 to *u/SLICE_27.A1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]
C1TOFCO_DE  ---     0.367 *u/SLICE_27.A1 to */SLICE_27.FCO top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_27
ROUTE         1   e 0.001 */SLICE_27.FCO to */SLICE_26.FCI top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_26.FCI to *u/SLICE_26.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_26
ROUTE         1   e 0.908 *u/SLICE_26.F0 to */SLICE_200.D1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_s[3]
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.026   (39.9% logic, 60.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.103ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (3.026ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_199.CLK to */SLICE_199.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_199.Q0 to *u/SLICE_28.A1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_28.A1 to */SLICE_28.FCO top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_28
ROUTE         1   e 0.001 */SLICE_28.FCO to */SLICE_27.FCI top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[0]
FCITOF0_DE  ---     0.240 */SLICE_27.FCI to *u/SLICE_27.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_27
ROUTE         1   e 0.908 *u/SLICE_27.F0 to */SLICE_199.D1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_s[1]
CTOF_DEL    ---     0.238 */SLICE_199.D1 to */SLICE_199.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F1 to *SLICE_199.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    3.026   (39.9% logic, 60.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.862ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (2.785ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_199.CLK to */SLICE_199.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_199.Q1 to *u/SLICE_27.A0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]
CTOF1_DEL   ---     0.367 *u/SLICE_27.A0 to *u/SLICE_27.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_27
ROUTE         1   e 0.908 *u/SLICE_27.F1 to */SLICE_200.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_s[2]
CTOF_DEL    ---     0.238 */SLICE_200.D0 to */SLICE_200.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    2.785   (34.8% logic, 65.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.862ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (2.785ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_200.CLK to */SLICE_200.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_200.Q1 to *u/SLICE_26.A0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]
CTOF1_DEL   ---     0.367 *u/SLICE_26.A0 to *u/SLICE_26.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_26
ROUTE         1   e 0.908 *u/SLICE_26.F1 to */SLICE_201.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_s[4]
CTOF_DEL    ---     0.238 */SLICE_201.D0 to */SLICE_201.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    2.785   (34.8% logic, 65.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_150.CLK to */SLICE_150.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_150.Q1 to */SLICE_315.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]
CTOF_DEL    ---     0.238 */SLICE_315.C0 to */SLICE_315.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_263.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_263.C0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_157.C0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_157.C0 to */SLICE_157.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F0 to *SLICE_157.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_166.CLK to */SLICE_166.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_166.Q1 to */SLICE_427.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]
CTOF_DEL    ---     0.238 */SLICE_427.B0 to */SLICE_427.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_427
ROUTE         1   e 0.908 */SLICE_427.F0 to */SLICE_159.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_2_0[0]
CTOF_DEL    ---     0.238 */SLICE_159.D0 to */SLICE_159.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159
ROUTE         1   e 0.001 */SLICE_159.F0 to *SLICE_159.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_235.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_235.A1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_149.Q1 to */SLICE_312.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]
CTOF_DEL    ---     0.238 */SLICE_312.B0 to */SLICE_312.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_262.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_235.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_235.A0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_262.CLK to */SLICE_262.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_262.Q0 to */SLICE_377.D1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[2]
CTOF_DEL    ---     0.238 */SLICE_377.D1 to */SLICE_377.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F1 to */SLICE_261.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_261.D1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_234.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_234.A1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_146.CLK to */SLICE_146.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_146.Q0 to */SLICE_420.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]
CTOF_DEL    ---     0.238 */SLICE_420.A0 to */SLICE_420.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_420
ROUTE         1   e 0.908 */SLICE_420.F0 to */SLICE_145.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_304
CTOF_DEL    ---     0.238 */SLICE_145.A1 to */SLICE_145.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_305 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_234.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_234.A0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_250.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_250.A0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_233.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_233.A1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_150.CLK to */SLICE_150.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_150.Q0 to */SLICE_314.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]
CTOF_DEL    ---     0.238 */SLICE_314.B0 to */SLICE_314.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_262.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_262.C1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_233.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_428.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_428.A0 to */SLICE_428.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_428
ROUTE         1   e 0.908 */SLICE_428.F0 to */SLICE_147.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_r_w5_2
CTOF_DEL    ---     0.238 */SLICE_147.C0 to */SLICE_147.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_232.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_232.A1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_214.CLK to */SLICE_214.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_214.Q0 to */SLICE_417.C0 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[2]
CTOF_DEL    ---     0.238 */SLICE_417.C0 to */SLICE_417.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_417
ROUTE         1   e 0.908 */SLICE_417.F0 to */SLICE_144.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_256
CTOF_DEL    ---     0.238 */SLICE_144.A0 to */SLICE_144.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_257 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_232.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.908 */SLICE_102.Q1 to */SLICE_428.B0 top_reveal_coretop_instance/top_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_428.B0 to */SLICE_428.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_428
ROUTE         1   e 0.908 */SLICE_428.F0 to */SLICE_147.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_r_w5_2
CTOF_DEL    ---     0.238 */SLICE_147.C0 to */SLICE_147.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_231.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_231.A1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_200.A1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_231.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_231.A0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_213.CLK to */SLICE_213.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_213.Q0 to */SLICE_329.C0 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[0]
CTOF_DEL    ---     0.238 */SLICE_329.C0 to */SLICE_329.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_143.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_224
CTOF_DEL    ---     0.238 */SLICE_143.A0 to */SLICE_143.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F0 to *SLICE_143.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_225 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_230.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_230.A1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_199.CLK to */SLICE_199.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_199.Q1 to *u/SLICE_27.A0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]
CTOF_DEL    ---     0.238 *u/SLICE_27.A0 to *u/SLICE_27.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_27
ROUTE         1   e 0.908 *u/SLICE_27.F0 to */SLICE_199.D1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_s[1]
CTOF_DEL    ---     0.238 */SLICE_199.D1 to */SLICE_199.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F1 to *SLICE_199.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_230.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_230.A0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_141.B0 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_141.B0 to */SLICE_141.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141
ROUTE         1   e 0.001 */SLICE_141.F0 to *SLICE_141.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14[35] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_309.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_309.B1 to */SLICE_309.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         2   e 0.908 */SLICE_309.F1 to */SLICE_159.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc20_i_0
CTOF_DEL    ---     0.238 */SLICE_159.A0 to */SLICE_159.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159
ROUTE         1   e 0.001 */SLICE_159.F0 to *SLICE_159.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_264.CLK to */SLICE_264.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_264.Q1 to */SLICE_375.C0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[7]
CTOF_DEL    ---     0.238 */SLICE_375.C0 to */SLICE_375.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_375
ROUTE         1   e 0.908 */SLICE_375.F0 to */SLICE_264.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_264.D1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_390.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_390.A0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_121.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_121.D0 to */SLICE_121.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         2   e 0.001 */SLICE_121.F0 to *SLICE_121.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_146.B1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_146.B1 to */SLICE_146.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F1 to *SLICE_146.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_333 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_141.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_141.A0 to */SLICE_141.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141
ROUTE         1   e 0.001 */SLICE_141.F0 to *SLICE_141.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14[35] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_145.CLK to */SLICE_145.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_145.Q0 to */SLICE_418.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_144.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_272
CTOF_DEL    ---     0.238 */SLICE_144.A1 to */SLICE_144.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_273 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_155.CLK to */SLICE_155.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_155.Q0 to */SLICE_324.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]
CTOF_DEL    ---     0.238 */SLICE_324.B0 to */SLICE_324.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_267.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_261.CLK to */SLICE_261.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_261.Q1 to */SLICE_377.C1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[1]
CTOF_DEL    ---     0.238 */SLICE_377.C1 to */SLICE_377.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F1 to */SLICE_261.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_261.D1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_267.CLK to */SLICE_267.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_267.Q1 to */SLICE_373.C0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[13]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_267.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_267.D1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_127.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_127.A0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_147.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.A0 to */SLICE_147.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_154.CLK to */SLICE_154.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_154.Q1 to */SLICE_323.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]
CTOF_DEL    ---     0.238 */SLICE_323.B0 to */SLICE_323.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_267.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_263.CLK to */SLICE_263.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_263.Q0 to */SLICE_376.D0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[4]
CTOF_DEL    ---     0.238 */SLICE_376.D0 to */SLICE_376.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_262.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_262.D1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_154.CLK to */SLICE_154.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_154.Q0 to */SLICE_322.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]
CTOF_DEL    ---     0.238 */SLICE_322.B0 to */SLICE_322.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_266.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_266.C1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_262.CLK to */SLICE_262.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_262.Q1 to */SLICE_376.D1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[3]
CTOF_DEL    ---     0.238 */SLICE_376.D1 to */SLICE_376.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F1 to */SLICE_262.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_262.D0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_266.CLK to */SLICE_266.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_266.Q1 to */SLICE_374.C1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[11]
CTOF_DEL    ---     0.238 */SLICE_374.C1 to */SLICE_374.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F1 to */SLICE_266.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_266.D1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_261.CLK to */SLICE_261.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_261.Q1 to */SLICE_377.D0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[1]
CTOF_DEL    ---     0.238 */SLICE_377.D0 to */SLICE_377.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F0 to */SLICE_261.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_153.CLK to */SLICE_153.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_153.Q1 to */SLICE_321.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]
CTOF_DEL    ---     0.238 */SLICE_321.B0 to */SLICE_321.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_266.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_266.C0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_155.CLK to */SLICE_155.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_155.Q1 to */SLICE_429.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]
CTOF_DEL    ---     0.238 */SLICE_429.B0 to */SLICE_429.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_429
ROUTE         1   e 0.908 */SLICE_429.F0 to */SLICE_148.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_2_0[0]
CTOF_DEL    ---     0.238 */SLICE_148.D0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_265.CLK to */SLICE_265.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_265.Q1 to */SLICE_201.C1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[9]
CTOF_DEL    ---     0.238 */SLICE_201.C1 to */SLICE_201.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.908 */SLICE_201.F1 to */SLICE_265.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_265.D1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_157.Q1 to */SLICE_329.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_157.C0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_157.C0 to */SLICE_157.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F0 to *SLICE_157.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_152.CLK to */SLICE_152.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_152.Q1 to */SLICE_319.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]
CTOF_DEL    ---     0.238 */SLICE_319.B0 to */SLICE_319.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_265.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_199.A1 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_199.A1 to */SLICE_199.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F1 to *SLICE_199.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_152.CLK to */SLICE_152.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_152.Q0 to */SLICE_318.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]
CTOF_DEL    ---     0.238 */SLICE_318.C0 to */SLICE_318.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_264.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_264.C1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_215.CLK to */SLICE_215.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_215.Q0 to */SLICE_419.C0 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[4]
CTOF_DEL    ---     0.238 */SLICE_419.C0 to */SLICE_419.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_419
ROUTE         1   e 0.908 */SLICE_419.F0 to */SLICE_145.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_288
CTOF_DEL    ---     0.238 */SLICE_145.A0 to */SLICE_145.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_289 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_264.CLK to */SLICE_264.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_264.Q1 to */SLICE_375.D1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[7]
CTOF_DEL    ---     0.238 */SLICE_375.D1 to */SLICE_375.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_375
ROUTE         1   e 0.908 */SLICE_375.F1 to */SLICE_264.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_264.D0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_394.CLK to */SLICE_394.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_394.Q0 to */SLICE_326.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en
CTOF_DEL    ---     0.238 */SLICE_326.C0 to */SLICE_326.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_157.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_31
CTOF_DEL    ---     0.238 */SLICE_157.A0 to */SLICE_157.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F0 to *SLICE_157.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_151.CLK to */SLICE_151.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_151.Q0 to */SLICE_316.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]
CTOF_DEL    ---     0.238 */SLICE_316.B0 to */SLICE_316.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_263.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_263.C1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_200.CLK to */SLICE_200.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_200.Q1 to *u/SLICE_26.A0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]
CTOF_DEL    ---     0.238 *u/SLICE_26.A0 to *u/SLICE_26.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_26
ROUTE         1   e 0.908 *u/SLICE_26.F0 to */SLICE_200.D1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_s[3]
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_263.CLK to */SLICE_263.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_263.Q1 to */SLICE_372.C1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[5]
CTOF_DEL    ---     0.238 */SLICE_372.C1 to */SLICE_372.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_372
ROUTE         1   e 0.908 */SLICE_372.F1 to */SLICE_263.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_263.D1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay mg5ahub/SLICE_85 to mg5ahub/SLICE_85 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_85.CLK to *b/SLICE_85.Q0 mg5ahub/SLICE_85 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *b/SLICE_85.Q0 to */SLICE_388.C1 mg5ahub/bit_count_2
CTOF_DEL    ---     0.238 */SLICE_388.C1 to */SLICE_388.F1 mg5ahub/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F1 to *b/SLICE_85.C1 mg5ahub/un8_bit_count_p4
CTOF_DEL    ---     0.238 *b/SLICE_85.C1 to *b/SLICE_85.F1 mg5ahub/SLICE_85
ROUTE         1   e 0.001 *b/SLICE_85.F1 to */SLICE_85.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_237.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_237.A1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_133.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_133.A0 to */SLICE_133.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133
ROUTE         1   e 0.001 */SLICE_133.F0 to *SLICE_133.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker_4 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_237.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_237.A0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_264.CLK to */SLICE_264.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_264.Q0 to */SLICE_375.C1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[6]
CTOF_DEL    ---     0.238 */SLICE_375.C1 to */SLICE_375.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_375
ROUTE         1   e 0.908 */SLICE_375.F1 to */SLICE_264.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_264.D0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_236.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_236.A1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay mg5ahub/SLICE_86 to mg5ahub/SLICE_85 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_86.CLK to *b/SLICE_86.Q0 mg5ahub/SLICE_86 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *b/SLICE_86.Q0 to */SLICE_388.D1 mg5ahub/bit_count_3
CTOF_DEL    ---     0.238 */SLICE_388.D1 to */SLICE_388.F1 mg5ahub/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F1 to *b/SLICE_85.C1 mg5ahub/un8_bit_count_p4
CTOF_DEL    ---     0.238 *b/SLICE_85.C1 to *b/SLICE_85.F1 mg5ahub/SLICE_85
ROUTE         1   e 0.001 *b/SLICE_85.F1 to */SLICE_85.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_236.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_236.A0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_265.CLK to */SLICE_265.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_265.Q1 to */SLICE_313.D0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[9]
CTOF_DEL    ---     0.238 */SLICE_313.D0 to */SLICE_313.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         1   e 0.908 */SLICE_313.F0 to */SLICE_265.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_265.D0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_153.CLK to */SLICE_153.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_153.Q0 to */SLICE_320.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]
CTOF_DEL    ---     0.238 */SLICE_320.B0 to */SLICE_320.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_265.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_146.B1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_146.B1 to */SLICE_146.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F1 to *SLICE_146.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_333 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_146.CLK to */SLICE_146.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_146.Q1 to */SLICE_421.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]
CTOF_DEL    ---     0.238 */SLICE_421.A0 to */SLICE_421.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_421
ROUTE         1   e 0.908 */SLICE_421.F0 to */SLICE_146.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_320
CTOF_DEL    ---     0.238 */SLICE_146.A0 to */SLICE_146.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_321 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_151.CLK to */SLICE_151.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_151.Q1 to */SLICE_317.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]
CTOF_DEL    ---     0.238 */SLICE_317.B0 to */SLICE_317.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_264.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_264.C0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_264.CLK to */SLICE_264.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_264.Q0 to */SLICE_372.D1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[6]
CTOF_DEL    ---     0.238 */SLICE_372.D1 to */SLICE_372.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_372
ROUTE         1   e 0.908 */SLICE_372.F1 to */SLICE_263.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_263.D1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_262.CLK to */SLICE_262.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_262.Q1 to */SLICE_376.C0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[3]
CTOF_DEL    ---     0.238 */SLICE_376.C0 to */SLICE_376.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_262.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_262.D1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_263.CLK to */SLICE_263.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_263.Q0 to */SLICE_372.C0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[4]
CTOF_DEL    ---     0.238 */SLICE_372.C0 to */SLICE_372.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_372
ROUTE         1   e 0.908 */SLICE_372.F0 to */SLICE_263.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_263.D0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_144.CLK to */SLICE_144.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_144.Q1 to */SLICE_417.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]
CTOF_DEL    ---     0.238 */SLICE_417.A0 to */SLICE_417.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_417
ROUTE         1   e 0.908 */SLICE_417.F0 to */SLICE_144.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_256
CTOF_DEL    ---     0.238 */SLICE_144.A0 to */SLICE_144.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_257 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_237.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_237.A1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_149.Q0 to */SLICE_311.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_261.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_237.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_237.A0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_148.CLK to */SLICE_148.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_148.Q1 to */SLICE_310.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]
CTOF_DEL    ---     0.238 */SLICE_310.B0 to */SLICE_310.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_261.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_236.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_236.A1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_127.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_127.C0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_147.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.A0 to */SLICE_147.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_236.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_236.A0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_353.Q0 to */SLICE_394.A0 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_394.A0 to */SLICE_394.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394
ROUTE         2   e 0.908 */SLICE_394.F0 to */SLICE_157.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_349
CTOF_DEL    ---     0.238 */SLICE_157.B1 to */SLICE_157.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F1 to *SLICE_157.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_235.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_235.A1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_145.CLK to */SLICE_145.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_145.Q1 to */SLICE_419.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]
CTOF_DEL    ---     0.238 */SLICE_419.A0 to */SLICE_419.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_419
ROUTE         1   e 0.908 */SLICE_419.F0 to */SLICE_145.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_288
CTOF_DEL    ---     0.238 */SLICE_145.A0 to */SLICE_145.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_289 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_235.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_235.A0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_214.CLK to */SLICE_214.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_214.Q1 to */SLICE_418.C0 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[3]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_144.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_272
CTOF_DEL    ---     0.238 */SLICE_144.A1 to */SLICE_144.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_273 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_234.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_234.A1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_262.CLK to */SLICE_262.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_262.Q0 to */SLICE_376.C1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[2]
CTOF_DEL    ---     0.238 */SLICE_376.C1 to */SLICE_376.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F1 to */SLICE_262.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_262.D0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_234.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_234.A0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_144.CLK to */SLICE_144.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_144.Q0 to */SLICE_416.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]
CTOF_DEL    ---     0.238 */SLICE_416.A0 to */SLICE_416.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_416
ROUTE         1   e 0.908 */SLICE_416.F0 to */SLICE_143.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_240
CTOF_DEL    ---     0.238 */SLICE_143.A1 to */SLICE_143.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F1 to *SLICE_143.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_241 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_233.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_233.A1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_261.CLK to */SLICE_261.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_261.Q0 to */SLICE_377.C0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[0]
CTOF_DEL    ---     0.238 */SLICE_377.C0 to */SLICE_377.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F0 to */SLICE_261.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_233.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_143.CLK to */SLICE_143.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_143.Q1 to */SLICE_329.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]
CTOF_DEL    ---     0.238 */SLICE_329.A0 to */SLICE_329.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_143.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_224
CTOF_DEL    ---     0.238 */SLICE_143.A0 to */SLICE_143.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F0 to *SLICE_143.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_225 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_232.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_232.A1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_127.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_127.B0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_147.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.A0 to */SLICE_147.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_232.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_353.Q0 to */SLICE_394.A0 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_394.A0 to */SLICE_394.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394
ROUTE         2   e 0.908 */SLICE_394.F0 to */SLICE_158.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_349
CTOF_DEL    ---     0.238 */SLICE_158.B0 to */SLICE_158.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         1   e 0.001 */SLICE_158.F0 to *SLICE_158.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_231.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_231.A1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_353.Q0 to */SLICE_326.A0 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_326.A0 to */SLICE_326.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_157.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_31
CTOF_DEL    ---     0.238 */SLICE_157.A0 to */SLICE_157.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F0 to *SLICE_157.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_231.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_231.A0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_201.A0 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_201.A0 to */SLICE_201.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_230.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_230.A1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_200.A0 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_200.A0 to */SLICE_200.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_230.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_230.A0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_216.CLK to */SLICE_216.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_216.Q0 to */SLICE_421.C0 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[6]
CTOF_DEL    ---     0.238 */SLICE_421.C0 to */SLICE_421.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_421
ROUTE         1   e 0.908 */SLICE_421.F0 to */SLICE_146.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_320
CTOF_DEL    ---     0.238 */SLICE_146.A0 to */SLICE_146.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_321 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_250.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_250.A0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_263.CLK to */SLICE_263.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_263.Q1 to */SLICE_372.D0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[5]
CTOF_DEL    ---     0.238 */SLICE_372.D0 to */SLICE_372.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_372
ROUTE         1   e 0.908 */SLICE_372.F0 to */SLICE_263.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_263.D0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_390.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_390.B0 to */SLICE_390.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         2   e 0.908 */SLICE_390.F0 to */SLICE_121.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_121.D0 to */SLICE_121.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         2   e 0.001 */SLICE_121.F0 to *SLICE_121.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_213.CLK to */SLICE_213.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_213.Q1 to */SLICE_416.C0 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[1]
CTOF_DEL    ---     0.238 */SLICE_416.C0 to */SLICE_416.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_416
ROUTE         1   e 0.908 */SLICE_416.F0 to */SLICE_143.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_240
CTOF_DEL    ---     0.238 */SLICE_143.A1 to */SLICE_143.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F1 to *SLICE_143.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_241 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_328.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_133.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_133.A0 to */SLICE_133.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133
ROUTE         1   e 0.001 */SLICE_133.F0 to *SLICE_133.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker_4 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_150.CLK to */SLICE_150.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_150.Q0 to */SLICE_429.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]
CTOF_DEL    ---     0.238 */SLICE_429.A0 to */SLICE_429.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_429
ROUTE         1   e 0.908 */SLICE_429.F0 to */SLICE_148.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_2_0[0]
CTOF_DEL    ---     0.238 */SLICE_148.D0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_127.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_127.A0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_133.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_133.C0 to */SLICE_133.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133
ROUTE         1   e 0.001 */SLICE_133.F0 to *SLICE_133.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker_4 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q0 to */SLICE_329.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_157.C0 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_157.C0 to */SLICE_157.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F0 to *SLICE_157.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_127.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_127.C0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_169.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_169.B0 to */SLICE_169.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169
ROUTE         1   e 0.001 */SLICE_169.F0 to *SLICE_169.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_3 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_201.CLK to */SLICE_201.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_201.Q0 to *u/SLICE_26.A1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]
CTOF_DEL    ---     0.238 *u/SLICE_26.A1 to *u/SLICE_26.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_26
ROUTE         1   e 0.908 *u/SLICE_26.F1 to */SLICE_201.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_s[4]
CTOF_DEL    ---     0.238 */SLICE_201.D0 to */SLICE_201.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_127.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_127.A0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_169.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_169.B0 to */SLICE_169.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169
ROUTE         1   e 0.001 */SLICE_169.F0 to *SLICE_169.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_3 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_200.CLK to */SLICE_200.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_200.Q0 to *u/SLICE_27.A1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]
CTOF_DEL    ---     0.238 *u/SLICE_27.A1 to *u/SLICE_27.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_27
ROUTE         1   e 0.908 *u/SLICE_27.F1 to */SLICE_200.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_s[2]
CTOF_DEL    ---     0.238 */SLICE_200.D0 to */SLICE_200.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_328.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         4   e 0.908 */SLICE_328.F1 to */SLICE_141.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_357
CTOF_DEL    ---     0.238 */SLICE_141.A0 to */SLICE_141.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141
ROUTE         1   e 0.001 */SLICE_141.F0 to *SLICE_141.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14[35] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_199.CLK to */SLICE_199.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_199.Q0 to *u/SLICE_28.A1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]
CTOF_DEL    ---     0.238 *u/SLICE_28.A1 to *u/SLICE_28.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_28
ROUTE         1   e 0.908 *u/SLICE_28.F1 to */SLICE_199.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_s[0]
CTOF_DEL    ---     0.238 */SLICE_199.D0 to */SLICE_199.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F0 to *SLICE_199.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_155.CLK to */SLICE_155.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_155.Q1 to */SLICE_325.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]
CTOF_DEL    ---     0.238 */SLICE_325.B0 to */SLICE_325.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_268.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay mg5ahub/SLICE_84 to mg5ahub/SLICE_85 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_84.CLK to *b/SLICE_84.Q0 mg5ahub/SLICE_84 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *b/SLICE_84.Q0 to */SLICE_388.A1 mg5ahub/bit_count_0
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 mg5ahub/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F1 to *b/SLICE_85.C1 mg5ahub/un8_bit_count_p4
CTOF_DEL    ---     0.238 *b/SLICE_85.C1 to *b/SLICE_85.F1 mg5ahub/SLICE_85
ROUTE         1   e 0.001 *b/SLICE_85.F1 to */SLICE_85.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_268.Q0 to */SLICE_373.D0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[14]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_267.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_267.D1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_127.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_127.C0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_133.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_133.C0 to */SLICE_133.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133
ROUTE         1   e 0.001 */SLICE_133.F0 to *SLICE_133.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker_4 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_267.CLK to */SLICE_267.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_267.Q0 to */SLICE_373.C1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[12]
CTOF_DEL    ---     0.238 */SLICE_373.C1 to */SLICE_373.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F1 to */SLICE_267.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_267.D0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_127.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_127.B0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F0 to */SLICE_169.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_169.B0 to */SLICE_169.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169
ROUTE         1   e 0.001 */SLICE_169.F0 to *SLICE_169.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_3 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_267.CLK to */SLICE_267.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_267.Q1 to */SLICE_373.D1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[13]
CTOF_DEL    ---     0.238 */SLICE_373.D1 to */SLICE_373.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F1 to */SLICE_267.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_267.D0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_265.CLK to */SLICE_265.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_265.Q0 to */SLICE_375.D0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[8]
CTOF_DEL    ---     0.238 */SLICE_375.D0 to */SLICE_375.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_375
ROUTE         1   e 0.908 */SLICE_375.F0 to */SLICE_264.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_264.D1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_267.CLK to */SLICE_267.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_267.Q0 to */SLICE_374.D1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[12]
CTOF_DEL    ---     0.238 */SLICE_374.D1 to */SLICE_374.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F1 to */SLICE_266.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_266.D1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_215.CLK to */SLICE_215.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_215.Q1 to */SLICE_420.C0 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[5]
CTOF_DEL    ---     0.238 */SLICE_420.C0 to */SLICE_420.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_420
ROUTE         1   e 0.908 */SLICE_420.F0 to */SLICE_145.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_304
CTOF_DEL    ---     0.238 */SLICE_145.A1 to */SLICE_145.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_305 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_266.CLK to */SLICE_266.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_266.Q0 to */SLICE_374.C0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[10]
CTOF_DEL    ---     0.238 */SLICE_374.C0 to */SLICE_374.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F0 to */SLICE_266.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_266.D0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_199.A0 top_reveal_coretop_instance/top_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_199.A0 to */SLICE_199.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F0 to *SLICE_199.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_266.CLK to */SLICE_266.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_266.Q1 to */SLICE_374.D0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[11]
CTOF_DEL    ---     0.238 */SLICE_374.D0 to */SLICE_374.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F0 to */SLICE_266.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_266.D0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay mg5ahub/SLICE_84 to mg5ahub/SLICE_85 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_84.CLK to *b/SLICE_84.Q1 mg5ahub/SLICE_84 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *b/SLICE_84.Q1 to */SLICE_388.B1 mg5ahub/bit_count_1
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 mg5ahub/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F1 to *b/SLICE_85.C1 mg5ahub/un8_bit_count_p4
CTOF_DEL    ---     0.238 *b/SLICE_85.C1 to *b/SLICE_85.F1 mg5ahub/SLICE_85
ROUTE         1   e 0.001 *b/SLICE_85.F1 to */SLICE_85.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_266.CLK to */SLICE_266.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_266.Q0 to */SLICE_201.D1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[10]
CTOF_DEL    ---     0.238 */SLICE_201.D1 to */SLICE_201.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.908 */SLICE_201.F1 to */SLICE_265.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_265.D1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_265.CLK to */SLICE_265.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_265.Q0 to */SLICE_313.C0 top_reveal_coretop_instance/top_la0_inst_0/wr_din[8]
CTOF_DEL    ---     0.238 */SLICE_313.C0 to */SLICE_313.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         1   e 0.908 */SLICE_313.F0 to */SLICE_265.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_265.D0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_157.CLK to */SLICE_157.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_157.Q0 to */SLICE_329.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_329
ROUTE        11   e 0.908 */SLICE_329.F1 to */SLICE_146.B1 top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_146.B1 to */SLICE_146.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F1 to *SLICE_146.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_333 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.708ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (2.417ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_447.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_447.A0 to */SLICE_447.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_447
ROUTE        76   e 0.908 */SLICE_447.F0 to *f5_0_0_0.RSTB top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_425.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_425.A0 to */SLICE_425.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_425
ROUTE         1   e 0.908 */SLICE_425.F0 to */SLICE_391.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_127.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_127.A1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_342.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_326.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to *u/SLICE_22.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_118 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_426.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_426.A0 to */SLICE_426.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_426
ROUTE         1   e 0.908 */SLICE_426.F0 to */SLICE_118.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_326.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to *u/SLICE_24.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_415.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_415.B0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_284.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_326.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to *u/SLICE_25.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_415.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_415.B0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_102.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_326.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_144.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_415.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_415.B0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_106.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_415.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_415.B0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_103.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_326.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_145.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_326.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to *u/SLICE_23.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_127.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_127.A1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_333.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_415.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_415.B0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_104.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_326.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_146.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_283.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_283.C0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_148.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_415.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_415.B0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_105.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_127.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_127.A1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_343.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_415.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_415.B0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_107.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_138 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_415.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_415.B0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_138.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_326.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_143.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_283.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_283.C0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_149.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_309.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_309.A0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_165.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_139 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_415.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_415.B0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_139.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_283.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_283.C0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_151.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_309.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_309.A0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_163.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_309.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_309.A0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_159.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_415.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_415.B0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_108.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_309.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_309.A0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_162.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_309.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_309.A0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_160.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_309.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_309.A0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_161.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_415.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_415.B0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_142.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_283.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_283.C0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_152.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_309.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_309.A0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_166.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_283.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_283.C0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_154.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_283.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_283.C0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_150.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_309.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_309.A0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_164.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_390.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_390.A1 to */SLICE_390.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         1   e 0.908 */SLICE_390.F1 to */SLICE_394.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_283.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_283.C0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_153.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_283.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_283.C0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_155.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_176 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_326.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326
ROUTE        11   e 0.908 */SLICE_326.F1 to */SLICE_176.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_269 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_415.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_415.B0 to */SLICE_415.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415
ROUTE        12   e 0.908 */SLICE_415.F0 to */SLICE_269.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_127.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_127.A1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_335.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_127.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_127.A1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_345.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_127.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_127.A1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_353.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_127.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_127.C1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_353.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_127.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_127.B1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_342.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_260.CLK to */SLICE_260.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_260.Q0 to */SLICE_385.D1 top_reveal_coretop_instance/top_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_385.D1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_260.CLK to */SLICE_260.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_260.Q0 to */SLICE_385.D1 top_reveal_coretop_instance/top_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_385.D1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_260.CLK to */SLICE_260.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_260.Q0 to */SLICE_385.D1 top_reveal_coretop_instance/top_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_385.D1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_260.CLK to */SLICE_260.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_260.Q0 to */SLICE_385.D1 top_reveal_coretop_instance/top_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_385.D1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_250.CLK to */SLICE_250.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_250.Q0 to */SLICE_301.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_301.D0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_127.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_127.C1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_333.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_127.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_127.B1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_345.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_127.CLK to */SLICE_127.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_127.Q0 to */SLICE_425.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1
CTOF_DEL    ---     0.238 */SLICE_425.C0 to */SLICE_425.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_425
ROUTE         1   e 0.908 */SLICE_425.F0 to */SLICE_391.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_127.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_127.D1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_335.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_127.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_127.B1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_335.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_260.CLK to */SLICE_260.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_260.Q0 to */SLICE_385.D1 top_reveal_coretop_instance/top_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_385.D1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_260.CLK to */SLICE_260.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_260.Q0 to */SLICE_301.C0 top_reveal_coretop_instance/top_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_301.C0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_127.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_127.D1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_343.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_127.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_127.B1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_343.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_260.CLK to */SLICE_260.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_260.Q0 to */SLICE_385.D1 top_reveal_coretop_instance/top_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_385.D1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_260.CLK to */SLICE_260.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_260.Q0 to */SLICE_385.D1 top_reveal_coretop_instance/top_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_385.D1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_260.CLK to */SLICE_260.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_260.Q0 to */SLICE_385.D1 top_reveal_coretop_instance/top_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_385.D1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_250.CLK to */SLICE_250.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_250.Q0 to */SLICE_300.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_300.D0 to */SLICE_300.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_248.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_127.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_127.D1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_353.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_127.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_127.B1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_353.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_127.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_127.C1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_345.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_127.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_127.D1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_333.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_127.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_127.B1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_333.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_168.CLK to */SLICE_168.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_168.Q0 to */SLICE_309.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_309.D0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_166.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_197.CLK to */SLICE_197.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_197.Q0 to */SLICE_353.B0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_353.B0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_197.CLK to */SLICE_197.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_197.Q0 to */SLICE_353.B0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_353.B0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_101 to mg5ahub/SLICE_88 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 mg5ahub/SLICE_101 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_101.Q0 to */SLICE_449.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_449.B0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_88.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_101 to mg5ahub/SLICE_90 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 mg5ahub/SLICE_101 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_101.Q0 to */SLICE_449.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_449.B0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_90.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_127.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_127.D1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_342.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_101 to mg5ahub/SLICE_94 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 mg5ahub/SLICE_101 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_101.Q0 to */SLICE_449.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_449.B0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_94.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_302.CLK to */SLICE_302.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_302.Q0 to */SLICE_385.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_385.C1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_237.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_302.CLK to */SLICE_302.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_302.Q0 to */SLICE_385.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_385.C1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_236.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_302.CLK to */SLICE_302.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_302.Q0 to */SLICE_385.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_385.C1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_235.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_302.CLK to */SLICE_302.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_302.Q0 to */SLICE_385.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_385.C1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_234.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_302.CLK to */SLICE_302.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_302.Q0 to */SLICE_385.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_385.C1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_233.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_302.CLK to */SLICE_302.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_302.Q0 to */SLICE_385.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_385.C1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_232.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_302.CLK to */SLICE_302.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_302.Q0 to */SLICE_385.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_385.C1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_231.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_127.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_127.C1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_342.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_101 to mg5ahub/SLICE_89 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 mg5ahub/SLICE_101 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_101.Q0 to */SLICE_449.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_449.B0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_89.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_101 to mg5ahub/SLICE_91 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 mg5ahub/SLICE_101 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_101.Q0 to */SLICE_449.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_449.B0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_91.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_101 to mg5ahub/SLICE_93 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 mg5ahub/SLICE_101 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_101.Q0 to */SLICE_449.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_449.B0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_93.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_101 to mg5ahub/SLICE_95 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 mg5ahub/SLICE_101 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_101.Q0 to */SLICE_449.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_449.B0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_95.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_198 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_198 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_198.Q1 to */SLICE_437.B0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2
CTOF_DEL    ---     0.238 */SLICE_437.B0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_215.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_198 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_198 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_198.Q1 to */SLICE_437.B0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2
CTOF_DEL    ---     0.238 */SLICE_437.B0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_213.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_101 to mg5ahub/SLICE_96 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 mg5ahub/SLICE_101 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_101.Q0 to */SLICE_449.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_449.B0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_96.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_168.CLK to */SLICE_168.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_168.Q0 to */SLICE_309.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_309.D0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_160.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_197.CLK to */SLICE_197.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_197.Q0 to */SLICE_353.B0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_353.B0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_198 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_198 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_198.Q1 to */SLICE_437.B0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2
CTOF_DEL    ---     0.238 */SLICE_437.B0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_216.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_198 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_198 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_198.Q1 to */SLICE_437.B0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2
CTOF_DEL    ---     0.238 */SLICE_437.B0 to */SLICE_437.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437
ROUTE         4   e 0.908 */SLICE_437.F0 to */SLICE_214.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_168.CLK to */SLICE_168.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_168.Q0 to */SLICE_309.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_309.D0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_159.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_168.CLK to */SLICE_168.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_168.Q0 to */SLICE_309.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_309.D0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_161.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_168.CLK to */SLICE_168.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_168.Q0 to */SLICE_309.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_309.D0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_162.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_127.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_127.C1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_343.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_168.CLK to */SLICE_168.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_168.Q0 to */SLICE_309.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_309.D0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_163.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_168.CLK to */SLICE_168.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_168.Q0 to */SLICE_309.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_309.D0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_164.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_168.CLK to */SLICE_168.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_168.Q0 to */SLICE_309.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_309.D0 to */SLICE_309.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         8   e 0.908 */SLICE_309.F0 to */SLICE_165.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_302.CLK to */SLICE_302.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_302.Q0 to */SLICE_385.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_385.C1 to */SLICE_385.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385
ROUTE         8   e 0.908 */SLICE_385.F1 to */SLICE_230.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_260.CLK to */SLICE_260.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_260.Q0 to */SLICE_302.A1 top_reveal_coretop_instance/top_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_302.A1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_101 to mg5ahub/SLICE_92 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 mg5ahub/SLICE_101 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_101.Q0 to */SLICE_449.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_449.B0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_92.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_127.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_127.C1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_335.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_127.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_127.D1 to */SLICE_127.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.908 */SLICE_127.F1 to */SLICE_345.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_101 to mg5ahub/SLICE_87 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 mg5ahub/SLICE_101 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_101.Q0 to */SLICE_449.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_449.B0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_87.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.568ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 (2.417ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.908 */SLICE_116.F0 to */SLICE_302.M0 top_reveal_coretop_instance/top_la0_inst_0/capture_dr (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.527ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (2.450ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_335.Q0 to */SLICE_335.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_335.D1 to */SLICE_335.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.232 */SLICE_335.F1 to */SLICE_335.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/g2_1
CTOF_DEL    ---     0.238 */SLICE_335.C0 to */SLICE_335.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_148.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_363
CTOF_DEL    ---     0.238 */SLICE_148.A0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    2.450   (44.0% logic, 56.0% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.527ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (2.450ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_169.CLK to */SLICE_169.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 (from jtaghub16_jtck)
ROUTE         4   e 0.232 */SLICE_169.Q0 to */SLICE_169.A1 top_reveal_coretop_instance/top_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_169.A1 to */SLICE_169.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169
ROUTE         1   e 0.908 */SLICE_169.F1 to */SLICE_197.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_197.D1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.001 */SLICE_197.F0 to *SLICE_197.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.450   (44.0% logic, 56.0% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_121.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_121.A0 to */SLICE_121.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         2   e 0.232 */SLICE_121.F0 to */SLICE_121.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_121.B1 to */SLICE_121.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         1   e 0.232 */SLICE_121.F1 to */SLICE_121.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_147.Q0 to */SLICE_121.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_121.C0 to */SLICE_121.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         2   e 0.232 */SLICE_121.F0 to */SLICE_121.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_121.B1 to */SLICE_121.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         1   e 0.232 */SLICE_121.F1 to */SLICE_121.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_353.Q0 to */SLICE_353.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_353.A1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.232 */SLICE_353.F1 to */SLICE_353.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_353.C0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_199.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_353.Q0 to */SLICE_353.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_353.A1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.232 */SLICE_353.F1 to */SLICE_353.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_353.C0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_200.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_121.B0 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_121.B0 to */SLICE_121.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         2   e 0.232 */SLICE_121.F0 to */SLICE_121.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_121.B1 to */SLICE_121.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         1   e 0.232 */SLICE_121.F1 to */SLICE_121.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_353.Q0 to */SLICE_353.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_353.A1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.232 */SLICE_353.F1 to */SLICE_353.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_353.C0 to */SLICE_353.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         3   e 0.908 */SLICE_353.F0 to */SLICE_201.CE top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.278ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (2.201ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to *u/SLICE_25.B0 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
C0TOFCO_DE  ---     0.550 *u/SLICE_25.B0 to */SLICE_25.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25
ROUTE         1   e 0.001 */SLICE_25.FCO to */SLICE_24.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_24.FCI to */SLICE_24.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 */SLICE_24.FCO to */SLICE_23.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_23.FCI to *u/SLICE_23.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 *u/SLICE_23.F1 to */SLICE_23.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    2.201   (58.6% logic, 41.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.276ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 (2.199ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to *u/SLICE_25.B0 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
C0TOFCO_DE  ---     0.550 *u/SLICE_25.B0 to */SLICE_25.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25
ROUTE         1   e 0.001 */SLICE_25.FCO to */SLICE_24.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_24.FCI to */SLICE_24.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 */SLICE_24.FCO to */SLICE_23.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOFCO_D  ---     0.067 */SLICE_23.FCI to */SLICE_23.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 */SLICE_23.FCO to */SLICE_22.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_22.FCI to *u/SLICE_22.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22
ROUTE         1   e 0.001 *u/SLICE_22.F0 to */SLICE_22.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    2.199   (58.5% logic, 41.5% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.210ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (2.133ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to *u/SLICE_25.B0 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
C0TOFCO_DE  ---     0.550 *u/SLICE_25.B0 to */SLICE_25.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25
ROUTE         1   e 0.001 */SLICE_25.FCO to */SLICE_24.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOF1_DE  ---     0.310 */SLICE_24.FCI to *u/SLICE_24.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 *u/SLICE_24.F1 to */SLICE_24.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[2] (to jtaghub16_jtck)
                  --------
                    2.133   (57.3% logic, 42.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.208ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (2.131ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to *u/SLICE_25.B0 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
C0TOFCO_DE  ---     0.550 *u/SLICE_25.B0 to */SLICE_25.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25
ROUTE         1   e 0.001 */SLICE_25.FCO to */SLICE_24.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_24.FCI to */SLICE_24.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 */SLICE_24.FCO to */SLICE_23.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_23.FCI to *u/SLICE_23.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 *u/SLICE_23.F0 to */SLICE_23.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[3] (to jtaghub16_jtck)
                  --------
                    2.131   (57.3% logic, 42.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.140ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (2.063ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to *u/SLICE_25.B0 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
C0TOFCO_DE  ---     0.550 *u/SLICE_25.B0 to */SLICE_25.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25
ROUTE         1   e 0.001 */SLICE_25.FCO to */SLICE_24.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOF0_DE  ---     0.240 */SLICE_24.FCI to *u/SLICE_24.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 *u/SLICE_24.F0 to */SLICE_24.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[1] (to jtaghub16_jtck)
                  --------
                    2.063   (55.9% logic, 44.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_147.D1 top_reveal_coretop_instance/top_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_147.D1 to */SLICE_147.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147
ROUTE         1   e 0.232 */SLICE_147.F1 to */SLICE_147.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_r_w5_3
CTOF_DEL    ---     0.238 */SLICE_147.D0 to */SLICE_147.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_236.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_236.A1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_235.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_235.A1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_234.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_234.A1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_233.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_233.A1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_232.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_232.A1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_231.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_231.A1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_248.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_248.B1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.232 */SLICE_248.F1 to */SLICE_248.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_248.A0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_394.CLK to */SLICE_394.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_394.Q0 to */SLICE_394.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en
CTOF_DEL    ---     0.238 */SLICE_394.C0 to */SLICE_394.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394
ROUTE         2   e 0.908 */SLICE_394.F0 to */SLICE_158.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_349
CTOF_DEL    ---     0.238 */SLICE_158.B0 to */SLICE_158.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158
ROUTE         1   e 0.001 */SLICE_158.F0 to *SLICE_158.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_237.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_237.A1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_234.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_234.A0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_232.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_167.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_167.B1 to */SLICE_167.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.232 */SLICE_167.F1 to */SLICE_167.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_418
CTOF_DEL    ---     0.238 */SLICE_167.A0 to */SLICE_167.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167
ROUTE         1   e 0.001 */SLICE_167.F0 to *SLICE_167.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_260.CLK to */SLICE_260.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_260.Q0 to */SLICE_168.D1 top_reveal_coretop_instance/top_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_168.D1 to */SLICE_168.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168
ROUTE         1   e 0.232 */SLICE_168.F1 to */SLICE_168.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en_3_f0_0_0_1
CTOF_DEL    ---     0.238 */SLICE_168.D0 to */SLICE_168.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168
ROUTE         1   e 0.001 */SLICE_168.F0 to *SLICE_168.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en_3 (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_284.CLK to */SLICE_284.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_284.Q0 to */SLICE_197.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_197.C1 to */SLICE_197.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.232 */SLICE_197.F1 to */SLICE_197.B0 top_reveal_coretop_instance/top_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_197.B0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.001 */SLICE_197.F0 to *SLICE_197.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_353.Q0 to */SLICE_353.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_353.A1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_200.C1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_353.Q0 to */SLICE_353.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_353.A1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_199.C1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_199.C1 to */SLICE_199.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F1 to *SLICE_199.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_248.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_248.A1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.232 */SLICE_248.F1 to */SLICE_248.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_248.A0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_269 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_269 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_269.Q0 to */SLICE_268.D1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[15]
CTOF_DEL    ---     0.238 */SLICE_268.D1 to */SLICE_268.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.232 */SLICE_268.F1 to */SLICE_268.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_268.D0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_147.A1 top_reveal_coretop_instance/top_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147
ROUTE         1   e 0.232 */SLICE_147.F1 to */SLICE_147.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_r_w5_3
CTOF_DEL    ---     0.238 */SLICE_147.D0 to */SLICE_147.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_394.CLK to */SLICE_394.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_394.Q0 to */SLICE_394.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en
CTOF_DEL    ---     0.238 */SLICE_394.C0 to */SLICE_394.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394
ROUTE         2   e 0.908 */SLICE_394.F0 to */SLICE_157.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_349
CTOF_DEL    ---     0.238 */SLICE_157.B1 to */SLICE_157.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157
ROUTE         1   e 0.001 */SLICE_157.F1 to *SLICE_157.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_122.Q0 to */SLICE_168.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_168.B1 to */SLICE_168.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168
ROUTE         1   e 0.232 */SLICE_168.F1 to */SLICE_168.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en_3_f0_0_0_1
CTOF_DEL    ---     0.238 */SLICE_168.D0 to */SLICE_168.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168
ROUTE         1   e 0.001 */SLICE_168.F0 to *SLICE_168.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en_3 (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_353.Q0 to */SLICE_353.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_353.A1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_200.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_200.C0 to */SLICE_200.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_353.Q0 to */SLICE_353.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_353.A1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_199.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_199.C0 to */SLICE_199.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F0 to *SLICE_199.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_236.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_236.A0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_250.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_250.A0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_230.A1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_230.A1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_237.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_237.A0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_147.C1 top_reveal_coretop_instance/top_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_147.C1 to */SLICE_147.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147
ROUTE         1   e 0.232 */SLICE_147.F1 to */SLICE_147.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_r_w5_3
CTOF_DEL    ---     0.238 */SLICE_147.D0 to */SLICE_147.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_235.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_235.A0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_230.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_230.A0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_233.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_233.A0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_168.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_168.C1 to */SLICE_168.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168
ROUTE         1   e 0.232 */SLICE_168.F1 to */SLICE_168.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en_3_f0_0_0_1
CTOF_DEL    ---     0.238 */SLICE_168.D0 to */SLICE_168.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168
ROUTE         1   e 0.001 */SLICE_168.F0 to *SLICE_168.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en_3 (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.908 */SLICE_248.F1 to */SLICE_231.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_231.A0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_353.Q0 to */SLICE_353.A1 top_reveal_coretop_instance/top_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_353.A1 to */SLICE_353.F1 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353
ROUTE         7   e 0.908 */SLICE_353.F1 to */SLICE_201.C0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr20
CTOF_DEL    ---     0.238 */SLICE_201.C0 to */SLICE_201.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE        10   e 0.908 */SLICE_104.Q0 to */SLICE_147.B1 top_reveal_coretop_instance/top_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147
ROUTE         1   e 0.232 */SLICE_147.F1 to */SLICE_147.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_r_w5_3
CTOF_DEL    ---     0.238 */SLICE_147.D0 to */SLICE_147.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_302.CLK to */SLICE_302.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_302.Q0 to */SLICE_302.B1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_302.B1 to */SLICE_302.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302
ROUTE         1   e 0.908 */SLICE_302.F1 to */SLICE_250.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_283.Q0 to */SLICE_283.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_283.B0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_148.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_449 to mg5ahub/SLICE_87 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_449.CLK to */SLICE_449.Q0 mg5ahub/SLICE_449 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_449.Q0 to */SLICE_449.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_449.A0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_87.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_449 to mg5ahub/SLICE_89 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_449.CLK to */SLICE_449.Q0 mg5ahub/SLICE_449 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_449.Q0 to */SLICE_449.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_449.A0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_89.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_449 to mg5ahub/SLICE_91 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_449.CLK to */SLICE_449.Q0 mg5ahub/SLICE_449 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_449.Q0 to */SLICE_449.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_449.A0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_91.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_283.Q0 to */SLICE_283.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_283.B0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_149.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_390.Q0 to */SLICE_390.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_390.B1 to */SLICE_390.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         1   e 0.908 */SLICE_390.F1 to */SLICE_394.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_449 to mg5ahub/SLICE_88 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_449.CLK to */SLICE_449.Q0 mg5ahub/SLICE_449 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_449.Q0 to */SLICE_449.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_449.A0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_88.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_449 to mg5ahub/SLICE_90 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_449.CLK to */SLICE_449.Q0 mg5ahub/SLICE_449 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_449.Q0 to */SLICE_449.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_449.A0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_90.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_449 to mg5ahub/SLICE_92 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_449.CLK to */SLICE_449.Q0 mg5ahub/SLICE_449 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_449.Q0 to */SLICE_449.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_449.A0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_92.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_449 to mg5ahub/SLICE_94 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_449.CLK to */SLICE_449.Q0 mg5ahub/SLICE_449 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_449.Q0 to */SLICE_449.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_449.A0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_94.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_283.Q0 to */SLICE_283.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_283.B0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_152.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_449 to mg5ahub/SLICE_93 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_449.CLK to */SLICE_449.Q0 mg5ahub/SLICE_449 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_449.Q0 to */SLICE_449.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_449.A0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_93.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_449 to mg5ahub/SLICE_95 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_449.CLK to */SLICE_449.Q0 mg5ahub/SLICE_449 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_449.Q0 to */SLICE_449.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_449.A0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_95.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_449 to mg5ahub/SLICE_96 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_449.CLK to */SLICE_449.Q0 mg5ahub/SLICE_449 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_449.Q0 to */SLICE_449.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_449.A0 to */SLICE_449.F0 mg5ahub/SLICE_449
ROUTE        10   e 0.908 */SLICE_449.F0 to *b/SLICE_96.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_301.Q0 to */SLICE_301.B0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_301.B0 to */SLICE_301.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F0 to */SLICE_260.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.967ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_131.CLK to */SLICE_131.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 (from ipClk_c)
ROUTE         4   e 0.908 */SLICE_131.Q1 to */SLICE_121.D1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238 */SLICE_121.D1 to */SLICE_121.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         1   e 0.232 */SLICE_121.F1 to */SLICE_121.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_283.Q0 to */SLICE_283.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_283.B0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_150.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_283.Q0 to */SLICE_283.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_283.B0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_153.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_283.Q0 to */SLICE_283.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_283.B0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_151.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_283.Q0 to */SLICE_283.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_283.B0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_154.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_283.Q0 to */SLICE_283.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_283.B0 to */SLICE_283.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         8   e 0.908 */SLICE_283.F0 to */SLICE_155.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_425 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_425.CLK to */SLICE_425.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_425 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_425.Q0 to */SLICE_425.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3
CTOF_DEL    ---     0.238 */SLICE_425.B0 to */SLICE_425.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_425
ROUTE         1   e 0.908 */SLICE_425.F0 to */SLICE_391.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.967ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_131.CLK to */SLICE_131.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 (from ipClk_c)
ROUTE         5   e 0.908 */SLICE_131.Q0 to */SLICE_121.C1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238 */SLICE_121.C1 to */SLICE_121.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         1   e 0.232 */SLICE_121.F1 to */SLICE_121.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.748ns delay mg5ahub/SLICE_85 to mg5ahub/SLICE_86 (1.671ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_85.CLK to *b/SLICE_85.Q0 mg5ahub/SLICE_85 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *b/SLICE_85.Q0 to *b/SLICE_86.C1 mg5ahub/bit_count_2
CTOOFX_DEL  ---     0.399 *b/SLICE_86.C1 to *SLICE_86.OFX0 mg5ahub/SLICE_86
ROUTE         1   e 0.001 *SLICE_86.OFX0 to */SLICE_86.DI0 mg5ahub/N_47_i (to jtaghub16_jtck)
                  --------
                    1.671   (45.6% logic, 54.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.748ns delay mg5ahub/SLICE_84 to mg5ahub/SLICE_86 (1.671ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_84.CLK to *b/SLICE_84.Q1 mg5ahub/SLICE_84 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *b/SLICE_84.Q1 to *b/SLICE_86.D1 mg5ahub/bit_count_1
CTOOFX_DEL  ---     0.399 *b/SLICE_86.D1 to *SLICE_86.OFX0 mg5ahub/SLICE_86
ROUTE         1   e 0.001 *SLICE_86.OFX0 to */SLICE_86.DI0 mg5ahub/N_47_i (to jtaghub16_jtck)
                  --------
                    1.671   (45.6% logic, 54.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.748ns delay mg5ahub/SLICE_101 to mg5ahub/SLICE_86 (1.671ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 mg5ahub/SLICE_101 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_101.Q0 to *b/SLICE_86.A0 mg5ahub/jshift_d1
CTOOFX_DEL  ---     0.399 *b/SLICE_86.A0 to *SLICE_86.OFX0 mg5ahub/SLICE_86
ROUTE         1   e 0.001 *SLICE_86.OFX0 to */SLICE_86.DI0 mg5ahub/N_47_i (to jtaghub16_jtck)
                  --------
                    1.671   (45.6% logic, 54.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.716ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 (1.639ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to *u/SLICE_25.B0 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF1_DEL   ---     0.367 *u/SLICE_25.B0 to *u/SLICE_25.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25
ROUTE         1   e 0.001 *u/SLICE_25.F1 to */SLICE_25.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[0] (to jtaghub16_jtck)
                  --------
                    1.639   (44.5% logic, 55.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.602ns delay mg5ahub/SLICE_42 to mg5ahub/SLICE_40 (1.525ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_42.CLK to *b/SLICE_42.Q0 mg5ahub/SLICE_42 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_42.Q0 to *b/SLICE_42.C0 mg5ahub/rom_rd_addr_1
C0TOFCO_DE  ---     0.550 *b/SLICE_42.C0 to */SLICE_42.FCO mg5ahub/SLICE_42
ROUTE         1   e 0.001 */SLICE_42.FCO to */SLICE_41.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_41.FCI to */SLICE_41.FCO mg5ahub/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF1_DE  ---     0.310 */SLICE_40.FCI to *b/SLICE_40.F1 mg5ahub/SLICE_40
ROUTE         1   e 0.001 *b/SLICE_40.F1 to */SLICE_40.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    1.525   (84.6% logic, 15.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.600ns delay mg5ahub/SLICE_42 to mg5ahub/SLICE_39 (1.523ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_42.CLK to *b/SLICE_42.Q0 mg5ahub/SLICE_42 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_42.Q0 to *b/SLICE_42.C0 mg5ahub/rom_rd_addr_1
C0TOFCO_DE  ---     0.550 *b/SLICE_42.C0 to */SLICE_42.FCO mg5ahub/SLICE_42
ROUTE         1   e 0.001 */SLICE_42.FCO to */SLICE_41.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_41.FCI to */SLICE_41.FCO mg5ahub/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI mg5ahub/rom_rd_addr_cry_4
FCITOFCO_D  ---     0.067 */SLICE_40.FCI to */SLICE_40.FCO mg5ahub/SLICE_40
ROUTE         1   e 0.001 */SLICE_40.FCO to */SLICE_39.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_39.FCI to *b/SLICE_39.F0 mg5ahub/SLICE_39
ROUTE         1   e 0.001 *b/SLICE_39.F0 to */SLICE_39.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.523   (84.5% logic, 15.5% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.592ns delay mg5ahub/SLICE_84 to mg5ahub/SLICE_86 (1.515ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_84.CLK to *b/SLICE_84.Q0 mg5ahub/SLICE_84 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *b/SLICE_84.Q0 to *b/SLICE_86.M0 mg5ahub/bit_count_0
MTOOFX_DEL  ---     0.243 *b/SLICE_86.M0 to *SLICE_86.OFX0 mg5ahub/SLICE_86
ROUTE         1   e 0.001 *SLICE_86.OFX0 to */SLICE_86.DI0 mg5ahub/N_47_i (to jtaghub16_jtck)
                  --------
                    1.515   (40.0% logic, 60.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_121.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_121.A0 to */SLICE_121.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         2   e 0.001 */SLICE_121.F0 to *SLICE_121.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_168.B0 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_168.B0 to */SLICE_168.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168
ROUTE         1   e 0.001 */SLICE_168.F0 to *SLICE_168.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en_3 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_242 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_242.CLK to */SLICE_242.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_242 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_242.Q1 to */SLICE_234.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]
CTOF_DEL    ---     0.238 */SLICE_234.C1 to */SLICE_234.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_240 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_240.CLK to */SLICE_240.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_240 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_240.Q1 to */SLICE_232.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]
CTOF_DEL    ---     0.238 */SLICE_232.C1 to */SLICE_232.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_238 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_238 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_238.Q1 to */SLICE_230.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]
CTOF_DEL    ---     0.238 */SLICE_230.C1 to */SLICE_230.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_121.B0 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_121.B0 to */SLICE_121.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         2   e 0.001 */SLICE_121.F0 to *SLICE_121.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_244 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_244.CLK to */SLICE_244.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_244 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_244.Q0 to */SLICE_236.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]
CTOF_DEL    ---     0.238 */SLICE_236.C0 to */SLICE_236.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_242 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_242.CLK to */SLICE_242.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_242 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_242.Q0 to */SLICE_234.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]
CTOF_DEL    ---     0.238 */SLICE_234.C0 to */SLICE_234.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_240 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_240.CLK to */SLICE_240.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_240 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_240.Q0 to */SLICE_232.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]
CTOF_DEL    ---     0.238 */SLICE_232.C0 to */SLICE_232.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_238 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_238 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_238.Q0 to */SLICE_230.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]
CTOF_DEL    ---     0.238 */SLICE_230.C0 to */SLICE_230.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_214.CLK to */SLICE_214.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_214.Q1 to */SLICE_144.C0 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[3]
CTOF_DEL    ---     0.238 */SLICE_144.C0 to */SLICE_144.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_257 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_154.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_154.A0 to */SLICE_154.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154
ROUTE         1   e 0.001 */SLICE_154.F0 to *SLICE_154.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[12] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_150.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_150.A0 to */SLICE_150.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F0 to *SLICE_150.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_162.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_162.B0 to */SLICE_162.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162
ROUTE         1   e 0.001 */SLICE_162.F0 to *SLICE_162.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[6] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_159.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_159.B1 to */SLICE_159.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159
ROUTE         1   e 0.001 */SLICE_159.F1 to *SLICE_159.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[1] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_379.CLK to */SLICE_379.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_379.Q0 to */SLICE_127.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_127.B0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.001 */SLICE_127.F0 to *SLICE_127.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_215.CLK to */SLICE_215.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_215.Q1 to */SLICE_145.C0 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[5]
CTOF_DEL    ---     0.238 */SLICE_145.C0 to */SLICE_145.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_289 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_153.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_153.A0 to */SLICE_153.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153
ROUTE         1   e 0.001 */SLICE_153.F0 to *SLICE_153.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[10] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_245 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_245.CLK to */SLICE_245.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_245 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_245.Q1 to */SLICE_237.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]
CTOF_DEL    ---     0.238 */SLICE_237.C1 to */SLICE_237.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_261.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_261.B1 to */SLICE_261.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_262.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_262.B0 to */SLICE_262.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_261.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_261.B0 to */SLICE_261.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_143.B0 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_143.B0 to */SLICE_143.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F0 to *SLICE_143.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_225 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_263.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_263.B1 to */SLICE_263.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_145.B1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_145.B1 to */SLICE_145.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_305 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_149.Q1 to */SLICE_150.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]
CTOF_DEL    ---     0.238 */SLICE_150.B0 to */SLICE_150.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F0 to *SLICE_150.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_153.CLK to */SLICE_153.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_153.Q1 to */SLICE_148.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]
CTOF_DEL    ---     0.238 */SLICE_148.C0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_166.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_166.B1 to */SLICE_166.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166
ROUTE         1   e 0.001 */SLICE_166.F1 to *SLICE_166.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[15] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_154.CLK to */SLICE_154.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_154.Q1 to */SLICE_155.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]
CTOF_DEL    ---     0.238 */SLICE_155.B0 to */SLICE_155.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155
ROUTE         1   e 0.001 */SLICE_155.F0 to *SLICE_155.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[14] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_165.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_165.B1 to */SLICE_165.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165
ROUTE         1   e 0.001 */SLICE_165.F1 to *SLICE_165.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[13] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_164.CLK to */SLICE_164.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_164.Q1 to */SLICE_165.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]
CTOF_DEL    ---     0.238 */SLICE_165.A0 to */SLICE_165.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165
ROUTE         1   e 0.001 */SLICE_165.F0 to *SLICE_165.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[12] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_151.CLK to */SLICE_151.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_151.Q1 to */SLICE_152.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]
CTOF_DEL    ---     0.238 */SLICE_152.B0 to */SLICE_152.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152
ROUTE         1   e 0.001 */SLICE_152.F0 to *SLICE_152.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[8] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_165.CLK to */SLICE_165.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_165.Q1 to */SLICE_166.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]
CTOF_DEL    ---     0.238 */SLICE_166.A0 to */SLICE_166.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166
ROUTE         1   e 0.001 */SLICE_166.F0 to *SLICE_166.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[14] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_165.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_165.B0 to */SLICE_165.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165
ROUTE         1   e 0.001 */SLICE_165.F0 to *SLICE_165.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[12] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_164.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_164.B1 to */SLICE_164.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164
ROUTE         1   e 0.001 */SLICE_164.F1 to *SLICE_164.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[11] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_148.CLK to */SLICE_148.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_148.Q1 to */SLICE_149.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]
CTOF_DEL    ---     0.238 */SLICE_149.B0 to */SLICE_149.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F0 to *SLICE_149.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_148.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_148.A1 to */SLICE_148.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F1 to *SLICE_148.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[1] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_148.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_148.B0 to */SLICE_148.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F0 to *SLICE_148.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_163.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_163.B1 to */SLICE_163.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163
ROUTE         1   e 0.001 */SLICE_163.F1 to *SLICE_163.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[9] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_162.CLK to */SLICE_162.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_162.Q1 to */SLICE_163.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]
CTOF_DEL    ---     0.238 */SLICE_163.A0 to */SLICE_163.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163
ROUTE         1   e 0.001 */SLICE_163.F0 to *SLICE_163.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[8] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_244 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_244.CLK to */SLICE_244.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_244 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_244.Q1 to */SLICE_236.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]
CTOF_DEL    ---     0.238 */SLICE_236.C1 to */SLICE_236.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_150.CLK to */SLICE_150.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_150.Q1 to */SLICE_151.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]
CTOF_DEL    ---     0.238 */SLICE_151.B0 to */SLICE_151.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F0 to *SLICE_151.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[6] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_150.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_150.A1 to */SLICE_150.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F1 to *SLICE_150.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[5] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_161.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_161.B1 to */SLICE_161.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161
ROUTE         1   e 0.001 */SLICE_161.F1 to *SLICE_161.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[5] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_160.CLK to */SLICE_160.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_160.Q1 to */SLICE_161.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]
CTOF_DEL    ---     0.238 */SLICE_161.A0 to */SLICE_161.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161
ROUTE         1   e 0.001 */SLICE_161.F0 to *SLICE_161.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_160.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_160.B1 to */SLICE_160.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160
ROUTE         1   e 0.001 */SLICE_160.F1 to *SLICE_160.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[3] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_152.CLK to */SLICE_152.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_152.Q1 to */SLICE_153.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]
CTOF_DEL    ---     0.238 */SLICE_153.B0 to */SLICE_153.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153
ROUTE         1   e 0.001 */SLICE_153.F0 to *SLICE_153.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[10] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_152.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_152.A1 to */SLICE_152.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152
ROUTE         1   e 0.001 */SLICE_152.F1 to *SLICE_152.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[9] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_197.CLK to */SLICE_197.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_197.Q0 to */SLICE_200.B1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_197.CLK to */SLICE_197.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_197.Q0 to */SLICE_199.B1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_199.B1 to */SLICE_199.F1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F1 to *SLICE_199.DI1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_144.B1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_144.B1 to */SLICE_144.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_273 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_144.B0 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_144.B0 to */SLICE_144.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_257 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_214.CLK to */SLICE_214.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_214.Q0 to */SLICE_143.C1 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[2]
CTOF_DEL    ---     0.238 */SLICE_143.C1 to */SLICE_143.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F1 to *SLICE_143.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_241 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_213.CLK to */SLICE_213.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_213.Q1 to */SLICE_143.C0 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[1]
CTOF_DEL    ---     0.238 */SLICE_143.C0 to */SLICE_143.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F0 to *SLICE_143.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_225 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_155.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_155.A1 to */SLICE_155.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155
ROUTE         1   e 0.001 */SLICE_155.F1 to *SLICE_155.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[15] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_155.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_155.A0 to */SLICE_155.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155
ROUTE         1   e 0.001 */SLICE_155.F0 to *SLICE_155.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[14] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_153.CLK to */SLICE_153.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_153.Q1 to */SLICE_154.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]
CTOF_DEL    ---     0.238 */SLICE_154.B0 to */SLICE_154.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154
ROUTE         1   e 0.001 */SLICE_154.F0 to *SLICE_154.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[12] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_197.CLK to */SLICE_197.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_197.Q0 to */SLICE_201.B0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_201.B0 to */SLICE_201.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_197.CLK to */SLICE_197.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_197.Q0 to */SLICE_200.B0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_84 to mg5ahub/SLICE_85 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_84.CLK to *b/SLICE_84.Q1 mg5ahub/SLICE_84 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *b/SLICE_84.Q1 to *b/SLICE_85.C0 mg5ahub/bit_count_1
CTOF_DEL    ---     0.238 *b/SLICE_85.C0 to *b/SLICE_85.F0 mg5ahub/SLICE_85
ROUTE         1   e 0.001 *b/SLICE_85.F0 to */SLICE_85.DI0 mg5ahub/N_48_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_146.B0 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_146.B0 to */SLICE_146.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_321 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_216.CLK to */SLICE_216.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_216.Q0 to */SLICE_145.C1 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[6]
CTOF_DEL    ---     0.238 */SLICE_145.C1 to */SLICE_145.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_305 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_263.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_263.B0 to */SLICE_263.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_145.B0 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_145.B0 to */SLICE_145.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_289 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_161.CLK to */SLICE_161.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_161.Q0 to */SLICE_159.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]
CTOF_DEL    ---     0.238 */SLICE_159.B0 to */SLICE_159.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159
ROUTE         1   e 0.001 */SLICE_159.F0 to *SLICE_159.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_101 to mg5ahub/SLICE_85 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 mg5ahub/SLICE_101 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_101.Q0 to *b/SLICE_85.B1 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 *b/SLICE_85.B1 to *b/SLICE_85.F1 mg5ahub/SLICE_85
ROUTE         1   e 0.001 *b/SLICE_85.F1 to */SLICE_85.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_101 to mg5ahub/SLICE_84 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 mg5ahub/SLICE_101 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_101.Q0 to *b/SLICE_84.C0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 *b/SLICE_84.C0 to *b/SLICE_84.F0 mg5ahub/SLICE_84
ROUTE         1   e 0.001 *b/SLICE_84.F0 to */SLICE_84.DI0 mg5ahub/bit_count_3_iv_0_m4_0 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_163.CLK to */SLICE_163.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_163.Q1 to */SLICE_164.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]
CTOF_DEL    ---     0.238 */SLICE_164.A0 to */SLICE_164.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164
ROUTE         1   e 0.001 */SLICE_164.F0 to *SLICE_164.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[10] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_163.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_163.B0 to */SLICE_163.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163
ROUTE         1   e 0.001 */SLICE_163.F0 to *SLICE_163.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[8] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_161.CLK to */SLICE_161.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_161.Q1 to */SLICE_162.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]
CTOF_DEL    ---     0.238 */SLICE_162.A0 to */SLICE_162.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162
ROUTE         1   e 0.001 */SLICE_162.F0 to *SLICE_162.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[6] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_161.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_161.B0 to */SLICE_161.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161
ROUTE         1   e 0.001 */SLICE_161.F0 to *SLICE_161.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_159.CLK to */SLICE_159.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_159.Q1 to */SLICE_160.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]
CTOF_DEL    ---     0.238 */SLICE_160.A0 to */SLICE_160.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160
ROUTE         1   e 0.001 */SLICE_160.F0 to *SLICE_160.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_197.CLK to */SLICE_197.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_197.Q0 to */SLICE_199.B0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_199.B0 to */SLICE_199.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F0 to *SLICE_199.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_101 to mg5ahub/SLICE_85 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 mg5ahub/SLICE_101 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_101.Q0 to *b/SLICE_85.A0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 *b/SLICE_85.A0 to *b/SLICE_85.F0 mg5ahub/SLICE_85
ROUTE         1   e 0.001 *b/SLICE_85.F0 to */SLICE_85.DI0 mg5ahub/N_48_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_101 to mg5ahub/SLICE_84 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 mg5ahub/SLICE_101 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_101.Q0 to *b/SLICE_84.C1 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 *b/SLICE_84.C1 to *b/SLICE_84.F1 mg5ahub/SLICE_84
ROUTE         1   e 0.001 *b/SLICE_84.F1 to */SLICE_84.DI1 mg5ahub/N_49_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_344 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_344.CLK to */SLICE_344.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_344 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_344.Q0 to */SLICE_169.A0 top_reveal_coretop_instance/top_la0_inst_0/even_parity
CTOF_DEL    ---     0.238 */SLICE_169.A0 to */SLICE_169.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169
ROUTE         1   e 0.001 */SLICE_169.F0 to *SLICE_169.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_3 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_166.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_166.B0 to */SLICE_166.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166
ROUTE         1   e 0.001 */SLICE_166.F0 to *SLICE_166.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[14] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_84 to mg5ahub/SLICE_85 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_84.CLK to *b/SLICE_84.Q0 mg5ahub/SLICE_84 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *b/SLICE_84.Q0 to *b/SLICE_85.D0 mg5ahub/bit_count_0
CTOF_DEL    ---     0.238 *b/SLICE_85.D0 to *b/SLICE_85.F0 mg5ahub/SLICE_85
ROUTE         1   e 0.001 *b/SLICE_85.F0 to */SLICE_85.DI0 mg5ahub/N_48_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_149.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_149.A1 to */SLICE_149.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F1 to *SLICE_149.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[3] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_162.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_162.B1 to */SLICE_162.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162
ROUTE         1   e 0.001 */SLICE_162.F1 to *SLICE_162.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[7] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_243 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_243.CLK to */SLICE_243.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_243 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_243.Q1 to */SLICE_235.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]
CTOF_DEL    ---     0.238 */SLICE_235.C1 to */SLICE_235.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_250.CLK to */SLICE_250.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_250.Q0 to */SLICE_260.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_260.C0 to */SLICE_260.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260
ROUTE         1   e 0.001 */SLICE_260.F0 to *SLICE_260.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_end_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_241 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_241.CLK to */SLICE_241.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_241 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_241.Q1 to */SLICE_233.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]
CTOF_DEL    ---     0.238 */SLICE_233.C1 to */SLICE_233.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_133.CLK to */SLICE_133.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_133.Q0 to */SLICE_169.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker
CTOF_DEL    ---     0.238 */SLICE_169.C0 to */SLICE_169.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169
ROUTE         1   e 0.001 */SLICE_169.F0 to *SLICE_169.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_3 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_239 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_239.CLK to */SLICE_239.Q1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_239 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_239.Q1 to */SLICE_231.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]
CTOF_DEL    ---     0.238 */SLICE_231.C1 to */SLICE_231.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_267.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_267.B1 to */SLICE_267.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_301.Q0 to */SLICE_260.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_260.A0 to */SLICE_260.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260
ROUTE         1   e 0.001 */SLICE_260.F0 to *SLICE_260.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_end_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_266.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_266.B1 to */SLICE_266.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_245 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_245.CLK to */SLICE_245.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_245 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_245.Q0 to */SLICE_237.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]
CTOF_DEL    ---     0.238 */SLICE_237.C0 to */SLICE_237.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_265.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_265.B1 to */SLICE_265.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_243 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_243.CLK to */SLICE_243.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_243 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_243.Q0 to */SLICE_235.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]
CTOF_DEL    ---     0.238 */SLICE_235.C0 to */SLICE_235.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_264.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_264.B1 to */SLICE_264.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_241 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_241.CLK to */SLICE_241.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_241 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_241.Q0 to */SLICE_233.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]
CTOF_DEL    ---     0.238 */SLICE_233.C0 to */SLICE_233.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_146.A1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_146.A1 to */SLICE_146.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F1 to *SLICE_146.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_333 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_239 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_239.CLK to */SLICE_239.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_239 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_239.Q0 to */SLICE_231.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]
CTOF_DEL    ---     0.238 */SLICE_231.C0 to */SLICE_231.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_250.CLK to */SLICE_250.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_250.Q0 to */SLICE_248.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_248.C0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_215.CLK to */SLICE_215.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_215.Q0 to */SLICE_144.C1 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[4]
CTOF_DEL    ---     0.238 */SLICE_144.C1 to */SLICE_144.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_273 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_124.Q0 to */SLICE_127.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_127.C0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.001 */SLICE_127.F0 to *SLICE_127.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_154.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_154.A1 to */SLICE_154.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154
ROUTE         1   e 0.001 */SLICE_154.F1 to *SLICE_154.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[13] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_127.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_127.A0 to */SLICE_127.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127
ROUTE         6   e 0.001 */SLICE_127.F0 to *SLICE_127.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_152.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_152.A0 to */SLICE_152.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152
ROUTE         1   e 0.001 */SLICE_152.F0 to *SLICE_152.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[8] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_268.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_268.B0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_164.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_164.B0 to */SLICE_164.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164
ROUTE         1   e 0.001 */SLICE_164.F0 to *SLICE_164.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[10] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_267.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_267.B0 to */SLICE_267.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_167.CLK to */SLICE_167.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_167.Q0 to */SLICE_160.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_160.B0 to */SLICE_160.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160
ROUTE         1   e 0.001 */SLICE_160.F0 to *SLICE_160.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_266.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_266.B0 to */SLICE_266.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_108.Q1 to */SLICE_197.A0 top_reveal_coretop_instance/top_la0_inst_0/addr[15]
CTOF_DEL    ---     0.238 */SLICE_197.A0 to */SLICE_197.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197
ROUTE         2   e 0.001 */SLICE_197.F0 to *SLICE_197.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_265.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_265.B0 to */SLICE_265.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_216.CLK to */SLICE_216.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_216.Q1 to */SLICE_146.C0 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[7]
CTOF_DEL    ---     0.238 */SLICE_146.C0 to */SLICE_146.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_321 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_216.CLK to */SLICE_216.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_216.Q1 to */SLICE_146.C1 top_reveal_coretop_instance/top_la0_inst_0/trace_dout[7]
CTOF_DEL    ---     0.238 */SLICE_146.C1 to */SLICE_146.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F1 to *SLICE_146.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_333 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_153.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_153.A1 to */SLICE_153.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153
ROUTE         1   e 0.001 */SLICE_153.F1 to *SLICE_153.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[11] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_264.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_264.B0 to */SLICE_264.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_151.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_151.A1 to */SLICE_151.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F1 to *SLICE_151.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[7] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_151.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_151.A0 to */SLICE_151.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F0 to *SLICE_151.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[6] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_390.CLK to */SLICE_390.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_390.Q0 to */SLICE_116.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116
ROUTE        46   e 0.001 */SLICE_116.F0 to *SLICE_116.DI0 top_reveal_coretop_instance/top_la0_inst_0/capture_dr (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_283.Q0 to */SLICE_149.A0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_149.A0 to */SLICE_149.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F0 to *SLICE_149.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_143.B1 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_143.B1 to */SLICE_143.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143
ROUTE         1   e 0.001 */SLICE_143.F1 to *SLICE_143.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_241 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_147.Q0 to */SLICE_121.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_121.C0 to */SLICE_121.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         2   e 0.001 */SLICE_121.F0 to *SLICE_121.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_335.CLK to */SLICE_335.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_335.Q0 to */SLICE_262.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_262.B1 to */SLICE_262.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_164.CLK to */SLICE_164.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_164.Q1 to */SLICE_159.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]
CTOF_DEL    ---     0.238 */SLICE_159.C0 to */SLICE_159.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159
ROUTE         1   e 0.001 */SLICE_159.F0 to *SLICE_159.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.534ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (1.457ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_24.CLK to *u/SLICE_24.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_24.Q0 to *u/SLICE_24.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]
C0TOFCO_DE  ---     0.550 *u/SLICE_24.B0 to */SLICE_24.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 */SLICE_24.FCO to */SLICE_23.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_23.FCI to *u/SLICE_23.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 *u/SLICE_23.F1 to */SLICE_23.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    1.457   (83.9% logic, 16.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.534ns delay mg5ahub/SLICE_41 to mg5ahub/SLICE_40 (1.457ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_41.CLK to *b/SLICE_41.Q0 mg5ahub/SLICE_41 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_41.Q0 to *b/SLICE_41.C0 mg5ahub/rom_rd_addr_3
C0TOFCO_DE  ---     0.550 *b/SLICE_41.C0 to */SLICE_41.FCO mg5ahub/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF1_DE  ---     0.310 */SLICE_40.FCI to *b/SLICE_40.F1 mg5ahub/SLICE_40
ROUTE         1   e 0.001 *b/SLICE_40.F1 to */SLICE_40.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    1.457   (83.9% logic, 16.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.534ns delay mg5ahub/SLICE_42 to mg5ahub/SLICE_41 (1.457ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_42.CLK to *b/SLICE_42.Q0 mg5ahub/SLICE_42 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_42.Q0 to *b/SLICE_42.C0 mg5ahub/rom_rd_addr_1
C0TOFCO_DE  ---     0.550 *b/SLICE_42.C0 to */SLICE_42.FCO mg5ahub/SLICE_42
ROUTE         1   e 0.001 */SLICE_42.FCO to */SLICE_41.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF1_DE  ---     0.310 */SLICE_41.FCI to *b/SLICE_41.F1 mg5ahub/SLICE_41
ROUTE         1   e 0.001 *b/SLICE_41.F1 to */SLICE_41.DI1 mg5ahub/rom_rd_addr_s_4 (to jtaghub16_jtck)
                  --------
                    1.457   (83.9% logic, 16.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.532ns delay mg5ahub/SLICE_41 to mg5ahub/SLICE_39 (1.455ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_41.CLK to *b/SLICE_41.Q0 mg5ahub/SLICE_41 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_41.Q0 to *b/SLICE_41.C0 mg5ahub/rom_rd_addr_3
C0TOFCO_DE  ---     0.550 *b/SLICE_41.C0 to */SLICE_41.FCO mg5ahub/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI mg5ahub/rom_rd_addr_cry_4
FCITOFCO_D  ---     0.067 */SLICE_40.FCI to */SLICE_40.FCO mg5ahub/SLICE_40
ROUTE         1   e 0.001 */SLICE_40.FCO to */SLICE_39.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_39.FCI to *b/SLICE_39.F0 mg5ahub/SLICE_39
ROUTE         1   e 0.001 *b/SLICE_39.F0 to */SLICE_39.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.455   (83.8% logic, 16.2% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.532ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 (1.455ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_24.CLK to *u/SLICE_24.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_24.Q0 to *u/SLICE_24.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]
C0TOFCO_DE  ---     0.550 *u/SLICE_24.B0 to */SLICE_24.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 */SLICE_24.FCO to */SLICE_23.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOFCO_D  ---     0.067 */SLICE_23.FCI to */SLICE_23.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 */SLICE_23.FCO to */SLICE_22.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_22.FCI to *u/SLICE_22.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22
ROUTE         1   e 0.001 *u/SLICE_22.F0 to */SLICE_22.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    1.455   (83.8% logic, 16.2% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.532ns delay mg5ahub/SLICE_42 to mg5ahub/SLICE_40 (1.455ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_42.CLK to *b/SLICE_42.Q0 mg5ahub/SLICE_42 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_42.Q0 to *b/SLICE_42.C0 mg5ahub/rom_rd_addr_1
C0TOFCO_DE  ---     0.550 *b/SLICE_42.C0 to */SLICE_42.FCO mg5ahub/SLICE_42
ROUTE         1   e 0.001 */SLICE_42.FCO to */SLICE_41.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_41.FCI to */SLICE_41.FCO mg5ahub/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF0_DE  ---     0.240 */SLICE_40.FCI to *b/SLICE_40.F0 mg5ahub/SLICE_40
ROUTE         1   e 0.001 *b/SLICE_40.F0 to */SLICE_40.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    1.455   (83.8% logic, 16.2% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_262.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_390.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_261.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_267.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_167.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_283.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_268.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_117 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_117.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_147.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_122.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_425 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_425.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_124.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_263.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_127.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_266.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_116.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_168.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_128 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_128.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_265.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_132.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_379 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_379.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_133.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_264.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_129 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_129.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_141.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_451 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_451.CLK to   SLICE_451.Q0 SLICE_451 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_451.Q0 to */SLICE_169.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.487ns delay mg5ahub/SLICE_38 to mg5ahub/SLICE_40 (1.410ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_38.CLK to *b/SLICE_38.Q1 mg5ahub/SLICE_38 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_38.Q1 to *b/SLICE_38.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_38.C1 to */SLICE_38.FCO mg5ahub/SLICE_38
ROUTE         1   e 0.001 */SLICE_38.FCO to */SLICE_42.FCI mg5ahub/rom_rd_addr_cry_0
FCITOFCO_D  ---     0.067 */SLICE_42.FCI to */SLICE_42.FCO mg5ahub/SLICE_42
ROUTE         1   e 0.001 */SLICE_42.FCO to */SLICE_41.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_41.FCI to */SLICE_41.FCO mg5ahub/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF1_DE  ---     0.310 */SLICE_40.FCI to *b/SLICE_40.F1 mg5ahub/SLICE_40
ROUTE         1   e 0.001 *b/SLICE_40.F1 to */SLICE_40.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    1.410   (83.3% logic, 16.7% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.485ns delay mg5ahub/SLICE_38 to mg5ahub/SLICE_39 (1.408ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_38.CLK to *b/SLICE_38.Q1 mg5ahub/SLICE_38 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_38.Q1 to *b/SLICE_38.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_38.C1 to */SLICE_38.FCO mg5ahub/SLICE_38
ROUTE         1   e 0.001 */SLICE_38.FCO to */SLICE_42.FCI mg5ahub/rom_rd_addr_cry_0
FCITOFCO_D  ---     0.067 */SLICE_42.FCI to */SLICE_42.FCO mg5ahub/SLICE_42
ROUTE         1   e 0.001 */SLICE_42.FCO to */SLICE_41.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_41.FCI to */SLICE_41.FCO mg5ahub/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI mg5ahub/rom_rd_addr_cry_4
FCITOFCO_D  ---     0.067 */SLICE_40.FCI to */SLICE_40.FCO mg5ahub/SLICE_40
ROUTE         1   e 0.001 */SLICE_40.FCO to */SLICE_39.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_39.FCI to *b/SLICE_39.F0 mg5ahub/SLICE_39
ROUTE         1   e 0.001 *b/SLICE_39.F0 to */SLICE_39.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.408   (83.2% logic, 16.8% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB4 top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB4 to */SLICE_215.M0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[4] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB0 to */SLICE_213.M0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[0] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_213 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB1 to */SLICE_213.M1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[1] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB7 top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB7 to */SLICE_216.M1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[7] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB2 top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB2 to */SLICE_214.M0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[2] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_215 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB5 top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB5 to */SLICE_215.M1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[5] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_214 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB3 top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB3 to */SLICE_214.M1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[3] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_216 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB6 top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB6 to */SLICE_216.M0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[6] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.464ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (1.387ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_24.CLK to *u/SLICE_24.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_24.Q0 to *u/SLICE_24.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]
C0TOFCO_DE  ---     0.550 *u/SLICE_24.B0 to */SLICE_24.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 */SLICE_24.FCO to */SLICE_23.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_23.FCI to *u/SLICE_23.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 *u/SLICE_23.F0 to */SLICE_23.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[3] (to jtaghub16_jtck)
                  --------
                    1.387   (83.1% logic, 16.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.464ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 (1.387ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_23.CLK to *u/SLICE_23.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_23.Q0 to *u/SLICE_23.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]
C0TOFCO_DE  ---     0.550 *u/SLICE_23.B0 to */SLICE_23.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 */SLICE_23.FCO to */SLICE_22.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_22.FCI to *u/SLICE_22.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22
ROUTE         1   e 0.001 *u/SLICE_22.F0 to */SLICE_22.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    1.387   (83.1% logic, 16.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.464ns delay mg5ahub/SLICE_41 to mg5ahub/SLICE_40 (1.387ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_41.CLK to *b/SLICE_41.Q0 mg5ahub/SLICE_41 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_41.Q0 to *b/SLICE_41.C0 mg5ahub/rom_rd_addr_3
C0TOFCO_DE  ---     0.550 *b/SLICE_41.C0 to */SLICE_41.FCO mg5ahub/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF0_DE  ---     0.240 */SLICE_40.FCI to *b/SLICE_40.F0 mg5ahub/SLICE_40
ROUTE         1   e 0.001 *b/SLICE_40.F0 to */SLICE_40.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    1.387   (83.1% logic, 16.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.464ns delay mg5ahub/SLICE_42 to mg5ahub/SLICE_41 (1.387ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_42.CLK to *b/SLICE_42.Q0 mg5ahub/SLICE_42 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_42.Q0 to *b/SLICE_42.C0 mg5ahub/rom_rd_addr_1
C0TOFCO_DE  ---     0.550 *b/SLICE_42.C0 to */SLICE_42.FCO mg5ahub/SLICE_42
ROUTE         1   e 0.001 */SLICE_42.FCO to */SLICE_41.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF0_DE  ---     0.240 */SLICE_41.FCI to *b/SLICE_41.F0 mg5ahub/SLICE_41
ROUTE         1   e 0.001 *b/SLICE_41.F0 to */SLICE_41.DI0 mg5ahub/rom_rd_addr_s_3 (to jtaghub16_jtck)
                  --------
                    1.387   (83.1% logic, 16.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.464ns delay mg5ahub/SLICE_40 to mg5ahub/SLICE_39 (1.387ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_40.CLK to *b/SLICE_40.Q0 mg5ahub/SLICE_40 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_40.Q0 to *b/SLICE_40.C0 mg5ahub/rom_rd_addr_5
C0TOFCO_DE  ---     0.550 *b/SLICE_40.C0 to */SLICE_40.FCO mg5ahub/SLICE_40
ROUTE         1   e 0.001 */SLICE_40.FCO to */SLICE_39.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_39.FCI to *b/SLICE_39.F0 mg5ahub/SLICE_39
ROUTE         1   e 0.001 *b/SLICE_39.F0 to */SLICE_39.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.387   (83.1% logic, 16.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_88 to SLICE_451 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *b/SLICE_88.Q1 mg5ahub/SLICE_88 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *b/SLICE_88.Q1 to   SLICE_451.M0 mg5ahub/er1_shift_reg_4 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_139 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_139.CLK to */SLICE_139.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_139 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_139.Q0 to */SLICE_108.M1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_128 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_129 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_128.CLK to */SLICE_128.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_128 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_128.Q1 to */SLICE_129.M0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_343 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_284.CLK to */SLICE_284.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_284.Q0 to */SLICE_343.M0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_139 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_284.CLK to */SLICE_284.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_284.Q0 to */SLICE_139.M1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_107.M1 top_reveal_coretop_instance/top_la0_inst_0/addr[14] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_394 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_353.Q0 to */SLICE_394.M0 top_reveal_coretop_instance/top_la0_inst_0/addr_15 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.908 */SLICE_124.Q1 to */SLICE_301.M0 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_353.CLK to */SLICE_353.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_353.Q0 to */SLICE_283.M0 top_reveal_coretop_instance/top_la0_inst_0/addr_15 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_345 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_108.Q1 to */SLICE_345.M0 top_reveal_coretop_instance/top_la0_inst_0/addr[15] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_117 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_118 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_117.CLK to */SLICE_117.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_117 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_117.Q0 to */SLICE_118.M0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_128 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_127.CLK to */SLICE_127.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_127.Q1 to */SLICE_128.M0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_169.CLK to */SLICE_169.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_169.Q0 to */SLICE_391.M0 top_reveal_coretop_instance/top_la0_inst_0/parity_err (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_333 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_284.CLK to */SLICE_284.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_284.Q0 to */SLICE_333.M0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_141.CLK to */SLICE_141.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_141.Q0 to */SLICE_284.M0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_142.M1 top_reveal_coretop_instance/top_la0_inst_0/addr[14] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_138 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_105.Q0 to */SLICE_138.M1 top_reveal_coretop_instance/top_la0_inst_0/addr[8] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_269 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        51   e 0.908 */SLICE_102.Q0 to */SLICE_269.M0 top_reveal_coretop_instance/top_la0_inst_0/addr[0] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        16   e 0.908 */SLICE_107.Q0 to */SLICE_106.M1 top_reveal_coretop_instance/top_la0_inst_0/addr[12] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_425 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_122.Q1 to */SLICE_425.M0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_142 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_107.Q1 to */SLICE_142.M0 top_reveal_coretop_instance/top_la0_inst_0/addr[13] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_342 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_108.Q1 to */SLICE_342.M0 top_reveal_coretop_instance/top_la0_inst_0/addr[15] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_106.Q0 to */SLICE_105.M1 top_reveal_coretop_instance/top_la0_inst_0/addr[10] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        36   e 0.908 */SLICE_103.Q0 to */SLICE_102.M1 top_reveal_coretop_instance/top_la0_inst_0/addr[2] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_89 to mg5ahub/SLICE_88 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_89.CLK to *b/SLICE_89.Q0 mg5ahub/SLICE_89 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *b/SLICE_89.Q0 to *b/SLICE_88.M1 mg5ahub/er1_shift_reg_5 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_89 to mg5ahub/SLICE_98 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_89.CLK to *b/SLICE_89.Q1 mg5ahub/SLICE_89 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *b/SLICE_89.Q1 to *b/SLICE_98.M1 mg5ahub/er1_shift_reg_6 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_90 to mg5ahub/SLICE_99 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_90.CLK to *b/SLICE_90.Q0 mg5ahub/SLICE_90 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *b/SLICE_90.Q0 to *b/SLICE_99.M0 mg5ahub/er1_shift_reg_7 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_91 to mg5ahub/SLICE_90 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_91.CLK to *b/SLICE_91.Q0 mg5ahub/SLICE_91 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *b/SLICE_91.Q0 to *b/SLICE_90.M1 mg5ahub/er1_shift_reg_9 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_90 to mg5ahub/SLICE_99 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_90.CLK to *b/SLICE_90.Q1 mg5ahub/SLICE_90 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *b/SLICE_90.Q1 to *b/SLICE_99.M1 mg5ahub/er1_shift_reg_8 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_92 to mg5ahub/SLICE_91 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_92.CLK to *b/SLICE_92.Q0 mg5ahub/SLICE_92 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *b/SLICE_92.Q0 to *b/SLICE_91.M1 mg5ahub/er1_shift_reg_11 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_94 to mg5ahub/SLICE_93 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_94.CLK to *b/SLICE_94.Q0 mg5ahub/SLICE_94 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *b/SLICE_94.Q0 to *b/SLICE_93.M1 mg5ahub/er1_shift_reg_15 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_198 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_197.CLK to */SLICE_197.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_197 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_197.Q0 to */SLICE_198.M0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_93 to mg5ahub/SLICE_92 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *b/SLICE_93.Q0 mg5ahub/SLICE_93 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *b/SLICE_93.Q0 to *b/SLICE_92.M1 mg5ahub/er1_shift_reg_13 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_95 to mg5ahub/SLICE_94 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_95.CLK to *b/SLICE_95.Q0 mg5ahub/SLICE_95 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *b/SLICE_95.Q0 to *b/SLICE_94.M1 mg5ahub/er1_shift_reg_17 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_96 to mg5ahub/SLICE_95 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_96.CLK to *b/SLICE_96.Q0 mg5ahub/SLICE_96 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *b/SLICE_96.Q0 to *b/SLICE_95.M1 mg5ahub/er1_shift_reg_19 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 to top_reveal_coretop_instance/top_la0_inst_0/SLICE_353 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_108.Q1 to */SLICE_353.M0 top_reveal_coretop_instance/top_la0_inst_0/addr[15] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_88 to mg5ahub/SLICE_87 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *b/SLICE_88.Q0 mg5ahub/SLICE_88 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *b/SLICE_88.Q0 to *b/SLICE_87.M1 mg5ahub/er1_shift_reg_3 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE        10   e 0.908 */SLICE_104.Q0 to */SLICE_103.M1 top_reveal_coretop_instance/top_la0_inst_0/addr[4] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_96 to mg5ahub/SLICE_282 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_96.CLK to *b/SLICE_96.Q1 mg5ahub/SLICE_96 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *b/SLICE_96.Q1 to */SLICE_282.M0 mg5ahub/er1_shift_reg_20 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_89 to mg5ahub/SLICE_98 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_89.CLK to *b/SLICE_89.Q0 mg5ahub/SLICE_89 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *b/SLICE_89.Q0 to *b/SLICE_98.M0 mg5ahub/er1_shift_reg_5 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_138 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_138.CLK to */SLICE_138.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_138 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_138.Q0 to */SLICE_104.M1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_90 to mg5ahub/SLICE_89 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_90.CLK to *b/SLICE_90.Q0 mg5ahub/SLICE_90 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *b/SLICE_90.Q0 to *b/SLICE_89.M1 mg5ahub/er1_shift_reg_7 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_335 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_284.CLK to */SLICE_284.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_284.Q0 to */SLICE_335.M0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_117 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_116.CLK to */SLICE_116.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_116.Q1 to */SLICE_117.M0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.419ns delay mg5ahub/SLICE_38 to mg5ahub/SLICE_41 (1.342ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_38.CLK to *b/SLICE_38.Q1 mg5ahub/SLICE_38 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_38.Q1 to *b/SLICE_38.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_38.C1 to */SLICE_38.FCO mg5ahub/SLICE_38
ROUTE         1   e 0.001 */SLICE_38.FCO to */SLICE_42.FCI mg5ahub/rom_rd_addr_cry_0
FCITOFCO_D  ---     0.067 */SLICE_42.FCI to */SLICE_42.FCO mg5ahub/SLICE_42
ROUTE         1   e 0.001 */SLICE_42.FCO to */SLICE_41.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF1_DE  ---     0.310 */SLICE_41.FCI to *b/SLICE_41.F1 mg5ahub/SLICE_41
ROUTE         1   e 0.001 *b/SLICE_41.F1 to */SLICE_41.DI1 mg5ahub/rom_rd_addr_s_4 (to jtaghub16_jtck)
                  --------
                    1.342   (82.5% logic, 17.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.419ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (1.342ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_25.CLK to *u/SLICE_25.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_25.Q1 to *u/SLICE_25.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_25.B1 to */SLICE_25.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25
ROUTE         1   e 0.001 */SLICE_25.FCO to */SLICE_24.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_24.FCI to */SLICE_24.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 */SLICE_24.FCO to */SLICE_23.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_23.FCI to *u/SLICE_23.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 *u/SLICE_23.F1 to */SLICE_23.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    1.342   (82.5% logic, 17.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.419ns delay mg5ahub/SLICE_42 to mg5ahub/SLICE_40 (1.342ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_42.CLK to *b/SLICE_42.Q1 mg5ahub/SLICE_42 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_42.Q1 to *b/SLICE_42.C1 mg5ahub/rom_rd_addr_2
C1TOFCO_DE  ---     0.367 *b/SLICE_42.C1 to */SLICE_42.FCO mg5ahub/SLICE_42
ROUTE         1   e 0.001 */SLICE_42.FCO to */SLICE_41.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_41.FCI to */SLICE_41.FCO mg5ahub/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF1_DE  ---     0.310 */SLICE_40.FCI to *b/SLICE_40.F1 mg5ahub/SLICE_40
ROUTE         1   e 0.001 *b/SLICE_40.F1 to */SLICE_40.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    1.342   (82.5% logic, 17.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.417ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 (1.340ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_25.CLK to *u/SLICE_25.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_25.Q1 to *u/SLICE_25.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_25.B1 to */SLICE_25.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25
ROUTE         1   e 0.001 */SLICE_25.FCO to */SLICE_24.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_24.FCI to */SLICE_24.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 */SLICE_24.FCO to */SLICE_23.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOFCO_D  ---     0.067 */SLICE_23.FCI to */SLICE_23.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 */SLICE_23.FCO to */SLICE_22.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_22.FCI to *u/SLICE_22.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22
ROUTE         1   e 0.001 *u/SLICE_22.F0 to */SLICE_22.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    1.340   (82.4% logic, 17.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.417ns delay mg5ahub/SLICE_42 to mg5ahub/SLICE_39 (1.340ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_42.CLK to *b/SLICE_42.Q1 mg5ahub/SLICE_42 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_42.Q1 to *b/SLICE_42.C1 mg5ahub/rom_rd_addr_2
C1TOFCO_DE  ---     0.367 *b/SLICE_42.C1 to */SLICE_42.FCO mg5ahub/SLICE_42
ROUTE         1   e 0.001 */SLICE_42.FCO to */SLICE_41.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_41.FCI to */SLICE_41.FCO mg5ahub/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI mg5ahub/rom_rd_addr_cry_4
FCITOFCO_D  ---     0.067 */SLICE_40.FCI to */SLICE_40.FCO mg5ahub/SLICE_40
ROUTE         1   e 0.001 */SLICE_40.FCO to */SLICE_39.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_39.FCI to *b/SLICE_39.F0 mg5ahub/SLICE_39
ROUTE         1   e 0.001 *b/SLICE_39.F0 to */SLICE_39.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.340   (82.4% logic, 17.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.417ns delay mg5ahub/SLICE_38 to mg5ahub/SLICE_40 (1.340ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_38.CLK to *b/SLICE_38.Q1 mg5ahub/SLICE_38 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_38.Q1 to *b/SLICE_38.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_38.C1 to */SLICE_38.FCO mg5ahub/SLICE_38
ROUTE         1   e 0.001 */SLICE_38.FCO to */SLICE_42.FCI mg5ahub/rom_rd_addr_cry_0
FCITOFCO_D  ---     0.067 */SLICE_42.FCI to */SLICE_42.FCO mg5ahub/SLICE_42
ROUTE         1   e 0.001 */SLICE_42.FCO to */SLICE_41.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_41.FCI to */SLICE_41.FCO mg5ahub/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF0_DE  ---     0.240 */SLICE_40.FCI to *b/SLICE_40.F0 mg5ahub/SLICE_40
ROUTE         1   e 0.001 *b/SLICE_40.F0 to */SLICE_40.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    1.340   (82.4% logic, 17.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.381ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (1.304ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_248.CLK to */SLICE_248.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_248.Q0 to */SLICE_248.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE        20   e 0.232 */SLICE_248.F1 to */SLICE_248.A0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_248.A0 to */SLICE_248.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    1.304   (64.3% logic, 35.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.381ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (1.304ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_268.Q0 to */SLICE_268.C1 top_reveal_coretop_instance/top_la0_inst_0/wr_din[14]
CTOF_DEL    ---     0.238 */SLICE_268.C1 to */SLICE_268.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.232 */SLICE_268.F1 to */SLICE_268.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_268.D0 to */SLICE_268.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i (to jtaghub16_jtck)
                  --------
                    1.304   (64.3% logic, 35.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.351ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (1.274ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_24.CLK to *u/SLICE_24.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_24.Q1 to *u/SLICE_24.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]
C1TOFCO_DE  ---     0.367 *u/SLICE_24.B1 to */SLICE_24.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 */SLICE_24.FCO to */SLICE_23.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_23.FCI to *u/SLICE_23.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 *u/SLICE_23.F1 to */SLICE_23.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    1.274   (81.6% logic, 18.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.351ns delay mg5ahub/SLICE_38 to mg5ahub/SLICE_42 (1.274ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_38.CLK to *b/SLICE_38.Q1 mg5ahub/SLICE_38 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_38.Q1 to *b/SLICE_38.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_38.C1 to */SLICE_38.FCO mg5ahub/SLICE_38
ROUTE         1   e 0.001 */SLICE_38.FCO to */SLICE_42.FCI mg5ahub/rom_rd_addr_cry_0
FCITOF1_DE  ---     0.310 */SLICE_42.FCI to *b/SLICE_42.F1 mg5ahub/SLICE_42
ROUTE         1   e 0.001 *b/SLICE_42.F1 to */SLICE_42.DI1 mg5ahub/rom_rd_addr_s_2 (to jtaghub16_jtck)
                  --------
                    1.274   (81.6% logic, 18.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.351ns delay mg5ahub/SLICE_41 to mg5ahub/SLICE_40 (1.274ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_41.CLK to *b/SLICE_41.Q1 mg5ahub/SLICE_41 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_41.Q1 to *b/SLICE_41.C1 mg5ahub/rom_rd_addr_4
C1TOFCO_DE  ---     0.367 *b/SLICE_41.C1 to */SLICE_41.FCO mg5ahub/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF1_DE  ---     0.310 */SLICE_40.FCI to *b/SLICE_40.F1 mg5ahub/SLICE_40
ROUTE         1   e 0.001 *b/SLICE_40.F1 to */SLICE_40.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    1.274   (81.6% logic, 18.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.351ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (1.274ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_25.CLK to *u/SLICE_25.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_25.Q1 to *u/SLICE_25.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_25.B1 to */SLICE_25.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25
ROUTE         1   e 0.001 */SLICE_25.FCO to */SLICE_24.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOF1_DE  ---     0.310 */SLICE_24.FCI to *u/SLICE_24.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 *u/SLICE_24.F1 to */SLICE_24.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[2] (to jtaghub16_jtck)
                  --------
                    1.274   (81.6% logic, 18.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.351ns delay mg5ahub/SLICE_42 to mg5ahub/SLICE_41 (1.274ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_42.CLK to *b/SLICE_42.Q1 mg5ahub/SLICE_42 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_42.Q1 to *b/SLICE_42.C1 mg5ahub/rom_rd_addr_2
C1TOFCO_DE  ---     0.367 *b/SLICE_42.C1 to */SLICE_42.FCO mg5ahub/SLICE_42
ROUTE         1   e 0.001 */SLICE_42.FCO to */SLICE_41.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF1_DE  ---     0.310 */SLICE_41.FCI to *b/SLICE_41.F1 mg5ahub/SLICE_41
ROUTE         1   e 0.001 *b/SLICE_41.F1 to */SLICE_41.DI1 mg5ahub/rom_rd_addr_s_4 (to jtaghub16_jtck)
                  --------
                    1.274   (81.6% logic, 18.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.349ns delay mg5ahub/SLICE_42 to mg5ahub/SLICE_40 (1.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_42.CLK to *b/SLICE_42.Q1 mg5ahub/SLICE_42 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_42.Q1 to *b/SLICE_42.C1 mg5ahub/rom_rd_addr_2
C1TOFCO_DE  ---     0.367 *b/SLICE_42.C1 to */SLICE_42.FCO mg5ahub/SLICE_42
ROUTE         1   e 0.001 */SLICE_42.FCO to */SLICE_41.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_41.FCI to */SLICE_41.FCO mg5ahub/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF0_DE  ---     0.240 */SLICE_40.FCI to *b/SLICE_40.F0 mg5ahub/SLICE_40
ROUTE         1   e 0.001 *b/SLICE_40.F0 to */SLICE_40.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    1.272   (81.5% logic, 18.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 (1.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_24.CLK to *u/SLICE_24.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_24.Q1 to *u/SLICE_24.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]
C1TOFCO_DE  ---     0.367 *u/SLICE_24.B1 to */SLICE_24.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 */SLICE_24.FCO to */SLICE_23.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOFCO_D  ---     0.067 */SLICE_23.FCI to */SLICE_23.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 */SLICE_23.FCO to */SLICE_22.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_22.FCI to *u/SLICE_22.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22
ROUTE         1   e 0.001 *u/SLICE_22.F0 to */SLICE_22.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    1.272   (81.5% logic, 18.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.349ns delay mg5ahub/SLICE_41 to mg5ahub/SLICE_39 (1.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_41.CLK to *b/SLICE_41.Q1 mg5ahub/SLICE_41 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_41.Q1 to *b/SLICE_41.C1 mg5ahub/rom_rd_addr_4
C1TOFCO_DE  ---     0.367 *b/SLICE_41.C1 to */SLICE_41.FCO mg5ahub/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI mg5ahub/rom_rd_addr_cry_4
FCITOFCO_D  ---     0.067 */SLICE_40.FCI to */SLICE_40.FCO mg5ahub/SLICE_40
ROUTE         1   e 0.001 */SLICE_40.FCO to */SLICE_39.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_39.FCI to *b/SLICE_39.F0 mg5ahub/SLICE_39
ROUTE         1   e 0.001 *b/SLICE_39.F0 to */SLICE_39.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.272   (81.5% logic, 18.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.349ns delay mg5ahub/SLICE_38 to mg5ahub/SLICE_41 (1.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_38.CLK to *b/SLICE_38.Q1 mg5ahub/SLICE_38 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_38.Q1 to *b/SLICE_38.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_38.C1 to */SLICE_38.FCO mg5ahub/SLICE_38
ROUTE         1   e 0.001 */SLICE_38.FCO to */SLICE_42.FCI mg5ahub/rom_rd_addr_cry_0
FCITOFCO_D  ---     0.067 */SLICE_42.FCI to */SLICE_42.FCO mg5ahub/SLICE_42
ROUTE         1   e 0.001 */SLICE_42.FCO to */SLICE_41.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF0_DE  ---     0.240 */SLICE_41.FCI to *b/SLICE_41.F0 mg5ahub/SLICE_41
ROUTE         1   e 0.001 *b/SLICE_41.F0 to */SLICE_41.DI0 mg5ahub/rom_rd_addr_s_3 (to jtaghub16_jtck)
                  --------
                    1.272   (81.5% logic, 18.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.349ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (1.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_25.CLK to *u/SLICE_25.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_25.Q1 to *u/SLICE_25.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_25.B1 to */SLICE_25.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25
ROUTE         1   e 0.001 */SLICE_25.FCO to */SLICE_24.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_24.FCI to */SLICE_24.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 */SLICE_24.FCO to */SLICE_23.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_23.FCI to *u/SLICE_23.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 *u/SLICE_23.F0 to */SLICE_23.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[3] (to jtaghub16_jtck)
                  --------
                    1.272   (81.5% logic, 18.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.291ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (1.065ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_121.CLK to */SLICE_121.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_121.Q0 to */SLICE_121.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_121.A1 to */SLICE_121.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121
ROUTE         1   e 0.232 */SLICE_121.F1 to */SLICE_121.CE top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    1.065   (56.4% logic, 43.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay mg5ahub/SLICE_42 to mg5ahub/SLICE_41 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_42.CLK to *b/SLICE_42.Q1 mg5ahub/SLICE_42 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_42.Q1 to *b/SLICE_42.C1 mg5ahub/rom_rd_addr_2
C1TOFCO_DE  ---     0.367 *b/SLICE_42.C1 to */SLICE_42.FCO mg5ahub/SLICE_42
ROUTE         1   e 0.001 */SLICE_42.FCO to */SLICE_41.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF0_DE  ---     0.240 */SLICE_41.FCI to *b/SLICE_41.F0 mg5ahub/SLICE_41
ROUTE         1   e 0.001 *b/SLICE_41.F0 to */SLICE_41.DI0 mg5ahub/rom_rd_addr_s_3 (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_25.CLK to *u/SLICE_25.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_25.Q1 to *u/SLICE_25.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_25.B1 to */SLICE_25.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25
ROUTE         1   e 0.001 */SLICE_25.FCO to */SLICE_24.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOF0_DE  ---     0.240 */SLICE_24.FCI to *u/SLICE_24.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 *u/SLICE_24.F0 to */SLICE_24.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[1] (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_24.CLK to *u/SLICE_24.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_24.Q1 to *u/SLICE_24.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]
C1TOFCO_DE  ---     0.367 *u/SLICE_24.B1 to */SLICE_24.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 */SLICE_24.FCO to */SLICE_23.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_23.FCI to *u/SLICE_23.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 *u/SLICE_23.F0 to */SLICE_23.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[3] (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay mg5ahub/SLICE_40 to mg5ahub/SLICE_39 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_40.CLK to *b/SLICE_40.Q1 mg5ahub/SLICE_40 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_40.Q1 to *b/SLICE_40.C1 mg5ahub/rom_rd_addr_6
C1TOFCO_DE  ---     0.367 *b/SLICE_40.C1 to */SLICE_40.FCO mg5ahub/SLICE_40
ROUTE         1   e 0.001 */SLICE_40.FCO to */SLICE_39.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_39.FCI to *b/SLICE_39.F0 mg5ahub/SLICE_39
ROUTE         1   e 0.001 *b/SLICE_39.F0 to */SLICE_39.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay mg5ahub/SLICE_38 to mg5ahub/SLICE_42 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_38.CLK to *b/SLICE_38.Q1 mg5ahub/SLICE_38 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_38.Q1 to *b/SLICE_38.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_38.C1 to */SLICE_38.FCO mg5ahub/SLICE_38
ROUTE         1   e 0.001 */SLICE_38.FCO to */SLICE_42.FCI mg5ahub/rom_rd_addr_cry_0
FCITOF0_DE  ---     0.240 */SLICE_42.FCI to *b/SLICE_42.F0 mg5ahub/SLICE_42
ROUTE         1   e 0.001 *b/SLICE_42.F0 to */SLICE_42.DI0 mg5ahub/rom_rd_addr_s_1 (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay mg5ahub/SLICE_41 to mg5ahub/SLICE_40 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_41.CLK to *b/SLICE_41.Q1 mg5ahub/SLICE_41 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_41.Q1 to *b/SLICE_41.C1 mg5ahub/rom_rd_addr_4
C1TOFCO_DE  ---     0.367 *b/SLICE_41.C1 to */SLICE_41.FCO mg5ahub/SLICE_41
ROUTE         1   e 0.001 */SLICE_41.FCO to */SLICE_40.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF0_DE  ---     0.240 */SLICE_40.FCI to *b/SLICE_40.F0 mg5ahub/SLICE_40
ROUTE         1   e 0.001 *b/SLICE_40.F0 to */SLICE_40.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_23.CLK to *u/SLICE_23.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_23.Q1 to *u/SLICE_23.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]
C1TOFCO_DE  ---     0.367 *u/SLICE_23.B1 to */SLICE_23.FCO top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 */SLICE_23.FCO to */SLICE_22.FCI top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_22.FCI to *u/SLICE_22.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22
ROUTE         1   e 0.001 *u/SLICE_22.F0 to */SLICE_22.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.134ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (1.271ns delay and -0.137ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_199.CLK to */SLICE_199.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_199.Q0 to *f5_0_0_0.ADB3 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.134ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (1.271ns delay and -0.137ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_199.CLK to */SLICE_199.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_199.Q1 to *f5_0_0_0.ADB4 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.134ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (1.271ns delay and -0.137ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_200.CLK to */SLICE_200.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_200.Q0 to *f5_0_0_0.ADB5 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.134ns delay top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (1.271ns delay and -0.137ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_201.CLK to */SLICE_201.Q0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_201 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_201.Q0 to *f5_0_0_0.ADB7 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.134ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (1.271ns delay and -0.137ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_200.CLK to */SLICE_200.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_200.Q1 to *f5_0_0_0.ADB6 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.072ns delay mg5ahub/SLICE_86 to mg5ahub/SLICE_86 (0.995ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_86.CLK to *b/SLICE_86.Q0 mg5ahub/SLICE_86 (from jtaghub16_jtck)
ROUTE         4   e 0.232 *b/SLICE_86.Q0 to *b/SLICE_86.B0 mg5ahub/bit_count_3
CTOOFX_DEL  ---     0.399 *b/SLICE_86.B0 to *SLICE_86.OFX0 mg5ahub/SLICE_86
ROUTE         1   e 0.001 *SLICE_86.OFX0 to */SLICE_86.DI0 mg5ahub/N_47_i (to jtaghub16_jtck)
                  --------
                    0.995   (76.6% logic, 23.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.040ns delay mg5ahub/SLICE_40 to mg5ahub/SLICE_40 (0.963ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_40.CLK to *b/SLICE_40.Q0 mg5ahub/SLICE_40 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_40.Q0 to *b/SLICE_40.C0 mg5ahub/rom_rd_addr_5
CTOF1_DEL   ---     0.367 *b/SLICE_40.C0 to *b/SLICE_40.F1 mg5ahub/SLICE_40
ROUTE         1   e 0.001 *b/SLICE_40.F1 to */SLICE_40.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    0.963   (75.8% logic, 24.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.040ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (0.963ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_24.CLK to *u/SLICE_24.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_24.Q0 to *u/SLICE_24.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]
CTOF1_DEL   ---     0.367 *u/SLICE_24.B0 to *u/SLICE_24.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 *u/SLICE_24.F1 to */SLICE_24.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[2] (to jtaghub16_jtck)
                  --------
                    0.963   (75.8% logic, 24.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.040ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (0.963ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_23.CLK to *u/SLICE_23.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_23.Q0 to *u/SLICE_23.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]
CTOF1_DEL   ---     0.367 *u/SLICE_23.B0 to *u/SLICE_23.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 *u/SLICE_23.F1 to */SLICE_23.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    0.963   (75.8% logic, 24.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.040ns delay mg5ahub/SLICE_42 to mg5ahub/SLICE_42 (0.963ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_42.CLK to *b/SLICE_42.Q0 mg5ahub/SLICE_42 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_42.Q0 to *b/SLICE_42.C0 mg5ahub/rom_rd_addr_1
CTOF1_DEL   ---     0.367 *b/SLICE_42.C0 to *b/SLICE_42.F1 mg5ahub/SLICE_42
ROUTE         1   e 0.001 *b/SLICE_42.F1 to */SLICE_42.DI1 mg5ahub/rom_rd_addr_s_2 (to jtaghub16_jtck)
                  --------
                    0.963   (75.8% logic, 24.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.040ns delay mg5ahub/SLICE_41 to mg5ahub/SLICE_41 (0.963ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_41.CLK to *b/SLICE_41.Q0 mg5ahub/SLICE_41 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_41.Q0 to *b/SLICE_41.C0 mg5ahub/rom_rd_addr_3
CTOF1_DEL   ---     0.367 *b/SLICE_41.C0 to *b/SLICE_41.F1 mg5ahub/SLICE_41
ROUTE         1   e 0.001 *b/SLICE_41.F1 to */SLICE_41.DI1 mg5ahub/rom_rd_addr_s_4 (to jtaghub16_jtck)
                  --------
                    0.963   (75.8% logic, 24.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_85 to mg5ahub/SLICE_85 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_85.CLK to *b/SLICE_85.Q0 mg5ahub/SLICE_85 (from jtaghub16_jtck)
ROUTE         4   e 0.232 *b/SLICE_85.Q0 to *b/SLICE_85.B0 mg5ahub/bit_count_2
CTOF_DEL    ---     0.238 *b/SLICE_85.B0 to *b/SLICE_85.F0 mg5ahub/SLICE_85
ROUTE         1   e 0.001 *b/SLICE_85.F0 to */SLICE_85.DI0 mg5ahub/N_48_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_84 to mg5ahub/SLICE_84 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_84.CLK to *b/SLICE_84.Q0 mg5ahub/SLICE_84 (from jtaghub16_jtck)
ROUTE         6   e 0.232 *b/SLICE_84.Q0 to *b/SLICE_84.A0 mg5ahub/bit_count_0
CTOF_DEL    ---     0.238 *b/SLICE_84.A0 to *b/SLICE_84.F0 mg5ahub/SLICE_84
ROUTE         1   e 0.001 *b/SLICE_84.F0 to */SLICE_84.DI0 mg5ahub/bit_count_3_iv_0_m4_0 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_155.CLK to */SLICE_155.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_155.Q0 to */SLICE_155.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]
CTOF_DEL    ---     0.238 */SLICE_155.B1 to */SLICE_155.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155
ROUTE         1   e 0.001 */SLICE_155.F1 to *SLICE_155.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[15] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_151.CLK to */SLICE_151.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_151.Q0 to */SLICE_151.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]
CTOF_DEL    ---     0.238 */SLICE_151.B1 to */SLICE_151.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F1 to *SLICE_151.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[7] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_39 to mg5ahub/SLICE_39 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_39.CLK to *b/SLICE_39.Q0 mg5ahub/SLICE_39 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_39.Q0 to *b/SLICE_39.C0 mg5ahub/rom_rd_addr_7
CTOF_DEL    ---     0.238 *b/SLICE_39.C0 to *b/SLICE_39.F0 mg5ahub/SLICE_39
ROUTE         1   e 0.001 *b/SLICE_39.F0 to */SLICE_39.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_84 to mg5ahub/SLICE_84 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_84.CLK to *b/SLICE_84.Q1 mg5ahub/SLICE_84 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *b/SLICE_84.Q1 to *b/SLICE_84.B1 mg5ahub/bit_count_1
CTOF_DEL    ---     0.238 *b/SLICE_84.B1 to *b/SLICE_84.F1 mg5ahub/SLICE_84
ROUTE         1   e 0.001 *b/SLICE_84.F1 to */SLICE_84.DI1 mg5ahub/N_49_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_133.CLK to */SLICE_133.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_133.Q0 to */SLICE_133.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker
CTOF_DEL    ---     0.238 */SLICE_133.D0 to */SLICE_133.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133
ROUTE         1   e 0.001 */SLICE_133.F0 to *SLICE_133.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker_4 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_147.Q0 to */SLICE_147.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_154.CLK to */SLICE_154.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_154.Q0 to */SLICE_154.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]
CTOF_DEL    ---     0.238 */SLICE_154.B1 to */SLICE_154.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154
ROUTE         1   e 0.001 */SLICE_154.F1 to *SLICE_154.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[13] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_148.CLK to */SLICE_148.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148 (from jtaghub16_jtck)
ROUTE         5   e 0.232 */SLICE_148.Q0 to */SLICE_148.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]
CTOF_DEL    ---     0.238 */SLICE_148.B1 to */SLICE_148.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148
ROUTE         1   e 0.001 */SLICE_148.F1 to *SLICE_148.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[1] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_159.CLK to */SLICE_159.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_159.Q0 to */SLICE_159.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]
CTOF_DEL    ---     0.238 */SLICE_159.A1 to */SLICE_159.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159
ROUTE         1   e 0.001 */SLICE_159.F1 to *SLICE_159.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[1] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_250.CLK to */SLICE_250.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250 (from jtaghub16_jtck)
ROUTE         6   e 0.232 */SLICE_250.Q0 to */SLICE_250.C0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_250.C0 to */SLICE_250.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250
ROUTE         2   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_149.Q0 to */SLICE_149.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]
CTOF_DEL    ---     0.238 */SLICE_149.B1 to */SLICE_149.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F1 to *SLICE_149.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[3] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_166.CLK to */SLICE_166.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_166.Q0 to */SLICE_166.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]
CTOF_DEL    ---     0.238 */SLICE_166.A1 to */SLICE_166.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166
ROUTE         1   e 0.001 */SLICE_166.F1 to *SLICE_166.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[15] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_41 to mg5ahub/SLICE_41 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_41.CLK to *b/SLICE_41.Q1 mg5ahub/SLICE_41 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_41.Q1 to *b/SLICE_41.C1 mg5ahub/rom_rd_addr_4
CTOF_DEL    ---     0.238 *b/SLICE_41.C1 to *b/SLICE_41.F1 mg5ahub/SLICE_41
ROUTE         1   e 0.001 *b/SLICE_41.F1 to */SLICE_41.DI1 mg5ahub/rom_rd_addr_s_4 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_162.CLK to */SLICE_162.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_162.Q0 to */SLICE_162.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]
CTOF_DEL    ---     0.238 */SLICE_162.A1 to */SLICE_162.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162
ROUTE         1   e 0.001 */SLICE_162.F1 to *SLICE_162.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[7] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_160.CLK to */SLICE_160.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_160.Q0 to */SLICE_160.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]
CTOF_DEL    ---     0.238 */SLICE_160.A1 to */SLICE_160.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160
ROUTE         1   e 0.001 */SLICE_160.F1 to *SLICE_160.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[3] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_85 to mg5ahub/SLICE_85 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_85.CLK to *b/SLICE_85.Q1 mg5ahub/SLICE_85 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_85.Q1 to *b/SLICE_85.A1 mg5ahub/bit_count_4
CTOF_DEL    ---     0.238 *b/SLICE_85.A1 to *b/SLICE_85.F1 mg5ahub/SLICE_85
ROUTE         1   e 0.001 *b/SLICE_85.F1 to */SLICE_85.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_42 to mg5ahub/SLICE_42 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_42.CLK to *b/SLICE_42.Q0 mg5ahub/SLICE_42 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_42.Q0 to *b/SLICE_42.C0 mg5ahub/rom_rd_addr_1
CTOF_DEL    ---     0.238 *b/SLICE_42.C0 to *b/SLICE_42.F0 mg5ahub/SLICE_42
ROUTE         1   e 0.001 *b/SLICE_42.F0 to */SLICE_42.DI0 mg5ahub/rom_rd_addr_s_1 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_42 to mg5ahub/SLICE_42 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_42.CLK to *b/SLICE_42.Q1 mg5ahub/SLICE_42 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_42.Q1 to *b/SLICE_42.C1 mg5ahub/rom_rd_addr_2
CTOF_DEL    ---     0.238 *b/SLICE_42.C1 to *b/SLICE_42.F1 mg5ahub/SLICE_42
ROUTE         1   e 0.001 *b/SLICE_42.F1 to */SLICE_42.DI1 mg5ahub/rom_rd_addr_s_2 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_40 to mg5ahub/SLICE_40 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_40.CLK to *b/SLICE_40.Q0 mg5ahub/SLICE_40 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_40.Q0 to *b/SLICE_40.C0 mg5ahub/rom_rd_addr_5
CTOF_DEL    ---     0.238 *b/SLICE_40.C0 to *b/SLICE_40.F0 mg5ahub/SLICE_40
ROUTE         1   e 0.001 *b/SLICE_40.F0 to */SLICE_40.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_260.CLK to */SLICE_260.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260 (from jtaghub16_jtck)
ROUTE         6   e 0.232 */SLICE_260.Q0 to */SLICE_260.B0 top_reveal_coretop_instance/top_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_260.B0 to */SLICE_260.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260
ROUTE         1   e 0.001 */SLICE_260.F0 to *SLICE_260.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_end_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_152.CLK to */SLICE_152.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_152.Q0 to */SLICE_152.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]
CTOF_DEL    ---     0.238 */SLICE_152.B1 to */SLICE_152.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152
ROUTE         1   e 0.001 */SLICE_152.F1 to *SLICE_152.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[9] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_150.CLK to */SLICE_150.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_150.Q0 to */SLICE_150.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]
CTOF_DEL    ---     0.238 */SLICE_150.B1 to */SLICE_150.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F1 to *SLICE_150.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[5] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_165.CLK to */SLICE_165.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_165.Q0 to */SLICE_165.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]
CTOF_DEL    ---     0.238 */SLICE_165.A1 to */SLICE_165.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165
ROUTE         1   e 0.001 */SLICE_165.F1 to *SLICE_165.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[13] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_163.CLK to */SLICE_163.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_163.Q0 to */SLICE_163.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]
CTOF_DEL    ---     0.238 */SLICE_163.A1 to */SLICE_163.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163
ROUTE         1   e 0.001 */SLICE_163.F1 to *SLICE_163.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[9] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_161.CLK to */SLICE_161.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_161.Q0 to */SLICE_161.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]
CTOF_DEL    ---     0.238 */SLICE_161.A1 to */SLICE_161.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161
ROUTE         1   e 0.001 */SLICE_161.F1 to *SLICE_161.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[5] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_38 to mg5ahub/SLICE_38 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_38.CLK to *b/SLICE_38.Q1 mg5ahub/SLICE_38 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_38.Q1 to *b/SLICE_38.C1 mg5ahub/rom_rd_addr_0
CTOF_DEL    ---     0.238 *b/SLICE_38.C1 to *b/SLICE_38.F1 mg5ahub/SLICE_38
ROUTE         1   e 0.001 *b/SLICE_38.F1 to */SLICE_38.DI1 mg5ahub/rom_rd_addr_s_0 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_164.CLK to */SLICE_164.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_164.Q0 to */SLICE_164.A1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]
CTOF_DEL    ---     0.238 */SLICE_164.A1 to */SLICE_164.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164
ROUTE         1   e 0.001 */SLICE_164.F1 to *SLICE_164.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[11] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_40 to mg5ahub/SLICE_40 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_40.CLK to *b/SLICE_40.Q1 mg5ahub/SLICE_40 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_40.Q1 to *b/SLICE_40.C1 mg5ahub/rom_rd_addr_6
CTOF_DEL    ---     0.238 *b/SLICE_40.C1 to *b/SLICE_40.F1 mg5ahub/SLICE_40
ROUTE         1   e 0.001 *b/SLICE_40.F1 to */SLICE_40.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_23.CLK to *u/SLICE_23.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_23.Q1 to *u/SLICE_23.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]
CTOF_DEL    ---     0.238 *u/SLICE_23.B1 to *u/SLICE_23.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 *u/SLICE_23.F1 to */SLICE_23.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_25.CLK to *u/SLICE_25.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_25.Q1 to *u/SLICE_25.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]
CTOF_DEL    ---     0.238 *u/SLICE_25.B1 to *u/SLICE_25.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25
ROUTE         1   e 0.001 *u/SLICE_25.F1 to */SLICE_25.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[0] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_22.CLK to *u/SLICE_22.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_22.Q0 to *u/SLICE_22.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]
CTOF_DEL    ---     0.238 *u/SLICE_22.B0 to *u/SLICE_22.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22
ROUTE         1   e 0.001 *u/SLICE_22.F0 to */SLICE_22.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_153.CLK to */SLICE_153.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_153.Q0 to */SLICE_153.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]
CTOF_DEL    ---     0.238 */SLICE_153.B1 to */SLICE_153.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153
ROUTE         1   e 0.001 */SLICE_153.F1 to *SLICE_153.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[11] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_23.CLK to *u/SLICE_23.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_23.Q0 to *u/SLICE_23.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]
CTOF_DEL    ---     0.238 *u/SLICE_23.B0 to *u/SLICE_23.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23
ROUTE         1   e 0.001 *u/SLICE_23.F0 to */SLICE_23.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[3] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_168.CLK to */SLICE_168.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_168.Q0 to */SLICE_168.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_168.C0 to */SLICE_168.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168
ROUTE         1   e 0.001 */SLICE_168.F0 to *SLICE_168.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en_3 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_24.CLK to *u/SLICE_24.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_24.Q1 to *u/SLICE_24.B1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]
CTOF_DEL    ---     0.238 *u/SLICE_24.B1 to *u/SLICE_24.F1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 *u/SLICE_24.F1 to */SLICE_24.DI1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[2] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_84 to mg5ahub/SLICE_84 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_84.CLK to *b/SLICE_84.Q0 mg5ahub/SLICE_84 (from jtaghub16_jtck)
ROUTE         6   e 0.232 *b/SLICE_84.Q0 to *b/SLICE_84.A1 mg5ahub/bit_count_0
CTOF_DEL    ---     0.238 *b/SLICE_84.A1 to *b/SLICE_84.F1 mg5ahub/SLICE_84
ROUTE         1   e 0.001 *b/SLICE_84.F1 to */SLICE_84.DI1 mg5ahub/N_49_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_141.CLK to */SLICE_141.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_141.Q0 to */SLICE_141.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]
CTOF_DEL    ---     0.238 */SLICE_141.D0 to */SLICE_141.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141
ROUTE         1   e 0.001 */SLICE_141.F0 to *SLICE_141.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14[35] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_24.CLK to *u/SLICE_24.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_24.Q0 to *u/SLICE_24.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]
CTOF_DEL    ---     0.238 *u/SLICE_24.B0 to *u/SLICE_24.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24
ROUTE         1   e 0.001 *u/SLICE_24.F0 to */SLICE_24.DI0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[1] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_41 to mg5ahub/SLICE_41 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_41.CLK to *b/SLICE_41.Q0 mg5ahub/SLICE_41 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_41.Q0 to *b/SLICE_41.C0 mg5ahub/rom_rd_addr_3
CTOF_DEL    ---     0.238 *b/SLICE_41.C0 to *b/SLICE_41.F0 mg5ahub/SLICE_41
ROUTE         1   e 0.001 *b/SLICE_41.F0 to */SLICE_41.DI0 mg5ahub/rom_rd_addr_s_3 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_95 to mg5ahub/SLICE_95 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_95.CLK to *b/SLICE_95.Q1 mg5ahub/SLICE_95 (from jtaghub16_jtck)
ROUTE         1   e 0.232 *b/SLICE_95.Q1 to *b/SLICE_95.M0 mg5ahub/er1_shift_reg_18 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124 (from jtaghub16_jtck)
ROUTE        22   e 0.232 */SLICE_124.Q1 to */SLICE_124.M0 top_reveal_coretop_instance/top_la0_inst_0/jshift_d1 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_128 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_128 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_128.CLK to */SLICE_128.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_128 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_128.Q0 to */SLICE_128.M1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE        19   e 0.232 */SLICE_105.Q1 to */SLICE_105.M0 top_reveal_coretop_instance/top_la0_inst_0/addr[9] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE        43   e 0.232 */SLICE_102.Q1 to */SLICE_102.M0 top_reveal_coretop_instance/top_la0_inst_0/addr[1] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_89 to mg5ahub/SLICE_89 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_89.CLK to *b/SLICE_89.Q1 mg5ahub/SLICE_89 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_89.Q1 to *b/SLICE_89.M0 mg5ahub/er1_shift_reg_6 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_116.CLK to */SLICE_116.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_116.Q0 to */SLICE_116.M1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122 (from jtaghub16_jtck)
ROUTE         8   e 0.232 */SLICE_122.Q0 to */SLICE_122.M1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_127.CLK to */SLICE_127.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_127.Q0 to */SLICE_127.M1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_129 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_129 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_129.CLK to */SLICE_129.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_129 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_129.Q0 to */SLICE_129.M1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         6   e 0.232 */SLICE_108.Q1 to */SLICE_108.M0 top_reveal_coretop_instance/top_la0_inst_0/addr[15] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_103.Q1 to */SLICE_103.M0 top_reveal_coretop_instance/top_la0_inst_0/addr[3] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_198 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_198 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_198 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_198.Q0 to */SLICE_198.M1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_118 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_118 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_118.Q0 to */SLICE_118.M1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_90 to mg5ahub/SLICE_90 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_90.CLK to *b/SLICE_90.Q1 mg5ahub/SLICE_90 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_90.Q1 to *b/SLICE_90.M0 mg5ahub/er1_shift_reg_8 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_92 to mg5ahub/SLICE_92 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_92.CLK to *b/SLICE_92.Q1 mg5ahub/SLICE_92 (from jtaghub16_jtck)
ROUTE         1   e 0.232 *b/SLICE_92.Q1 to *b/SLICE_92.M0 mg5ahub/er1_shift_reg_12 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_139 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_139 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_139.CLK to */SLICE_139.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_139 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_139.Q1 to */SLICE_139.M0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE        18   e 0.232 */SLICE_107.Q1 to */SLICE_107.M0 top_reveal_coretop_instance/top_la0_inst_0/addr[13] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_104.Q1 to */SLICE_104.M0 top_reveal_coretop_instance/top_la0_inst_0/addr[5] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_96 to mg5ahub/SLICE_96 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_96.CLK to *b/SLICE_96.Q1 mg5ahub/SLICE_96 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_96.Q1 to *b/SLICE_96.M0 mg5ahub/er1_shift_reg_20 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_91 to mg5ahub/SLICE_91 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_91.CLK to *b/SLICE_91.Q1 mg5ahub/SLICE_91 (from jtaghub16_jtck)
ROUTE         1   e 0.232 *b/SLICE_91.Q1 to *b/SLICE_91.M0 mg5ahub/er1_shift_reg_10 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_93 to mg5ahub/SLICE_93 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *b/SLICE_93.Q1 mg5ahub/SLICE_93 (from jtaghub16_jtck)
ROUTE         1   e 0.232 *b/SLICE_93.Q1 to *b/SLICE_93.M0 mg5ahub/er1_shift_reg_14 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         4   e 0.232 */SLICE_106.Q1 to */SLICE_106.M0 top_reveal_coretop_instance/top_la0_inst_0/addr[11] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_138 to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_138 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_138.CLK to */SLICE_138.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_138 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_138.Q1 to */SLICE_138.M0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_94 to mg5ahub/SLICE_94 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_94.CLK to *b/SLICE_94.Q1 mg5ahub/SLICE_94 (from jtaghub16_jtck)
ROUTE         1   e 0.232 *b/SLICE_94.Q1 to *b/SLICE_94.M0 mg5ahub/er1_shift_reg_16 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_87 to mg5ahub/SLICE_87 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_87.CLK to *b/SLICE_87.Q1 mg5ahub/SLICE_87 (from jtaghub16_jtck)
ROUTE         1   e 0.232 *b/SLICE_87.Q1 to *b/SLICE_87.M0 mg5ahub/er1_shift_reg_2 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_88 to mg5ahub/SLICE_88 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *b/SLICE_88.Q1 mg5ahub/SLICE_88 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_88.Q1 to *b/SLICE_88.M0 mg5ahub/er1_shift_reg_4 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.


================================================================================
Preference: Unconstrained: INPUT_SETUP
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
Preference: Unconstrained: CLOCK_TO_OUT
            7 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLed[0]" CLKPORT "ipClk" 

Report:    3.171ns delay opLed[0]_MGIOL to opLed[0]

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *[0]_MGIOL.CLK to *]_MGIOL.IOLDO opLed[0]_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *]_MGIOL.IOLDO to       46.IOLDO opLed_c[0]
DOPAD_DEL   ---     0.896       46.IOLDO to         46.PAD opLed[0]
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLed[1]" CLKPORT "ipClk" 

Report:    3.171ns delay opLed[1]_MGIOL to opLed[1]

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *[1]_MGIOL.CLK to *]_MGIOL.IOLDO opLed[1]_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *]_MGIOL.IOLDO to       45.IOLDO opLed_c[1]
DOPAD_DEL   ---     0.896       45.IOLDO to         45.PAD opLed[1]
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLed[2]" CLKPORT "ipClk" 

Report:    3.171ns delay opLed[2]_MGIOL to opLed[2]

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *[2]_MGIOL.CLK to *]_MGIOL.IOLDO opLed[2]_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *]_MGIOL.IOLDO to       44.IOLDO opLed_c[2]
DOPAD_DEL   ---     0.896       44.IOLDO to         44.PAD opLed[2]
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLed[3]" CLKPORT "ipClk" 

Report:    3.171ns delay opLed[3]_MGIOL to opLed[3]

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *[3]_MGIOL.CLK to *]_MGIOL.IOLDO opLed[3]_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *]_MGIOL.IOLDO to       43.IOLDO opLed_c[3]
DOPAD_DEL   ---     0.896       43.IOLDO to         43.PAD opLed[3]
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLed[4]" CLKPORT "ipClk" 

Report:    3.171ns delay opLed[4]_MGIOL to opLed[4]

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *[4]_MGIOL.CLK to *]_MGIOL.IOLDO opLed[4]_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *]_MGIOL.IOLDO to       40.IOLDO opLed_c[4]
DOPAD_DEL   ---     0.896       40.IOLDO to         40.PAD opLed[4]
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLed[5]" CLKPORT "ipClk" 

Report:    3.171ns delay opLed[5]_MGIOL to opLed[5]

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *[5]_MGIOL.CLK to *]_MGIOL.IOLDO opLed[5]_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *]_MGIOL.IOLDO to       39.IOLDO opLed_c[5]
DOPAD_DEL   ---     0.896       39.IOLDO to         39.PAD opLed[5]
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLed[6]" CLKPORT "ipClk" 

Report:    3.171ns delay opLed[6]_MGIOL to opLed[6]

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *[6]_MGIOL.CLK to *]_MGIOL.IOLDO opLed[6]_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *]_MGIOL.IOLDO to       38.IOLDO opLed_c[6]
DOPAD_DEL   ---     0.896       38.IOLDO to         38.PAD opLed[6]
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.


================================================================================
Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  138.370 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 207 clocks:

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_end_i   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385.F1   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[7]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB7   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[6]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB6   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[5]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB5   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB4   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB3   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB2   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437.F0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_201.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_197.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_201.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_198.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_197.Q0   Loads: 7
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_353.F0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_447.F0   Loads: 76
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/parity_err   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en_3   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[9]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[8]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[7]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[6]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[5]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[15]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[14]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[13]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[12]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[11]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[10]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[9]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[8]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[7]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[6]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[5]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[15]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[14]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[13]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[12]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[11]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[10]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block_3_iv_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415.F0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14[35]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_284.Q0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_139.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_139.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_138.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_138.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_425.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_3   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker_4   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127.F0   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_129.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_128.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_128.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122.Q1   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122.Q0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_426.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_118.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_117.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326.F1   Loads: 11
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[5]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127.F1   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_333   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_321   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_305   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_289   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_273   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_257   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_241   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_225   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jshift_d1   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124.Q1   Loads: 22
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/capture_dr   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116.F0   Loads: 46
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr_15   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_353.Q0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[9]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105.Q1   Loads: 19
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[8]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105.Q0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[5]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104.Q1   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104.Q0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103.Q1   Loads: 17
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103.Q0   Loads: 36
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102.Q1   Loads: 43
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[15]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108.Q1   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[14]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[13]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107.Q1   Loads: 18
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[12]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107.Q0   Loads: 16
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[11]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106.Q1   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[10]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102.Q0   Loads: 51
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_7   Source: mg5ahub/SLICE_39.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_6   Source: mg5ahub/SLICE_40.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_5   Source: mg5ahub/SLICE_40.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_4   Source: mg5ahub/SLICE_41.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_3   Source: mg5ahub/SLICE_41.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_2   Source: mg5ahub/SLICE_42.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_1   Source: mg5ahub/SLICE_42.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_0   Source: mg5ahub/SLICE_38.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/jce1   Source: mg5ahub/genblk0_genblk5_jtage_u.JCE1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/id_enable_0_sqmuxa   Source: mg5ahub/SLICE_448.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_9   Source: mg5ahub/SLICE_91.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_8   Source: mg5ahub/SLICE_90.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_7   Source: mg5ahub/SLICE_90.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_6   Source: mg5ahub/SLICE_89.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_5   Source: mg5ahub/SLICE_89.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_4   Source: mg5ahub/SLICE_88.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_3   Source: mg5ahub/SLICE_88.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_20   Source: mg5ahub/SLICE_96.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_2   Source: mg5ahub/SLICE_87.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_19   Source: mg5ahub/SLICE_96.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_18   Source: mg5ahub/SLICE_95.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_17   Source: mg5ahub/SLICE_95.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_16   Source: mg5ahub/SLICE_94.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_15   Source: mg5ahub/SLICE_94.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_14   Source: mg5ahub/SLICE_93.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_13   Source: mg5ahub/SLICE_93.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_12   Source: mg5ahub/SLICE_92.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_11   Source: mg5ahub/SLICE_92.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_10   Source: mg5ahub/SLICE_91.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/bit_count_3_iv_0_m4_0   Source: mg5ahub/SLICE_84.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_49_i   Source: mg5ahub/SLICE_84.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_48_i   Source: mg5ahub/SLICE_85.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_47_i   Source: mg5ahub/SLICE_86.OFX0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_46_i   Source: mg5ahub/SLICE_85.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_45_i   Source: mg5ahub/SLICE_449.F0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jupdate   Source: mg5ahub/genblk0_genblk5_jtage_u.JUPDATE   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jtdi   Source: mg5ahub/genblk0_genblk5_jtage_u.JTDI   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 123
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jshift   Source: mg5ahub/genblk0_genblk5_jtage_u.JSHIFT   Loads: 45
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jrstn   Source: mg5ahub/genblk0_genblk5_jtage_u.JRSTN   Loads: 123
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jce2   Source: mg5ahub/genblk0_genblk5_jtage_u.JCE2   Loads: 14
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_ip_enable0   Source: SLICE_451.Q0   Loads: 48
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 139
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1832 paths, 1 nets, and 2890 connections (94.54% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Tue May 03 16:21:14 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -u 0 -gt -mapchkpnt 0 -sethld -o UART_impl1.tw1 -gui -msgset C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/promote.xml UART_impl1_map.ncd UART_impl1.prf 
Design file:     uart_impl1_map.ncd
Preference file: uart_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            1827 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/localRxData[5]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/localRxData[4]  (to ipClk_c +)

   Delay:               0.223ns  (53.8% logic, 46.2% route), 1 logic levels.

 Constraint Details:

      0.223ns physical path delay UART_Inst/SLICE_50 to UART_Inst/SLICE_50 meets
     -0.014ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.014ns) by 0.237ns

 Physical Path Details:

      Data path UART_Inst/SLICE_50 to UART_Inst/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 */SLICE_50.CLK to *t/SLICE_50.Q1 UART_Inst/SLICE_50 (from ipClk_c)
ROUTE         2   e 0.103 *t/SLICE_50.Q1 to *t/SLICE_50.M0 UART_Inst/localRxData[5] (to ipClk_c)
                  --------
                    0.223   (53.8% logic, 46.2% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_edgeDetectorio[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_edgeDetectorio[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[7]" TO PORT "opLed[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLed_0io[7]  (from ipClk_c +)
   Destination:    Port       Pad            opLed[7]

   Delay:               1.155ns  (61.0% logic, 39.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.199 *[7]_MGIOL.CLK to *]_MGIOL.IOLDO opLed[7]_MGIOL (from ipClk_c)
ROUTE         1   e 0.450 *]_MGIOL.IOLDO to       37.IOLDO opLed_c[7]
DOPAD_DEL   ---     0.506       37.IOLDO to         37.PAD opLed[7]
                  --------
                    1.155   (61.0% logic, 39.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_opTxio" TO PORT "opUART_Tx" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst_opTxio  (from ipClk_c +)
   Destination:    Port       Pad            opUART_Tx

   Delay:               1.155ns  (61.0% logic, 39.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.199 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.450 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.506      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    1.155   (61.0% logic, 39.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_opTxio" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxSend" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxSend" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txState[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txState[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/reset" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/reset" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opTxBusy" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opTxBusy" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxValid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxValid" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/edgeDetector[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/edgeDetector[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/clockEnable" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/clockEnable" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst_edgeDetectorio[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        UART_Inst_edgeDetectorio[0]  (to ipClk_c +)

   Delay:               0.807ns  (44.2% logic, 55.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        110.PAD to      110.PADDI ipUART_Rx
ROUTE         2   e 0.450      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.007   (55.3% logic, 44.7% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[9]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        UART_Inst/localRxData[9]  (to ipClk_c +)

   Delay:               0.807ns  (44.2% logic, 55.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        110.PAD to      110.PADDI ipUART_Rx
ROUTE         2   e 0.450      110.PADDI to */SLICE_387.M0 ipUART_Rx_c (to ipClk_c)
                  --------
                    1.007   (55.3% logic, 44.7% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst_edgeDetectorio[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/reset" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        UART_Inst/reset  (to ipClk_c +)

   Delay:               0.867ns  (48.0% logic, 52.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE         1   e 0.450       19.PADDI to *t/SLICE_44.A0 ipnReset_c
CTOF_DEL    ---     0.085 *t/SLICE_44.A0 to *t/SLICE_44.F0 UART_Inst/SLICE_44
ROUTE         1   e 0.001 *t/SLICE_44.F0 to */SLICE_44.DI0 UART_Inst/ipnReset_c_i (to ipClk_c)
                  --------
                    1.093   (58.7% logic, 41.3% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 207 clocks:

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_301.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_250.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_302.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_300.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_end_i   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_260.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_385.F1   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[9]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[8]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_234.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[7]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[6]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_233.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[5]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_232.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_231.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[15]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[14]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_237.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[13]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[12]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_236.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[11]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[10]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_235.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_lm[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_230.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_94_i   Source: top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_248.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[7]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB7   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[6]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB6   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[5]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB5   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB4   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB3   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB2   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_437.F0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_201.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_197.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_201.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_200.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_199.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1   Source: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_198.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_197.Q0   Loads: 7
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_377_i   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_353.F0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_447.F0   Loads: 76
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/parity_err   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_283.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_309.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en_3   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_168.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr_5   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_167.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[9]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[8]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_163.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[7]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[6]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_162.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[5]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_161.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_160.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[15]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[14]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_166.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[13]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[12]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_165.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[11]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[10]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_164.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_7[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_159.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_158.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_157.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_390.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[9]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[8]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_152.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[7]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[6]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_151.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[5]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_150.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_149.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[15]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[14]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_155.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[13]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[12]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_154.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[11]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[10]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_153.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc_7[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_148.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block_3_iv_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_147.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_regce[15]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_415.F0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_14[35]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_284.Q0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_139.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_139.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_138.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_138.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_425.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_3   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_169.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker_4   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_133.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc_5   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_132.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_int   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127.F0   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_129.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_128.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_128.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122.Q1   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_122.Q0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_121.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_426.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_118.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_117.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_326.F1   Loads: 11
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[5]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_22.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_23.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_24.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_25.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_127.F1   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_49_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_376_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_261.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_375_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_374_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_262.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_373_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_372_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_263.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_371_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_370_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_264.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_369_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_368_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_367_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_266.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_366_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_365_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_267.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_364_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_268.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_33_i   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_265.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_333   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_321   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_146.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_305   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_289   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_145.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_273   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_257   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_144.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_241   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_225   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_143.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/jshift_d1   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_124.Q1   Loads: 22
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/capture_dr   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_116.F0   Loads: 46
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr_15   Source: top_reveal_coretop_instance/top_la0_inst_0/SLICE_353.Q0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[9]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105.Q1   Loads: 19
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[8]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_105.Q0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[5]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104.Q1   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[4]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_104.Q0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[3]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103.Q1   Loads: 17
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[2]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_103.Q0   Loads: 36
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[1]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102.Q1   Loads: 43
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[15]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108.Q1   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[14]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_108.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[13]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107.Q1   Loads: 18
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[12]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_107.Q0   Loads: 16
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[11]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106.Q1   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[10]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_106.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: top_reveal_coretop_instance/top_la0_inst_0/addr[0]   Source: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_102.Q0   Loads: 51
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_7   Source: mg5ahub/SLICE_39.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_6   Source: mg5ahub/SLICE_40.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_5   Source: mg5ahub/SLICE_40.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_4   Source: mg5ahub/SLICE_41.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_3   Source: mg5ahub/SLICE_41.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_2   Source: mg5ahub/SLICE_42.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_1   Source: mg5ahub/SLICE_42.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_0   Source: mg5ahub/SLICE_38.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/jce1   Source: mg5ahub/genblk0_genblk5_jtage_u.JCE1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/id_enable_0_sqmuxa   Source: mg5ahub/SLICE_448.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_9   Source: mg5ahub/SLICE_91.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_8   Source: mg5ahub/SLICE_90.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_7   Source: mg5ahub/SLICE_90.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_6   Source: mg5ahub/SLICE_89.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_5   Source: mg5ahub/SLICE_89.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_4   Source: mg5ahub/SLICE_88.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_3   Source: mg5ahub/SLICE_88.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_20   Source: mg5ahub/SLICE_96.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_2   Source: mg5ahub/SLICE_87.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_19   Source: mg5ahub/SLICE_96.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_18   Source: mg5ahub/SLICE_95.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_17   Source: mg5ahub/SLICE_95.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_16   Source: mg5ahub/SLICE_94.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_15   Source: mg5ahub/SLICE_94.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_14   Source: mg5ahub/SLICE_93.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_13   Source: mg5ahub/SLICE_93.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_12   Source: mg5ahub/SLICE_92.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_11   Source: mg5ahub/SLICE_92.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_10   Source: mg5ahub/SLICE_91.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/bit_count_3_iv_0_m4_0   Source: mg5ahub/SLICE_84.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_49_i   Source: mg5ahub/SLICE_84.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_48_i   Source: mg5ahub/SLICE_85.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_47_i   Source: mg5ahub/SLICE_86.OFX0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_46_i   Source: mg5ahub/SLICE_85.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_45_i   Source: mg5ahub/SLICE_449.F0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jupdate   Source: mg5ahub/genblk0_genblk5_jtage_u.JUPDATE   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jtdi   Source: mg5ahub/genblk0_genblk5_jtage_u.JTDI   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 123
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jshift   Source: mg5ahub/genblk0_genblk5_jtage_u.JSHIFT   Loads: 45
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jrstn   Source: mg5ahub/genblk0_genblk5_jtage_u.JRSTN   Loads: 123
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jce2   Source: mg5ahub/genblk0_genblk5_jtage_u.JCE2   Loads: 14
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_ip_enable0   Source: SLICE_451.Q0   Loads: 48
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 139
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1832 paths, 1 nets, and 2890 connections (94.54% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

