$date
	Tue May 28 15:47:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module example_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 128 % taskState [127:0] $end
$var reg 256 & vcd_file [255:0] $end
$var integer 32 ' err [31:0] $end
$var integer 32 ( i [31:0] $end
$scope module u_example $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ) n1 $end
$var wire 1 * n2 $end
$var wire 1 + n3 $end
$var wire 1 , n4 $end
$var wire 1 ! y $end
$var wire 1 - cb $end
$var wire 1 . bb $end
$var wire 1 / ab $end
$upscope $end
$scope task init $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x/
x.
x-
x,
x+
x*
x)
b0 (
b0 '
b10111000101111011101100110001101100100001011110110010101111000011000010110110101110000011011000110010100101110011101100110001101100100 &
b1001001011011100110100101110100 %
0$
0#
0"
x!
$end
#1000
1/
1.
1-
#2000
0+
0*
#3000
1)
1,
#7000
1!
#10000
b1 (
#20000
b10 (
#30000
b11 (
#40000
b100 (
