<stg><name>RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
<literal name="icmp_ln363" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="14" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
<literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:0 %upperLimit_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %upperLimit_1

]]></Node>
<StgValue><ssdm name="upperLimit_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %DynamicPlacement_II_load_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %DynamicPlacement_II_load_2

]]></Node>
<StgValue><ssdm name="DynamicPlacement_II_load_2_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %idxprom60_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idxprom60

]]></Node>
<StgValue><ssdm name="idxprom60_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="5">
<![CDATA[
newFuncRoot:3 %idxprom60_cast = sext i5 %idxprom60_read

]]></Node>
<StgValue><ssdm name="idxprom60_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7">
<![CDATA[
:1 %IDX_pd_modulo_load = load i7 %IDX_pd_modulo

]]></Node>
<StgValue><ssdm name="IDX_pd_modulo_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:2 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %IDX_pd_modulo_load, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln356 = add i11 %tmp_s, i11 %idxprom60_cast

]]></Node>
<StgValue><ssdm name="add_ln356"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="11">
<![CDATA[
:4 %zext_ln356 = zext i11 %add_ln356

]]></Node>
<StgValue><ssdm name="zext_ln356"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %placement_dynamic_occupy_addr = getelementptr i1 %placement_dynamic_occupy, i64 0, i64 %zext_ln356

]]></Node>
<StgValue><ssdm name="placement_dynamic_occupy_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="11">
<![CDATA[
:6 %placement_dynamic_occupy_load = load i11 %placement_dynamic_occupy_addr

]]></Node>
<StgValue><ssdm name="placement_dynamic_occupy_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="11">
<![CDATA[
:6 %placement_dynamic_occupy_load = load i11 %placement_dynamic_occupy_addr

]]></Node>
<StgValue><ssdm name="placement_dynamic_occupy_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8">
<![CDATA[
:7 %IDX_pd_load = load i8 %IDX_pd

]]></Node>
<StgValue><ssdm name="IDX_pd_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln356 = br i1 %placement_dynamic_occupy_load, void %.exitStub, void

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %add_ln361 = add i8 %IDX_pd_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln361"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:2 %store_ln361 = store i8 %add_ln361, i8 %IDX_pd

]]></Node>
<StgValue><ssdm name="store_ln361"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read

]]></Node>
<StgValue><ssdm name="srem_ln362"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6 %icmp_ln363 = icmp_eq  i8 %add_ln361, i8 %upperLimit_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln363"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln363 = br i1 %icmp_ln363, void, void %.exitStub1

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
<literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln354 = br void

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read

]]></Node>
<StgValue><ssdm name="srem_ln362"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read

]]></Node>
<StgValue><ssdm name="srem_ln362"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="40" st_id="6" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read

]]></Node>
<StgValue><ssdm name="srem_ln362"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="41" st_id="7" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read

]]></Node>
<StgValue><ssdm name="srem_ln362"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="42" st_id="8" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read

]]></Node>
<StgValue><ssdm name="srem_ln362"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="43" st_id="9" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read

]]></Node>
<StgValue><ssdm name="srem_ln362"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="44" st_id="10" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read

]]></Node>
<StgValue><ssdm name="srem_ln362"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="45" st_id="11" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read

]]></Node>
<StgValue><ssdm name="srem_ln362"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="46" st_id="12" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read

]]></Node>
<StgValue><ssdm name="srem_ln362"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="47" st_id="13" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read

]]></Node>
<StgValue><ssdm name="srem_ln362"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="48" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln361"/></StgValue>
</operation>

<operation id="49" st_id="14" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read

]]></Node>
<StgValue><ssdm name="srem_ln362"/></StgValue>
</operation>

<operation id="50" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7">
<![CDATA[
:4 %trunc_ln362 = trunc i7 %srem_ln362

]]></Node>
<StgValue><ssdm name="trunc_ln362"/></StgValue>
</operation>

<operation id="51" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
:5 %store_ln362 = store i7 %trunc_ln362, i7 %IDX_pd_modulo

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="52" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11">
<![CDATA[
.exitStub1:0 %write_ln356 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %add_ln356_out, i11 %add_ln356

]]></Node>
<StgValue><ssdm name="write_ln356"/></StgValue>
</operation>

<operation id="53" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.exitStub1:1 %write_ln8 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %IDX_pd_load_1_out, i8 %IDX_pd_load

]]></Node>
<StgValue><ssdm name="write_ln8"/></StgValue>
</operation>

<operation id="54" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="placement_dynamic_occupy_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.exitStub1:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="55" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i1 1, void %.exitStub, i1 0, void %.exitStub1

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="56" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i1 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="57" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11">
<![CDATA[
.exitStub:0 %write_ln356 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %add_ln356_out, i11 %add_ln356

]]></Node>
<StgValue><ssdm name="write_ln356"/></StgValue>
</operation>

<operation id="58" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.exitStub:1 %write_ln8 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %IDX_pd_load_1_out, i8 %IDX_pd_load

]]></Node>
<StgValue><ssdm name="write_ln8"/></StgValue>
</operation>

<operation id="59" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
