module TFF(clk,reset,T,Q);
  input clk, reset, T;
  output reg Q;

  always @(negedge clk)
begin
  if (reset)
    Q <= 1'b0;
  else
    if (T)
      Q <= !Q;
    else 
      Q <= Q;
end

endmodule
