{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698372941181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698372941182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 21:15:41 2023 " "Processing started: Thu Oct 26 21:15:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698372941182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1698372941182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off general_testing -c general_testing --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off general_testing -c general_testing --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1698372941182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1698372941547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1698372941547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-Behavioral " "Found design unit 1: spi_slave-Behavioral" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698372948677 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698372948677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698372948677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "os_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file os_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 os_mem-Behavioral " "Found design unit 1: os_mem-Behavioral" {  } { { "os_mem.vhd" "" { Text "C:/Users/olie/Documents/general_testing/os_mem.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698372948678 ""} { "Info" "ISGN_ENTITY_NAME" "1 os_mem " "Found entity 1: os_mem" {  } { { "os_mem.vhd" "" { Text "C:/Users/olie/Documents/general_testing/os_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698372948678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698372948678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_testing_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file general_testing_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_testing_tb-Behavioral " "Found design unit 1: general_testing_tb-Behavioral" {  } { { "general_testing_tb.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698372948680 ""} { "Info" "ISGN_ENTITY_NAME" "1 general_testing_tb " "Found entity 1: general_testing_tb" {  } { { "general_testing_tb.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698372948680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698372948680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_testing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file general_testing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_testing-Behavioral " "Found design unit 1: general_testing-Behavioral" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698372948682 ""} { "Info" "ISGN_ENTITY_NAME" "1 general_testing " "Found entity 1: general_testing" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698372948682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698372948682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "general_testing " "Elaborating entity \"general_testing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1698372948710 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] general_testing.vhd(67) " "Inferred latch for \"data\[0\]\" at general_testing.vhd(67)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948713 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] general_testing.vhd(67) " "Inferred latch for \"data\[1\]\" at general_testing.vhd(67)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948713 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] general_testing.vhd(67) " "Inferred latch for \"data\[2\]\" at general_testing.vhd(67)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948713 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] general_testing.vhd(67) " "Inferred latch for \"data\[3\]\" at general_testing.vhd(67)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948713 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] general_testing.vhd(67) " "Inferred latch for \"data\[4\]\" at general_testing.vhd(67)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948713 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] general_testing.vhd(67) " "Inferred latch for \"data\[5\]\" at general_testing.vhd(67)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948713 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] general_testing.vhd(67) " "Inferred latch for \"data\[6\]\" at general_testing.vhd(67)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948713 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] general_testing.vhd(67) " "Inferred latch for \"data\[7\]\" at general_testing.vhd(67)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948713 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rw general_testing.vhd(64) " "Inferred latch for \"rw\" at general_testing.vhd(64)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948713 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr\[0\] general_testing.vhd(61) " "Inferred latch for \"adr\[0\]\" at general_testing.vhd(61)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948713 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr\[1\] general_testing.vhd(61) " "Inferred latch for \"adr\[1\]\" at general_testing.vhd(61)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948713 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr\[2\] general_testing.vhd(61) " "Inferred latch for \"adr\[2\]\" at general_testing.vhd(61)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948713 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr\[3\] general_testing.vhd(61) " "Inferred latch for \"adr\[3\]\" at general_testing.vhd(61)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr\[4\] general_testing.vhd(61) " "Inferred latch for \"adr\[4\]\" at general_testing.vhd(61)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr\[5\] general_testing.vhd(61) " "Inferred latch for \"adr\[5\]\" at general_testing.vhd(61)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr\[6\] general_testing.vhd(61) " "Inferred latch for \"adr\[6\]\" at general_testing.vhd(61)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr\[7\] general_testing.vhd(61) " "Inferred latch for \"adr\[7\]\" at general_testing.vhd(61)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[0\] general_testing.vhd(58) " "Inferred latch for \"s_din\[0\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[1\] general_testing.vhd(58) " "Inferred latch for \"s_din\[1\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[2\] general_testing.vhd(58) " "Inferred latch for \"s_din\[2\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[3\] general_testing.vhd(58) " "Inferred latch for \"s_din\[3\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[4\] general_testing.vhd(58) " "Inferred latch for \"s_din\[4\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[5\] general_testing.vhd(58) " "Inferred latch for \"s_din\[5\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[6\] general_testing.vhd(58) " "Inferred latch for \"s_din\[6\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[7\] general_testing.vhd(58) " "Inferred latch for \"s_din\[7\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[8\] general_testing.vhd(58) " "Inferred latch for \"s_din\[8\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[9\] general_testing.vhd(58) " "Inferred latch for \"s_din\[9\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[10\] general_testing.vhd(58) " "Inferred latch for \"s_din\[10\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[11\] general_testing.vhd(58) " "Inferred latch for \"s_din\[11\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[12\] general_testing.vhd(58) " "Inferred latch for \"s_din\[12\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[13\] general_testing.vhd(58) " "Inferred latch for \"s_din\[13\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[14\] general_testing.vhd(58) " "Inferred latch for \"s_din\[14\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[15\] general_testing.vhd(58) " "Inferred latch for \"s_din\[15\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[16\] general_testing.vhd(58) " "Inferred latch for \"s_din\[16\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[17\] general_testing.vhd(58) " "Inferred latch for \"s_din\[17\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[18\] general_testing.vhd(58) " "Inferred latch for \"s_din\[18\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948714 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[19\] general_testing.vhd(58) " "Inferred latch for \"s_din\[19\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948715 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[20\] general_testing.vhd(58) " "Inferred latch for \"s_din\[20\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948715 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[21\] general_testing.vhd(58) " "Inferred latch for \"s_din\[21\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948715 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[22\] general_testing.vhd(58) " "Inferred latch for \"s_din\[22\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948715 "|general_testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din\[23\] general_testing.vhd(58) " "Inferred latch for \"s_din\[23\]\" at general_testing.vhd(58)" {  } { { "general_testing.vhd" "" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948715 "|general_testing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:slave_i " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:slave_i\"" {  } { { "general_testing.vhd" "slave_i" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1698372948721 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift_reg_in spi_slave.vhd(37) " "VHDL Process Statement warning at spi_slave.vhd(37): signal \"shift_reg_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1698372948722 "|general_testing|spi_slave:slave_i"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_OUT spi_slave.vhd(27) " "VHDL Process Statement warning at spi_slave.vhd(27): inferring latch(es) for signal or variable \"DATA_OUT\", which holds its previous value in one or more paths through the process" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1698372948722 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[0\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948723 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[1\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948723 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[2\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948723 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[3\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948723 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[4\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948723 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[5\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948723 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[6\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948723 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[7\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948723 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[8\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[8\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948723 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[9\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[9\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948723 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[10\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[10\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948723 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[11\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[11\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948723 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[12\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[12\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948723 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[13\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[13\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948724 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[14\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[14\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948724 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[15\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[15\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948724 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[16\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[16\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948724 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[17\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[17\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948724 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[18\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[18\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948724 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[19\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[19\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948724 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[20\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[20\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948724 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[21\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[21\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948724 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[22\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[22\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948724 "|general_testing|spi_slave:slave_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[23\] spi_slave.vhd(27) " "Inferred latch for \"DATA_OUT\[23\]\" at spi_slave.vhd(27)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/olie/Documents/general_testing/spi_slave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698372948724 "|general_testing|spi_slave:slave_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "os_mem os_mem:oc_mem " "Elaborating entity \"os_mem\" for hierarchy \"os_mem:oc_mem\"" {  } { { "general_testing.vhd" "oc_mem" { Text "C:/Users/olie/Documents/general_testing/general_testing.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1698372948731 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset os_mem.vhd(31) " "VHDL Process Statement warning at os_mem.vhd(31): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "os_mem.vhd" "" { Text "C:/Users/olie/Documents/general_testing/os_mem.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1698372948732 "|general_testing|os_mem:oc_mem"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698372948837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 21:15:48 2023 " "Processing ended: Thu Oct 26 21:15:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698372948837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698372948837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698372948837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1698372948837 ""}
