 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: K-2015.06-SP1
Date   : Sun Nov 25 13:58:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: ah_regf_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ah_regf_reg[1][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  ah_regf_addr_reg[1]/CK (DFF_X2)                       0.0000 #   0.0000 r
  ah_regf_addr_reg[1]/Q (DFF_X2)                        0.6211     0.6211 f
  U8280/ZN (AND2_X2)                                    0.2209     0.8420 f
  U8237/ZN (AND2_X4)                                    0.3316     1.1736 f
  U9177/ZN (AOI221_X2)                                  0.5759     1.7495 r
  U9176/ZN (NAND2_X2)                                   0.1290     1.8785 f
  PPADD8/B[15] (MyDesign_DW01_add_15)                   0.0000     1.8785 f
  PPADD8/U283/ZN (NOR2_X2)                              0.2384     2.1169 r
  PPADD8/U357/ZN (OAI21_X2)                             0.1083     2.2252 f
  PPADD8/U356/ZN (AOI21_X2)                             0.3054     2.5306 r
  PPADD8/U379/ZN (OAI21_X2)                             0.1450     2.6757 f
  PPADD8/U272/ZN (AOI21_X2)                             0.3332     3.0089 r
  PPADD8/U278/ZN (INV_X1)                               0.1644     3.1733 f
  PPADD8/U294/ZN (AOI21_X1)                             0.3309     3.5042 r
  PPADD8/U387/ZN (INV_X4)                               0.0811     3.5853 f
  PPADD8/U329/ZN (AOI21_X2)                             0.1973     3.7826 r
  PPADD8/U28/Z (XOR2_X2)                                0.3947     4.1773 r
  PPADD8/SUM[26] (MyDesign_DW01_add_15)                 0.0000     4.1773 r
  U10938/ZN (INV_X4)                                    0.0404     4.2177 f
  U10939/Z (MUX2_X2)                                    0.4817     4.6994 f
  U10940/ZN (INV_X4)                                    0.1467     4.8460 r
  U9709/Z (MUX2_X2)                                     0.2075     5.0535 r
  U9708/ZN (INV_X4)                                     0.0304     5.0839 f
  U10112/Z (MUX2_X2)                                    0.5895     5.6734 f
  U10113/ZN (INV_X4)                                    0.0764     5.7498 r
  ah_regf_reg[1][26]/D (DFF_X2)                         0.0000     5.7498 r
  data arrival time                                                5.7498

  clock clk (rise edge)                                 6.0000     6.0000
  clock network delay (ideal)                           0.0000     6.0000
  clock uncertainty                                    -0.0500     5.9500
  ah_regf_reg[1][26]/CK (DFF_X2)                        0.0000     5.9500 r
  library setup time                                   -0.1670     5.7830
  data required time                                               5.7830
  --------------------------------------------------------------------------
  data required time                                               5.7830
  data arrival time                                               -5.7498
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0332


1
