Release 10.1.03 - xst K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter xsthdpdir set to xst_work


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Input Format                       : vhdl

---- Target Parameters
Output File Name                   : "CPU"
Target Device                      : xc3s700a-fg484-4

---- Source Options
Top Module Name                    : CPU

---- Target Options
Add IO Buffers                     : no

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/rzhome/op/padminl/VISCY/workdir/hwsys/XST/alu.vhdl" in Library work.
Architecture rtl of Entity alu is up to date.
Compiling vhdl file "/rzhome/op/padminl/VISCY/workdir/hwsys/XST/pc.vhdl" in Library work.
Architecture rtl of Entity pc is up to date.
Compiling vhdl file "/rzhome/op/padminl/VISCY/workdir/hwsys/XST/ir.vhdl" in Library work.
Architecture rtl of Entity ir is up to date.
Compiling vhdl file "/rzhome/op/padminl/VISCY/workdir/hwsys/XST/regfile.vhdl" in Library work.
Architecture rtl of Entity regfile is up to date.
Compiling vhdl file "/rzhome/op/padminl/VISCY/workdir/hwsys/XST/controller.vhdl" in Library work.
Architecture rtl of Entity controller is up to date.
Compiling vhdl file "/rzhome/op/padminl/VISCY/workdir/hwsys/XST/CPU.vhdl" in Library work.
Entity <cpu> compiled.
Entity <cpu> (Architecture <rtl>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <IR> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <REGFILE> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <CONTROLLER> in library <work> (architecture <RTL>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CPU> in library <work> (Architecture <rtl>).
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <ALU> in library <work> (Architecture <RTL>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <PC> in library <work> (Architecture <RTL>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <IR> in library <work> (Architecture <RTL>).
Entity <IR> analyzed. Unit <IR> generated.

Analyzing Entity <REGFILE> in library <work> (Architecture <RTL>).
Entity <REGFILE> analyzed. Unit <REGFILE> generated.

Analyzing Entity <CONTROLLER> in library <work> (Architecture <RTL>).
Entity <CONTROLLER> analyzed. Unit <CONTROLLER> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "/rzhome/op/padminl/VISCY/workdir/hwsys/XST/alu.vhdl".
    Found 16-bit 8-to-1 multiplexer for signal <y>.
    Found 16-bit addsub for signal <y$addsub0000>.
    Found 16-bit xor2 for signal <y$xor0000> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <PC>.
    Related source file is "/rzhome/op/padminl/VISCY/workdir/hwsys/XST/pc.vhdl".
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <PC> synthesized.


Synthesizing Unit <IR>.
    Related source file is "/rzhome/op/padminl/VISCY/workdir/hwsys/XST/ir.vhdl".
    Found 16-bit register for signal <state>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IR> synthesized.


Synthesizing Unit <REGFILE>.
    Related source file is "/rzhome/op/padminl/VISCY/workdir/hwsys/XST/regfile.vhdl".
    Found 16-bit 8-to-1 multiplexer for signal <out1_data>.
    Found 16-bit 8-to-1 multiplexer for signal <out0_data>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <REGFILE> synthesized.


Synthesizing Unit <CONTROLLER>.
    Related source file is "/rzhome/op/padminl/VISCY/workdir/hwsys/XST/controller.vhdl".
WARNING:Xst:647 - Input <ir<13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ir<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:1799 - State s_gif is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 34                                             |
    | Inputs             | 9                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | s_reset                                        |
    | Power Up State     | s_reset                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <CONTROLLER> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "/rzhome/op/padminl/VISCY/workdir/hwsys/XST/CPU.vhdl".
    Found 16-bit tristate buffer for signal <data>.
    Summary:
	inferred  16 Tristate(s).
Unit <CPU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 129
 1-bit register                                        : 128
 16-bit register                                       : 1
# Multiplexers                                         : 3
 16-bit 8-to-1 multiplexer                             : 3
# Tristates                                            : 1
 16-bit tristate buffer                                : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U_CONTROLLER/state/FSM> on signal <state[1:15]> with one-hot encoding.
----------------------------
 State   | Encoding
----------------------------
 s_reset | 000000000000001
 s_if1   | 000000000000010
 s_if2   | 000000000000100
 s_id    | 000000000001000
 s_alu   | 000000000010000
 s_ldil  | 000000000100000
 s_ldih  | 000000001000000
 s_gif   | unreached
 s_ld    | 000000010000000
 s_ld2   | 100000000000000
 s_st    | 000001000000000
 s_jmp   | 000010000000000
 s_halt  | 000100000000000
 s_jz    | 001000000000000
 s_jnz   | 010000000000000
 s_wait  | 000000100000000
----------------------------
Loading device for application Rf_Device from file '3s700a.nph' in environment /opt/xilinx-ise-10_1_foundation/ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 158
 Flip-Flops                                            : 158
# Multiplexers                                         : 33
 1-bit 8-to-1 multiplexer                              : 32
 16-bit 8-to-1 multiplexer                             : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2183 - Unit CPU: the following tristate(s) are NOT replaced by logic (Please refer to Answer Record 20048 for more information): data<0>, data<10>, data<11>, data<12>, data<13>, data<14>, data<15>, data<1>, data<2>, data<3>, data<4>, data<5>, data<6>, data<7>, data<8>, data<9>.

Optimizing unit <CPU> ...

Optimizing unit <ALU> ...

Optimizing unit <REGFILE> ...

Mapping all equations...
Building and optimizing final netlist ...
FlipFlop U_IR/state_11 has been replicated 1 time(s)
FlipFlop U_IR/state_12 has been replicated 1 time(s)
FlipFlop U_IR/state_13 has been replicated 1 time(s)
FlipFlop U_IR/state_2 has been replicated 4 time(s)
FlipFlop U_IR/state_3 has been replicated 1 time(s)
FlipFlop U_IR/state_5 has been replicated 4 time(s)
FlipFlop U_IR/state_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 187
 Flip-Flops                                            : 187

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU.ngr
Top Level Output File Name         : CPU
Output Format                      : ngc
Optimization Goal                  : Speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 37

Cell Usage :
# BELS                             : 547
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 15
#      LUT2                        : 3
#      LUT2_D                      : 1
#      LUT3                        : 204
#      LUT3_D                      : 11
#      LUT4                        : 104
#      LUT4_D                      : 26
#      LUT4_L                      : 17
#      MUXCY                       : 30
#      MUXF5                       : 70
#      MUXF6                       : 32
#      XORCY                       : 32
# FlipFlops/Latches                : 187
#      FDE                         : 157
#      FDR                         : 11
#      FDRE                        : 16
#      FDRS                        : 2
#      FDS                         : 1
# Tri-States                       : 16
#      BUFT                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                      235  out of   5888     3%  
 Number of Slice Flip Flops:            187  out of  11776     1%  
 Number of 4 input LUTs:                382  out of  11776     3%  
 Number of IOs:                          37
 Number of bonded IOBs:                   0  out of    372     0%  
 Number of TBUFs:                        16  out of      0        (*) 

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | NONE(U_IR/state_15)    | 187   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.114ns (Maximum Frequency: 109.721MHz)
   Minimum input arrival time before clock: 4.370ns
   Maximum output required time after clock: 4.264ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.114ns (frequency: 109.721MHz)
  Total number of paths / destination ports: 78755 / 332
-------------------------------------------------------------------------
Delay:               9.114ns (Levels of Logic = 22)
  Source:            U_IR/state_2_1 (FF)
  Destination:       U_REGFILE/reg<1>_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U_IR/state_2_1 to U_REGFILE/reg<1>_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.591   1.032  U_IR/state_2_1 (U_IR/state_2_1)
     LUT3:I2->O            1   0.648   0.000  U_REGFILE/mux16_4 (U_REGFILE/mux16_4)
     MUXF5:I1->O           1   0.276   0.000  U_REGFILE/mux16_3_f5 (U_REGFILE/mux16_3_f5)
     MUXF6:I1->O           5   0.291   0.713  U_REGFILE/mux16_2_f6 (regfile_out1_data<0>)
     LUT3:I1->O            1   0.643   0.000  U_ALU/Maddsub_y_addsub0000_lut<0> (U_ALU/Maddsub_y_addsub0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  U_ALU/Maddsub_y_addsub0000_cy<0> (U_ALU/Maddsub_y_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  U_ALU/Maddsub_y_addsub0000_cy<1> (U_ALU/Maddsub_y_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  U_ALU/Maddsub_y_addsub0000_cy<2> (U_ALU/Maddsub_y_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  U_ALU/Maddsub_y_addsub0000_cy<3> (U_ALU/Maddsub_y_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  U_ALU/Maddsub_y_addsub0000_cy<4> (U_ALU/Maddsub_y_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  U_ALU/Maddsub_y_addsub0000_cy<5> (U_ALU/Maddsub_y_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  U_ALU/Maddsub_y_addsub0000_cy<6> (U_ALU/Maddsub_y_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  U_ALU/Maddsub_y_addsub0000_cy<7> (U_ALU/Maddsub_y_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  U_ALU/Maddsub_y_addsub0000_cy<8> (U_ALU/Maddsub_y_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  U_ALU/Maddsub_y_addsub0000_cy<9> (U_ALU/Maddsub_y_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  U_ALU/Maddsub_y_addsub0000_cy<10> (U_ALU/Maddsub_y_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  U_ALU/Maddsub_y_addsub0000_cy<11> (U_ALU/Maddsub_y_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  U_ALU/Maddsub_y_addsub0000_cy<12> (U_ALU/Maddsub_y_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  U_ALU/Maddsub_y_addsub0000_cy<13> (U_ALU/Maddsub_y_addsub0000_cy<13>)
     MUXCY:CI->O           0   0.065   0.000  U_ALU/Maddsub_y_addsub0000_cy<14> (U_ALU/Maddsub_y_addsub0000_cy<14>)
     XORCY:CI->O           1   0.844   0.563  U_ALU/Maddsub_y_addsub0000_xor<15> (U_ALU/y_addsub0000<15>)
     LUT1:I0->O            1   0.648   0.423  U_ALU/Mmux_y_4_f5_4_rt (U_ALU/Mmux_y_4_f5_4_rt)
     LUT4:I3->O            8   0.648   0.000  regfile_in_data<15>28 (regfile_in_data<15>)
     FDE:D                     0.252          U_REGFILE/reg<7>_15
    ----------------------------------------
    Total                      9.114ns (6.383ns logic, 2.731ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 875 / 194
-------------------------------------------------------------------------
Offset:              4.370ns (Levels of Logic = 4)
  Source:            data<7> (PAD)
  Destination:       U_REGFILE/reg<3>_7 (FF)
  Destination Clock: clk rising

  Data Path: data<7> to U_REGFILE/reg<3>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4_D:I0->O          1   0.648   0.452  regfile_in_data<7>16_SW0 (N58)
     LUT4:I2->O            2   0.648   0.479  U_ALU/Mmux_y_2_f6_11_SW1 (N107)
     LUT4:I2->O            1   0.648   0.452  U_ALU/Mmux_y_4_f5_11_SW1 (N149)
     LUT4:I2->O            8   0.648   0.000  regfile_in_data<7>28 (regfile_in_data<7>)
     FDE:D                     0.252          U_REGFILE/reg<4>_7
    ----------------------------------------
    Total                      4.370ns (2.987ns logic, 1.383ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 532 / 34
-------------------------------------------------------------------------
Offset:              4.264ns (Levels of Logic = 4)
  Source:            U_IR/state_5_2 (FF)
  Destination:       adr<7> (PAD)
  Source Clock:      clk rising

  Data Path: U_IR/state_5_2 to adr<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.591   1.066  U_IR/state_5_2 (U_IR/state_5_2)
     LUT3:I2->O            1   0.648   0.000  U_REGFILE/mux13_4 (U_REGFILE/mux13_4)
     MUXF5:I1->O           1   0.276   0.000  U_REGFILE/mux13_3_f5 (U_REGFILE/mux13_3_f5)
     MUXF6:I1->O           6   0.291   0.749  U_REGFILE/mux13_2_f6 (regfile_out0_data<7>)
     LUT3:I1->O            0   0.643   0.000  adr<7>1 (adr<7>)
    ----------------------------------------
    Total                      4.264ns (2.449ns logic, 1.815ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.40 secs
 
--> 


Total memory usage is 162652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    3 (   0 filtered)

