<stg><name>myproject</name>


<trans_list>

<trans id="1077" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:6  %layer2_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_0_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:9  %layer2_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_1_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:12  %layer2_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_2_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:15  %layer2_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_3_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:18  %layer2_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_4_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:21  %layer2_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_5_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:24  %layer2_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_6_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:27  %layer2_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_7_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:30  %layer2_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_8_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:33  %layer2_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_9_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:36  %layer2_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_10_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:39  %layer2_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_11_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:42  %layer2_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_12_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:45  %layer2_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_13_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:48  %layer2_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_14_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:51  %layer2_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_15_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:54  %layer3_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_0_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:57  %layer3_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_1_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:60  %layer3_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_2_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:63  %layer3_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_3_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:66  %layer3_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_4_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:69  %layer3_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_5_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:72  %layer3_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_6_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:75  %layer3_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_7_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:78  %layer3_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_8_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:81  %layer3_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_9_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:84  %layer3_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_10_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:87  %layer3_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_11_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:90  %layer3_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_12_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:93  %layer3_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_13_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:96  %layer3_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_14_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:99  %layer3_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer3_out_V_data_15_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:102  %layer4_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_0_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:105  %layer4_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_1_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:108  %layer4_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_2_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:111  %layer4_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_3_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:114  %layer4_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_4_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:117  %layer4_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_5_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:120  %layer4_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_6_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:123  %layer4_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_7_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:126  %layer4_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_8_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:129  %layer4_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_9_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:132  %layer4_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_10_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:135  %layer4_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_11_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:138  %layer4_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_12_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:141  %layer4_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_13_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:144  %layer4_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_14_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:147  %layer4_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_15_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:150  %layer5_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_0_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:153  %layer5_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_1_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:156  %layer5_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_2_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:159  %layer5_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_3_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:162  %layer5_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_4_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:165  %layer5_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_5_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:168  %layer5_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_6_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:171  %layer5_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_7_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:174  %layer5_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_8_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:177  %layer5_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_9_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:180  %layer5_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_10_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:183  %layer5_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_11_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:186  %layer5_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_12_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:189  %layer5_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_13_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:192  %layer5_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_14_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:195  %layer5_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_15_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:198  %layer5_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_16_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:201  %layer5_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_17_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:204  %layer5_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_18_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:207  %layer5_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_19_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:210  %layer5_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_20_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:213  %layer5_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_21_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:216  %layer5_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_22_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:219  %layer5_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_23_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:222  %layer5_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_24_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:225  %layer5_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_25_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:228  %layer5_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_26_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:231  %layer5_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_27_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:234  %layer5_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_28_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:237  %layer5_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_29_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:240  %layer5_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_30_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:243  %layer5_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_31_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:246  %layer6_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_0_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:249  %layer6_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_1_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:252  %layer6_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_2_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:255  %layer6_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_3_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:258  %layer6_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_4_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:261  %layer6_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_5_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:264  %layer6_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_6_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:267  %layer6_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_7_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:270  %layer6_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_8_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:273  %layer6_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_9_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:276  %layer6_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_10_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:279  %layer6_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_11_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:282  %layer6_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_12_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:285  %layer6_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_13_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:288  %layer6_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_14_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:291  %layer6_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_15_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:294  %layer6_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_16_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:297  %layer6_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_17_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:300  %layer6_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_18_V"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:303  %layer6_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_19_V"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:306  %layer6_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_20_V"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:309  %layer6_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_21_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:312  %layer6_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_22_V"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:315  %layer6_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_23_V"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:318  %layer6_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_24_V"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:321  %layer6_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_25_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:324  %layer6_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_26_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:327  %layer6_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_27_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:330  %layer6_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_28_V"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:333  %layer6_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_29_V"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:336  %layer6_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_30_V"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:339  %layer6_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_V_data_31_V"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:342  %layer7_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_0_V"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:345  %layer7_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_1_V"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:348  %layer7_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_2_V"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:351  %layer7_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_3_V"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:354  %layer7_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_4_V"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:357  %layer7_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_5_V"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:360  %layer7_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_6_V"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:363  %layer7_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_7_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:366  %layer7_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_8_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:369  %layer7_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_9_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:372  %layer7_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_10_V"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:375  %layer7_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_11_V"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:378  %layer7_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_12_V"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:381  %layer7_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_13_V"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:384  %layer7_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_14_V"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:387  %layer7_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_15_V"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:390  %layer7_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_16_V"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:393  %layer7_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_17_V"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:396  %layer7_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_18_V"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:399  %layer7_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_19_V"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:402  %layer7_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_20_V"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:405  %layer7_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_21_V"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:408  %layer7_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_22_V"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:411  %layer7_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_23_V"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:414  %layer7_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_24_V"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:417  %layer7_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_25_V"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:420  %layer7_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_26_V"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:423  %layer7_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_27_V"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:426  %layer7_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_28_V"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:429  %layer7_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_29_V"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:432  %layer7_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_30_V"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:435  %layer7_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_31_V"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:438  %layer8_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_0_V"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:441  %layer8_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_1_V"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:444  %layer8_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_2_V"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:447  %layer8_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_3_V"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:450  %layer8_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_4_V"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:453  %layer8_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_5_V"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:456  %layer8_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_6_V"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:459  %layer8_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_7_V"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:462  %layer8_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_8_V"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:465  %layer8_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_9_V"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:468  %layer8_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_10_V"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:471  %layer8_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_11_V"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:474  %layer8_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_12_V"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:477  %layer8_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_13_V"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:480  %layer8_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_14_V"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:483  %layer8_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_15_V"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:486  %layer8_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_16_V"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:489  %layer8_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_17_V"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:492  %layer8_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_18_V"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:495  %layer8_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_19_V"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:498  %layer8_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_20_V"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:501  %layer8_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_21_V"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:504  %layer8_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_22_V"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:507  %layer8_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_23_V"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:510  %layer8_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_24_V"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:513  %layer8_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_25_V"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:516  %layer8_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_26_V"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:519  %layer8_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_27_V"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:522  %layer8_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_28_V"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:525  %layer8_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_29_V"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:528  %layer8_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_30_V"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:531  %layer8_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_31_V"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:534  %layer8_out_V_data_32_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_32_V"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:537  %layer8_out_V_data_33_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_33_V"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:540  %layer8_out_V_data_34_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_34_V"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:543  %layer8_out_V_data_35_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_35_V"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:546  %layer8_out_V_data_36_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_36_V"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:549  %layer8_out_V_data_37_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_37_V"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:552  %layer8_out_V_data_38_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_38_V"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:555  %layer8_out_V_data_39_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_39_V"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:558  %layer8_out_V_data_40_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_40_V"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:561  %layer8_out_V_data_41_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_41_V"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:564  %layer8_out_V_data_42_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_42_V"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:567  %layer8_out_V_data_43_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_43_V"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:570  %layer8_out_V_data_44_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_44_V"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:573  %layer8_out_V_data_45_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_45_V"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:576  %layer8_out_V_data_46_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_46_V"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:579  %layer8_out_V_data_47_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_47_V"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:582  %layer8_out_V_data_48_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_48_V"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:585  %layer8_out_V_data_49_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_49_V"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:588  %layer8_out_V_data_50_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_50_V"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:591  %layer8_out_V_data_51_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_51_V"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:594  %layer8_out_V_data_52_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_52_V"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:597  %layer8_out_V_data_53_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_53_V"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:600  %layer8_out_V_data_54_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_54_V"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:603  %layer8_out_V_data_55_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_55_V"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:606  %layer8_out_V_data_56_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_56_V"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:609  %layer8_out_V_data_57_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_57_V"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:612  %layer8_out_V_data_58_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_58_V"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:615  %layer8_out_V_data_59_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_59_V"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:618  %layer8_out_V_data_60_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_60_V"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:621  %layer8_out_V_data_61_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_61_V"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:624  %layer8_out_V_data_62_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_62_V"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:627  %layer8_out_V_data_63_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_63_V"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:630  %layer9_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_0_V"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:633  %layer9_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_1_V"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:636  %layer9_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_2_V"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:639  %layer9_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_3_V"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:642  %layer9_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_4_V"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:645  %layer9_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_5_V"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:648  %layer9_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_6_V"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:651  %layer9_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_7_V"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:654  %layer9_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_8_V"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:657  %layer9_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_9_V"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:660  %layer9_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_10_V"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:663  %layer9_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_11_V"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:666  %layer9_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_12_V"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:669  %layer9_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_13_V"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:672  %layer9_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_14_V"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:675  %layer9_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_15_V"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:678  %layer9_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_16_V"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:681  %layer9_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_17_V"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:684  %layer9_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_18_V"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:687  %layer9_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_19_V"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:690  %layer9_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_20_V"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:693  %layer9_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_21_V"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:696  %layer9_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_22_V"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:699  %layer9_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_23_V"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:702  %layer9_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_24_V"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:705  %layer9_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_25_V"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:708  %layer9_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_26_V"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:711  %layer9_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_27_V"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:714  %layer9_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_28_V"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:717  %layer9_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_29_V"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:720  %layer9_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_30_V"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:723  %layer9_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_31_V"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:726  %layer9_out_V_data_32_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_32_V"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:729  %layer9_out_V_data_33_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_33_V"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:732  %layer9_out_V_data_34_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_34_V"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:735  %layer9_out_V_data_35_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_35_V"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:738  %layer9_out_V_data_36_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_36_V"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:741  %layer9_out_V_data_37_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_37_V"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:744  %layer9_out_V_data_38_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_38_V"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:747  %layer9_out_V_data_39_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_39_V"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:750  %layer9_out_V_data_40_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_40_V"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:753  %layer9_out_V_data_41_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_41_V"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:756  %layer9_out_V_data_42_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_42_V"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:759  %layer9_out_V_data_43_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_43_V"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:762  %layer9_out_V_data_44_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_44_V"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:765  %layer9_out_V_data_45_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_45_V"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:768  %layer9_out_V_data_46_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_46_V"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:771  %layer9_out_V_data_47_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_47_V"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:774  %layer9_out_V_data_48_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_48_V"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:777  %layer9_out_V_data_49_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_49_V"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:780  %layer9_out_V_data_50_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_50_V"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:783  %layer9_out_V_data_51_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_51_V"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:786  %layer9_out_V_data_52_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_52_V"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:789  %layer9_out_V_data_53_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_53_V"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:792  %layer9_out_V_data_54_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_54_V"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:795  %layer9_out_V_data_55_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_55_V"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:798  %layer9_out_V_data_56_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_56_V"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:801  %layer9_out_V_data_57_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_57_V"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:804  %layer9_out_V_data_58_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_58_V"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:807  %layer9_out_V_data_59_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_59_V"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:810  %layer9_out_V_data_60_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_60_V"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:813  %layer9_out_V_data_61_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_61_V"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:816  %layer9_out_V_data_62_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_62_V"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:819  %layer9_out_V_data_63_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_V_data_63_V"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:822  %layer10_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_0_V"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:825  %layer10_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_1_V"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:828  %layer10_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_2_V"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:831  %layer10_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_3_V"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:834  %layer10_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_4_V"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:837  %layer10_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_5_V"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:840  %layer10_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_6_V"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:843  %layer10_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_7_V"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:846  %layer10_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_8_V"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:849  %layer10_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_9_V"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:852  %layer10_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_10_V"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:855  %layer10_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_11_V"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:858  %layer10_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_12_V"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:861  %layer10_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_13_V"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:864  %layer10_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_14_V"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:867  %layer10_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_15_V"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:870  %layer10_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_16_V"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:873  %layer10_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_17_V"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:876  %layer10_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_18_V"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:879  %layer10_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_19_V"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:882  %layer10_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_20_V"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:885  %layer10_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_21_V"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:888  %layer10_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_22_V"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:891  %layer10_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_23_V"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:894  %layer10_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_24_V"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:897  %layer10_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_25_V"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:900  %layer10_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_26_V"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:903  %layer10_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_27_V"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:906  %layer10_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_28_V"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:909  %layer10_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_29_V"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:912  %layer10_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_30_V"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:915  %layer10_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_31_V"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:918  %layer10_out_V_data_32_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_32_V"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:921  %layer10_out_V_data_33_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_33_V"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:924  %layer10_out_V_data_34_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_34_V"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:927  %layer10_out_V_data_35_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_35_V"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:930  %layer10_out_V_data_36_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_36_V"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:933  %layer10_out_V_data_37_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_37_V"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:936  %layer10_out_V_data_38_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_38_V"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:939  %layer10_out_V_data_39_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_39_V"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:942  %layer10_out_V_data_40_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_40_V"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:945  %layer10_out_V_data_41_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_41_V"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:948  %layer10_out_V_data_42_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_42_V"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:951  %layer10_out_V_data_43_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_43_V"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:954  %layer10_out_V_data_44_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_44_V"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:957  %layer10_out_V_data_45_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_45_V"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:960  %layer10_out_V_data_46_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_46_V"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:963  %layer10_out_V_data_47_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_47_V"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:966  %layer10_out_V_data_48_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_48_V"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:969  %layer10_out_V_data_49_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_49_V"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:972  %layer10_out_V_data_50_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_50_V"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:975  %layer10_out_V_data_51_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_51_V"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:978  %layer10_out_V_data_52_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_52_V"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:981  %layer10_out_V_data_53_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_53_V"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:984  %layer10_out_V_data_54_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_54_V"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:987  %layer10_out_V_data_55_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_55_V"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:990  %layer10_out_V_data_56_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_56_V"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:993  %layer10_out_V_data_57_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_57_V"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:996  %layer10_out_V_data_58_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_58_V"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:999  %layer10_out_V_data_59_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_59_V"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:1002  %layer10_out_V_data_60_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_60_V"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:1005  %layer10_out_V_data_61_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_61_V"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:1008  %layer10_out_V_data_62_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_62_V"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:1011  %layer10_out_V_data_63_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_63_V"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:1014  %layer12_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_0_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="365" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="4" op_19_bw="10">
<![CDATA[
codeRepl:1020  call fastcc void @"conv_1d_cl<array,array<ap_fixed,16u>,config2>"(i16* %conv1d_input_V_data_0_V, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="366" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="4" op_19_bw="10">
<![CDATA[
codeRepl:1020  call fastcc void @"conv_1d_cl<array,array<ap_fixed,16u>,config2>"(i16* %conv1d_input_V_data_0_V, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0">
<![CDATA[
codeRepl:1021  call fastcc void @"relu<array,array<ap_fixed,16u>,relu_config3>"(i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_15_V, i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_4_V, i16* %layer3_out_V_data_5_V, i16* %layer3_out_V_data_6_V, i16* %layer3_out_V_data_7_V, i16* %layer3_out_V_data_8_V, i16* %layer3_out_V_data_9_V, i16* %layer3_out_V_data_10_V, i16* %layer3_out_V_data_11_V, i16* %layer3_out_V_data_12_V, i16* %layer3_out_V_data_13_V, i16* %layer3_out_V_data_14_V, i16* %layer3_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="368" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0">
<![CDATA[
codeRepl:1021  call fastcc void @"relu<array,array<ap_fixed,16u>,relu_config3>"(i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_15_V, i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_4_V, i16* %layer3_out_V_data_5_V, i16* %layer3_out_V_data_6_V, i16* %layer3_out_V_data_7_V, i16* %layer3_out_V_data_8_V, i16* %layer3_out_V_data_9_V, i16* %layer3_out_V_data_10_V, i16* %layer3_out_V_data_11_V, i16* %layer3_out_V_data_12_V, i16* %layer3_out_V_data_13_V, i16* %layer3_out_V_data_14_V, i16* %layer3_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="369" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="1" op_34_bw="0">
<![CDATA[
codeRepl:1022  call fastcc void @"pooling1d_cl<array,array<ap_fixed,16u>,config4>"(i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_4_V, i16* %layer3_out_V_data_5_V, i16* %layer3_out_V_data_6_V, i16* %layer3_out_V_data_7_V, i16* %layer3_out_V_data_8_V, i16* %layer3_out_V_data_9_V, i16* %layer3_out_V_data_10_V, i16* %layer3_out_V_data_11_V, i16* %layer3_out_V_data_12_V, i16* %layer3_out_V_data_13_V, i16* %layer3_out_V_data_14_V, i16* %layer3_out_V_data_15_V, i16* %layer4_out_V_data_0_V, i16* %layer4_out_V_data_1_V, i16* %layer4_out_V_data_2_V, i16* %layer4_out_V_data_3_V, i16* %layer4_out_V_data_4_V, i16* %layer4_out_V_data_5_V, i16* %layer4_out_V_data_6_V, i16* %layer4_out_V_data_7_V, i16* %layer4_out_V_data_8_V, i16* %layer4_out_V_data_9_V, i16* %layer4_out_V_data_10_V, i16* %layer4_out_V_data_11_V, i16* %layer4_out_V_data_12_V, i16* %layer4_out_V_data_13_V, i16* %layer4_out_V_data_14_V, i16* %layer4_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="370" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="1" op_34_bw="0">
<![CDATA[
codeRepl:1022  call fastcc void @"pooling1d_cl<array,array<ap_fixed,16u>,config4>"(i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_4_V, i16* %layer3_out_V_data_5_V, i16* %layer3_out_V_data_6_V, i16* %layer3_out_V_data_7_V, i16* %layer3_out_V_data_8_V, i16* %layer3_out_V_data_9_V, i16* %layer3_out_V_data_10_V, i16* %layer3_out_V_data_11_V, i16* %layer3_out_V_data_12_V, i16* %layer3_out_V_data_13_V, i16* %layer3_out_V_data_14_V, i16* %layer3_out_V_data_15_V, i16* %layer4_out_V_data_0_V, i16* %layer4_out_V_data_1_V, i16* %layer4_out_V_data_2_V, i16* %layer4_out_V_data_3_V, i16* %layer4_out_V_data_4_V, i16* %layer4_out_V_data_5_V, i16* %layer4_out_V_data_6_V, i16* %layer4_out_V_data_7_V, i16* %layer4_out_V_data_8_V, i16* %layer4_out_V_data_9_V, i16* %layer4_out_V_data_10_V, i16* %layer4_out_V_data_11_V, i16* %layer4_out_V_data_12_V, i16* %layer4_out_V_data_13_V, i16* %layer4_out_V_data_14_V, i16* %layer4_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="371" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="1018" op_50_bw="0" op_51_bw="0">
<![CDATA[
codeRepl:1023  call fastcc void @"conv_1d_cl<array,array<ap_fixed,32u>,config5>"(i16* %layer4_out_V_data_0_V, i16* %layer4_out_V_data_1_V, i16* %layer4_out_V_data_2_V, i16* %layer4_out_V_data_3_V, i16* %layer4_out_V_data_4_V, i16* %layer4_out_V_data_5_V, i16* %layer4_out_V_data_6_V, i16* %layer4_out_V_data_7_V, i16* %layer4_out_V_data_8_V, i16* %layer4_out_V_data_9_V, i16* %layer4_out_V_data_10_V, i16* %layer4_out_V_data_11_V, i16* %layer4_out_V_data_12_V, i16* %layer4_out_V_data_13_V, i16* %layer4_out_V_data_14_V, i16* %layer4_out_V_data_15_V, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln74"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="372" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="1018" op_50_bw="0" op_51_bw="0">
<![CDATA[
codeRepl:1023  call fastcc void @"conv_1d_cl<array,array<ap_fixed,32u>,config5>"(i16* %layer4_out_V_data_0_V, i16* %layer4_out_V_data_1_V, i16* %layer4_out_V_data_2_V, i16* %layer4_out_V_data_3_V, i16* %layer4_out_V_data_4_V, i16* %layer4_out_V_data_5_V, i16* %layer4_out_V_data_6_V, i16* %layer4_out_V_data_7_V, i16* %layer4_out_V_data_8_V, i16* %layer4_out_V_data_9_V, i16* %layer4_out_V_data_10_V, i16* %layer4_out_V_data_11_V, i16* %layer4_out_V_data_12_V, i16* %layer4_out_V_data_13_V, i16* %layer4_out_V_data_14_V, i16* %layer4_out_V_data_15_V, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln74"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0">
<![CDATA[
codeRepl:1024  call fastcc void @"relu<array,array<ap_fixed,32u>,relu_config6>"(i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_31_V, i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_7_V, i16* %layer6_out_V_data_8_V, i16* %layer6_out_V_data_9_V, i16* %layer6_out_V_data_10_V, i16* %layer6_out_V_data_11_V, i16* %layer6_out_V_data_12_V, i16* %layer6_out_V_data_13_V, i16* %layer6_out_V_data_14_V, i16* %layer6_out_V_data_15_V, i16* %layer6_out_V_data_16_V, i16* %layer6_out_V_data_17_V, i16* %layer6_out_V_data_18_V, i16* %layer6_out_V_data_19_V, i16* %layer6_out_V_data_20_V, i16* %layer6_out_V_data_21_V, i16* %layer6_out_V_data_22_V, i16* %layer6_out_V_data_23_V, i16* %layer6_out_V_data_24_V, i16* %layer6_out_V_data_25_V, i16* %layer6_out_V_data_26_V, i16* %layer6_out_V_data_27_V, i16* %layer6_out_V_data_28_V, i16* %layer6_out_V_data_29_V, i16* %layer6_out_V_data_30_V, i16* %layer6_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln78"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="374" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0">
<![CDATA[
codeRepl:1024  call fastcc void @"relu<array,array<ap_fixed,32u>,relu_config6>"(i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_31_V, i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_7_V, i16* %layer6_out_V_data_8_V, i16* %layer6_out_V_data_9_V, i16* %layer6_out_V_data_10_V, i16* %layer6_out_V_data_11_V, i16* %layer6_out_V_data_12_V, i16* %layer6_out_V_data_13_V, i16* %layer6_out_V_data_14_V, i16* %layer6_out_V_data_15_V, i16* %layer6_out_V_data_16_V, i16* %layer6_out_V_data_17_V, i16* %layer6_out_V_data_18_V, i16* %layer6_out_V_data_19_V, i16* %layer6_out_V_data_20_V, i16* %layer6_out_V_data_21_V, i16* %layer6_out_V_data_22_V, i16* %layer6_out_V_data_23_V, i16* %layer6_out_V_data_24_V, i16* %layer6_out_V_data_25_V, i16* %layer6_out_V_data_26_V, i16* %layer6_out_V_data_27_V, i16* %layer6_out_V_data_28_V, i16* %layer6_out_V_data_29_V, i16* %layer6_out_V_data_30_V, i16* %layer6_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln78"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="375" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="1" op_66_bw="0">
<![CDATA[
codeRepl:1025  call fastcc void @"pooling1d_cl<array,array<ap_fixed,32u>,config7>"(i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_7_V, i16* %layer6_out_V_data_8_V, i16* %layer6_out_V_data_9_V, i16* %layer6_out_V_data_10_V, i16* %layer6_out_V_data_11_V, i16* %layer6_out_V_data_12_V, i16* %layer6_out_V_data_13_V, i16* %layer6_out_V_data_14_V, i16* %layer6_out_V_data_15_V, i16* %layer6_out_V_data_16_V, i16* %layer6_out_V_data_17_V, i16* %layer6_out_V_data_18_V, i16* %layer6_out_V_data_19_V, i16* %layer6_out_V_data_20_V, i16* %layer6_out_V_data_21_V, i16* %layer6_out_V_data_22_V, i16* %layer6_out_V_data_23_V, i16* %layer6_out_V_data_24_V, i16* %layer6_out_V_data_25_V, i16* %layer6_out_V_data_26_V, i16* %layer6_out_V_data_27_V, i16* %layer6_out_V_data_28_V, i16* %layer6_out_V_data_29_V, i16* %layer6_out_V_data_30_V, i16* %layer6_out_V_data_31_V, i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_15_V, i16* %layer7_out_V_data_16_V, i16* %layer7_out_V_data_17_V, i16* %layer7_out_V_data_18_V, i16* %layer7_out_V_data_19_V, i16* %layer7_out_V_data_20_V, i16* %layer7_out_V_data_21_V, i16* %layer7_out_V_data_22_V, i16* %layer7_out_V_data_23_V, i16* %layer7_out_V_data_24_V, i16* %layer7_out_V_data_25_V, i16* %layer7_out_V_data_26_V, i16* %layer7_out_V_data_27_V, i16* %layer7_out_V_data_28_V, i16* %layer7_out_V_data_29_V, i16* %layer7_out_V_data_30_V, i16* %layer7_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln82"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="376" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="1" op_66_bw="0">
<![CDATA[
codeRepl:1025  call fastcc void @"pooling1d_cl<array,array<ap_fixed,32u>,config7>"(i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_7_V, i16* %layer6_out_V_data_8_V, i16* %layer6_out_V_data_9_V, i16* %layer6_out_V_data_10_V, i16* %layer6_out_V_data_11_V, i16* %layer6_out_V_data_12_V, i16* %layer6_out_V_data_13_V, i16* %layer6_out_V_data_14_V, i16* %layer6_out_V_data_15_V, i16* %layer6_out_V_data_16_V, i16* %layer6_out_V_data_17_V, i16* %layer6_out_V_data_18_V, i16* %layer6_out_V_data_19_V, i16* %layer6_out_V_data_20_V, i16* %layer6_out_V_data_21_V, i16* %layer6_out_V_data_22_V, i16* %layer6_out_V_data_23_V, i16* %layer6_out_V_data_24_V, i16* %layer6_out_V_data_25_V, i16* %layer6_out_V_data_26_V, i16* %layer6_out_V_data_27_V, i16* %layer6_out_V_data_28_V, i16* %layer6_out_V_data_29_V, i16* %layer6_out_V_data_30_V, i16* %layer6_out_V_data_31_V, i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_15_V, i16* %layer7_out_V_data_16_V, i16* %layer7_out_V_data_17_V, i16* %layer7_out_V_data_18_V, i16* %layer7_out_V_data_19_V, i16* %layer7_out_V_data_20_V, i16* %layer7_out_V_data_21_V, i16* %layer7_out_V_data_22_V, i16* %layer7_out_V_data_23_V, i16* %layer7_out_V_data_24_V, i16* %layer7_out_V_data_25_V, i16* %layer7_out_V_data_26_V, i16* %layer7_out_V_data_27_V, i16* %layer7_out_V_data_28_V, i16* %layer7_out_V_data_29_V, i16* %layer7_out_V_data_30_V, i16* %layer7_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln82"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="377" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="6137" op_98_bw="0" op_99_bw="0">
<![CDATA[
codeRepl:1026  call fastcc void @"conv_1d_cl<array,array<ap_fixed,64u>,config8>"(i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_15_V, i16* %layer7_out_V_data_16_V, i16* %layer7_out_V_data_17_V, i16* %layer7_out_V_data_18_V, i16* %layer7_out_V_data_19_V, i16* %layer7_out_V_data_20_V, i16* %layer7_out_V_data_21_V, i16* %layer7_out_V_data_22_V, i16* %layer7_out_V_data_23_V, i16* %layer7_out_V_data_24_V, i16* %layer7_out_V_data_25_V, i16* %layer7_out_V_data_26_V, i16* %layer7_out_V_data_27_V, i16* %layer7_out_V_data_28_V, i16* %layer7_out_V_data_29_V, i16* %layer7_out_V_data_30_V, i16* %layer7_out_V_data_31_V, i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V, i16* %layer8_out_V_data_32_V, i16* %layer8_out_V_data_33_V, i16* %layer8_out_V_data_34_V, i16* %layer8_out_V_data_35_V, i16* %layer8_out_V_data_36_V, i16* %layer8_out_V_data_37_V, i16* %layer8_out_V_data_38_V, i16* %layer8_out_V_data_39_V, i16* %layer8_out_V_data_40_V, i16* %layer8_out_V_data_41_V, i16* %layer8_out_V_data_42_V, i16* %layer8_out_V_data_43_V, i16* %layer8_out_V_data_44_V, i16* %layer8_out_V_data_45_V, i16* %layer8_out_V_data_46_V, i16* %layer8_out_V_data_47_V, i16* %layer8_out_V_data_48_V, i16* %layer8_out_V_data_49_V, i16* %layer8_out_V_data_50_V, i16* %layer8_out_V_data_51_V, i16* %layer8_out_V_data_52_V, i16* %layer8_out_V_data_53_V, i16* %layer8_out_V_data_54_V, i16* %layer8_out_V_data_55_V, i16* %layer8_out_V_data_56_V, i16* %layer8_out_V_data_57_V, i16* %layer8_out_V_data_58_V, i16* %layer8_out_V_data_59_V, i16* %layer8_out_V_data_60_V, i16* %layer8_out_V_data_61_V, i16* %layer8_out_V_data_62_V, i16* %layer8_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="378" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="6137" op_98_bw="0" op_99_bw="0">
<![CDATA[
codeRepl:1026  call fastcc void @"conv_1d_cl<array,array<ap_fixed,64u>,config8>"(i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_15_V, i16* %layer7_out_V_data_16_V, i16* %layer7_out_V_data_17_V, i16* %layer7_out_V_data_18_V, i16* %layer7_out_V_data_19_V, i16* %layer7_out_V_data_20_V, i16* %layer7_out_V_data_21_V, i16* %layer7_out_V_data_22_V, i16* %layer7_out_V_data_23_V, i16* %layer7_out_V_data_24_V, i16* %layer7_out_V_data_25_V, i16* %layer7_out_V_data_26_V, i16* %layer7_out_V_data_27_V, i16* %layer7_out_V_data_28_V, i16* %layer7_out_V_data_29_V, i16* %layer7_out_V_data_30_V, i16* %layer7_out_V_data_31_V, i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V, i16* %layer8_out_V_data_32_V, i16* %layer8_out_V_data_33_V, i16* %layer8_out_V_data_34_V, i16* %layer8_out_V_data_35_V, i16* %layer8_out_V_data_36_V, i16* %layer8_out_V_data_37_V, i16* %layer8_out_V_data_38_V, i16* %layer8_out_V_data_39_V, i16* %layer8_out_V_data_40_V, i16* %layer8_out_V_data_41_V, i16* %layer8_out_V_data_42_V, i16* %layer8_out_V_data_43_V, i16* %layer8_out_V_data_44_V, i16* %layer8_out_V_data_45_V, i16* %layer8_out_V_data_46_V, i16* %layer8_out_V_data_47_V, i16* %layer8_out_V_data_48_V, i16* %layer8_out_V_data_49_V, i16* %layer8_out_V_data_50_V, i16* %layer8_out_V_data_51_V, i16* %layer8_out_V_data_52_V, i16* %layer8_out_V_data_53_V, i16* %layer8_out_V_data_54_V, i16* %layer8_out_V_data_55_V, i16* %layer8_out_V_data_56_V, i16* %layer8_out_V_data_57_V, i16* %layer8_out_V_data_58_V, i16* %layer8_out_V_data_59_V, i16* %layer8_out_V_data_60_V, i16* %layer8_out_V_data_61_V, i16* %layer8_out_V_data_62_V, i16* %layer8_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0">
<![CDATA[
codeRepl:1027  call fastcc void @"relu<array,array<ap_fixed,64u>,relu_config9>"(i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V, i16* %layer8_out_V_data_32_V, i16* %layer8_out_V_data_33_V, i16* %layer8_out_V_data_34_V, i16* %layer8_out_V_data_35_V, i16* %layer8_out_V_data_36_V, i16* %layer8_out_V_data_37_V, i16* %layer8_out_V_data_38_V, i16* %layer8_out_V_data_39_V, i16* %layer8_out_V_data_40_V, i16* %layer8_out_V_data_41_V, i16* %layer8_out_V_data_42_V, i16* %layer8_out_V_data_43_V, i16* %layer8_out_V_data_44_V, i16* %layer8_out_V_data_45_V, i16* %layer8_out_V_data_46_V, i16* %layer8_out_V_data_47_V, i16* %layer8_out_V_data_48_V, i16* %layer8_out_V_data_49_V, i16* %layer8_out_V_data_50_V, i16* %layer8_out_V_data_51_V, i16* %layer8_out_V_data_52_V, i16* %layer8_out_V_data_53_V, i16* %layer8_out_V_data_54_V, i16* %layer8_out_V_data_55_V, i16* %layer8_out_V_data_56_V, i16* %layer8_out_V_data_57_V, i16* %layer8_out_V_data_58_V, i16* %layer8_out_V_data_59_V, i16* %layer8_out_V_data_60_V, i16* %layer8_out_V_data_61_V, i16* %layer8_out_V_data_62_V, i16* %layer8_out_V_data_63_V, i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_15_V, i16* %layer9_out_V_data_16_V, i16* %layer9_out_V_data_17_V, i16* %layer9_out_V_data_18_V, i16* %layer9_out_V_data_19_V, i16* %layer9_out_V_data_20_V, i16* %layer9_out_V_data_21_V, i16* %layer9_out_V_data_22_V, i16* %layer9_out_V_data_23_V, i16* %layer9_out_V_data_24_V, i16* %layer9_out_V_data_25_V, i16* %layer9_out_V_data_26_V, i16* %layer9_out_V_data_27_V, i16* %layer9_out_V_data_28_V, i16* %layer9_out_V_data_29_V, i16* %layer9_out_V_data_30_V, i16* %layer9_out_V_data_31_V, i16* %layer9_out_V_data_32_V, i16* %layer9_out_V_data_33_V, i16* %layer9_out_V_data_34_V, i16* %layer9_out_V_data_35_V, i16* %layer9_out_V_data_36_V, i16* %layer9_out_V_data_37_V, i16* %layer9_out_V_data_38_V, i16* %layer9_out_V_data_39_V, i16* %layer9_out_V_data_40_V, i16* %layer9_out_V_data_41_V, i16* %layer9_out_V_data_42_V, i16* %layer9_out_V_data_43_V, i16* %layer9_out_V_data_44_V, i16* %layer9_out_V_data_45_V, i16* %layer9_out_V_data_46_V, i16* %layer9_out_V_data_47_V, i16* %layer9_out_V_data_48_V, i16* %layer9_out_V_data_49_V, i16* %layer9_out_V_data_50_V, i16* %layer9_out_V_data_51_V, i16* %layer9_out_V_data_52_V, i16* %layer9_out_V_data_53_V, i16* %layer9_out_V_data_54_V, i16* %layer9_out_V_data_55_V, i16* %layer9_out_V_data_56_V, i16* %layer9_out_V_data_57_V, i16* %layer9_out_V_data_58_V, i16* %layer9_out_V_data_59_V, i16* %layer9_out_V_data_60_V, i16* %layer9_out_V_data_61_V, i16* %layer9_out_V_data_62_V, i16* %layer9_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln90"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="380" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0">
<![CDATA[
codeRepl:1027  call fastcc void @"relu<array,array<ap_fixed,64u>,relu_config9>"(i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V, i16* %layer8_out_V_data_32_V, i16* %layer8_out_V_data_33_V, i16* %layer8_out_V_data_34_V, i16* %layer8_out_V_data_35_V, i16* %layer8_out_V_data_36_V, i16* %layer8_out_V_data_37_V, i16* %layer8_out_V_data_38_V, i16* %layer8_out_V_data_39_V, i16* %layer8_out_V_data_40_V, i16* %layer8_out_V_data_41_V, i16* %layer8_out_V_data_42_V, i16* %layer8_out_V_data_43_V, i16* %layer8_out_V_data_44_V, i16* %layer8_out_V_data_45_V, i16* %layer8_out_V_data_46_V, i16* %layer8_out_V_data_47_V, i16* %layer8_out_V_data_48_V, i16* %layer8_out_V_data_49_V, i16* %layer8_out_V_data_50_V, i16* %layer8_out_V_data_51_V, i16* %layer8_out_V_data_52_V, i16* %layer8_out_V_data_53_V, i16* %layer8_out_V_data_54_V, i16* %layer8_out_V_data_55_V, i16* %layer8_out_V_data_56_V, i16* %layer8_out_V_data_57_V, i16* %layer8_out_V_data_58_V, i16* %layer8_out_V_data_59_V, i16* %layer8_out_V_data_60_V, i16* %layer8_out_V_data_61_V, i16* %layer8_out_V_data_62_V, i16* %layer8_out_V_data_63_V, i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_15_V, i16* %layer9_out_V_data_16_V, i16* %layer9_out_V_data_17_V, i16* %layer9_out_V_data_18_V, i16* %layer9_out_V_data_19_V, i16* %layer9_out_V_data_20_V, i16* %layer9_out_V_data_21_V, i16* %layer9_out_V_data_22_V, i16* %layer9_out_V_data_23_V, i16* %layer9_out_V_data_24_V, i16* %layer9_out_V_data_25_V, i16* %layer9_out_V_data_26_V, i16* %layer9_out_V_data_27_V, i16* %layer9_out_V_data_28_V, i16* %layer9_out_V_data_29_V, i16* %layer9_out_V_data_30_V, i16* %layer9_out_V_data_31_V, i16* %layer9_out_V_data_32_V, i16* %layer9_out_V_data_33_V, i16* %layer9_out_V_data_34_V, i16* %layer9_out_V_data_35_V, i16* %layer9_out_V_data_36_V, i16* %layer9_out_V_data_37_V, i16* %layer9_out_V_data_38_V, i16* %layer9_out_V_data_39_V, i16* %layer9_out_V_data_40_V, i16* %layer9_out_V_data_41_V, i16* %layer9_out_V_data_42_V, i16* %layer9_out_V_data_43_V, i16* %layer9_out_V_data_44_V, i16* %layer9_out_V_data_45_V, i16* %layer9_out_V_data_46_V, i16* %layer9_out_V_data_47_V, i16* %layer9_out_V_data_48_V, i16* %layer9_out_V_data_49_V, i16* %layer9_out_V_data_50_V, i16* %layer9_out_V_data_51_V, i16* %layer9_out_V_data_52_V, i16* %layer9_out_V_data_53_V, i16* %layer9_out_V_data_54_V, i16* %layer9_out_V_data_55_V, i16* %layer9_out_V_data_56_V, i16* %layer9_out_V_data_57_V, i16* %layer9_out_V_data_58_V, i16* %layer9_out_V_data_59_V, i16* %layer9_out_V_data_60_V, i16* %layer9_out_V_data_61_V, i16* %layer9_out_V_data_62_V, i16* %layer9_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln90"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="381" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0">
<![CDATA[
codeRepl:1028  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed,64u>,config10>"(i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_15_V, i16* %layer9_out_V_data_16_V, i16* %layer9_out_V_data_17_V, i16* %layer9_out_V_data_18_V, i16* %layer9_out_V_data_19_V, i16* %layer9_out_V_data_20_V, i16* %layer9_out_V_data_21_V, i16* %layer9_out_V_data_22_V, i16* %layer9_out_V_data_23_V, i16* %layer9_out_V_data_24_V, i16* %layer9_out_V_data_25_V, i16* %layer9_out_V_data_26_V, i16* %layer9_out_V_data_27_V, i16* %layer9_out_V_data_28_V, i16* %layer9_out_V_data_29_V, i16* %layer9_out_V_data_30_V, i16* %layer9_out_V_data_31_V, i16* %layer9_out_V_data_32_V, i16* %layer9_out_V_data_33_V, i16* %layer9_out_V_data_34_V, i16* %layer9_out_V_data_35_V, i16* %layer9_out_V_data_36_V, i16* %layer9_out_V_data_37_V, i16* %layer9_out_V_data_38_V, i16* %layer9_out_V_data_39_V, i16* %layer9_out_V_data_40_V, i16* %layer9_out_V_data_41_V, i16* %layer9_out_V_data_42_V, i16* %layer9_out_V_data_43_V, i16* %layer9_out_V_data_44_V, i16* %layer9_out_V_data_45_V, i16* %layer9_out_V_data_46_V, i16* %layer9_out_V_data_47_V, i16* %layer9_out_V_data_48_V, i16* %layer9_out_V_data_49_V, i16* %layer9_out_V_data_50_V, i16* %layer9_out_V_data_51_V, i16* %layer9_out_V_data_52_V, i16* %layer9_out_V_data_53_V, i16* %layer9_out_V_data_54_V, i16* %layer9_out_V_data_55_V, i16* %layer9_out_V_data_56_V, i16* %layer9_out_V_data_57_V, i16* %layer9_out_V_data_58_V, i16* %layer9_out_V_data_59_V, i16* %layer9_out_V_data_60_V, i16* %layer9_out_V_data_61_V, i16* %layer9_out_V_data_62_V, i16* %layer9_out_V_data_63_V, i16* %layer10_out_V_data_0_V, i16* %layer10_out_V_data_1_V, i16* %layer10_out_V_data_2_V, i16* %layer10_out_V_data_3_V, i16* %layer10_out_V_data_4_V, i16* %layer10_out_V_data_5_V, i16* %layer10_out_V_data_6_V, i16* %layer10_out_V_data_7_V, i16* %layer10_out_V_data_8_V, i16* %layer10_out_V_data_9_V, i16* %layer10_out_V_data_10_V, i16* %layer10_out_V_data_11_V, i16* %layer10_out_V_data_12_V, i16* %layer10_out_V_data_13_V, i16* %layer10_out_V_data_14_V, i16* %layer10_out_V_data_15_V, i16* %layer10_out_V_data_16_V, i16* %layer10_out_V_data_17_V, i16* %layer10_out_V_data_18_V, i16* %layer10_out_V_data_19_V, i16* %layer10_out_V_data_20_V, i16* %layer10_out_V_data_21_V, i16* %layer10_out_V_data_22_V, i16* %layer10_out_V_data_23_V, i16* %layer10_out_V_data_24_V, i16* %layer10_out_V_data_25_V, i16* %layer10_out_V_data_26_V, i16* %layer10_out_V_data_27_V, i16* %layer10_out_V_data_28_V, i16* %layer10_out_V_data_29_V, i16* %layer10_out_V_data_30_V, i16* %layer10_out_V_data_31_V, i16* %layer10_out_V_data_32_V, i16* %layer10_out_V_data_33_V, i16* %layer10_out_V_data_34_V, i16* %layer10_out_V_data_35_V, i16* %layer10_out_V_data_36_V, i16* %layer10_out_V_data_37_V, i16* %layer10_out_V_data_38_V, i16* %layer10_out_V_data_39_V, i16* %layer10_out_V_data_40_V, i16* %layer10_out_V_data_41_V, i16* %layer10_out_V_data_42_V, i16* %layer10_out_V_data_43_V, i16* %layer10_out_V_data_44_V, i16* %layer10_out_V_data_45_V, i16* %layer10_out_V_data_46_V, i16* %layer10_out_V_data_47_V, i16* %layer10_out_V_data_48_V, i16* %layer10_out_V_data_49_V, i16* %layer10_out_V_data_50_V, i16* %layer10_out_V_data_51_V, i16* %layer10_out_V_data_52_V, i16* %layer10_out_V_data_53_V, i16* %layer10_out_V_data_54_V, i16* %layer10_out_V_data_55_V, i16* %layer10_out_V_data_56_V, i16* %layer10_out_V_data_57_V, i16* %layer10_out_V_data_58_V, i16* %layer10_out_V_data_59_V, i16* %layer10_out_V_data_60_V, i16* %layer10_out_V_data_61_V, i16* %layer10_out_V_data_62_V, i16* %layer10_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="382" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0">
<![CDATA[
codeRepl:1028  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed,64u>,config10>"(i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_15_V, i16* %layer9_out_V_data_16_V, i16* %layer9_out_V_data_17_V, i16* %layer9_out_V_data_18_V, i16* %layer9_out_V_data_19_V, i16* %layer9_out_V_data_20_V, i16* %layer9_out_V_data_21_V, i16* %layer9_out_V_data_22_V, i16* %layer9_out_V_data_23_V, i16* %layer9_out_V_data_24_V, i16* %layer9_out_V_data_25_V, i16* %layer9_out_V_data_26_V, i16* %layer9_out_V_data_27_V, i16* %layer9_out_V_data_28_V, i16* %layer9_out_V_data_29_V, i16* %layer9_out_V_data_30_V, i16* %layer9_out_V_data_31_V, i16* %layer9_out_V_data_32_V, i16* %layer9_out_V_data_33_V, i16* %layer9_out_V_data_34_V, i16* %layer9_out_V_data_35_V, i16* %layer9_out_V_data_36_V, i16* %layer9_out_V_data_37_V, i16* %layer9_out_V_data_38_V, i16* %layer9_out_V_data_39_V, i16* %layer9_out_V_data_40_V, i16* %layer9_out_V_data_41_V, i16* %layer9_out_V_data_42_V, i16* %layer9_out_V_data_43_V, i16* %layer9_out_V_data_44_V, i16* %layer9_out_V_data_45_V, i16* %layer9_out_V_data_46_V, i16* %layer9_out_V_data_47_V, i16* %layer9_out_V_data_48_V, i16* %layer9_out_V_data_49_V, i16* %layer9_out_V_data_50_V, i16* %layer9_out_V_data_51_V, i16* %layer9_out_V_data_52_V, i16* %layer9_out_V_data_53_V, i16* %layer9_out_V_data_54_V, i16* %layer9_out_V_data_55_V, i16* %layer9_out_V_data_56_V, i16* %layer9_out_V_data_57_V, i16* %layer9_out_V_data_58_V, i16* %layer9_out_V_data_59_V, i16* %layer9_out_V_data_60_V, i16* %layer9_out_V_data_61_V, i16* %layer9_out_V_data_62_V, i16* %layer9_out_V_data_63_V, i16* %layer10_out_V_data_0_V, i16* %layer10_out_V_data_1_V, i16* %layer10_out_V_data_2_V, i16* %layer10_out_V_data_3_V, i16* %layer10_out_V_data_4_V, i16* %layer10_out_V_data_5_V, i16* %layer10_out_V_data_6_V, i16* %layer10_out_V_data_7_V, i16* %layer10_out_V_data_8_V, i16* %layer10_out_V_data_9_V, i16* %layer10_out_V_data_10_V, i16* %layer10_out_V_data_11_V, i16* %layer10_out_V_data_12_V, i16* %layer10_out_V_data_13_V, i16* %layer10_out_V_data_14_V, i16* %layer10_out_V_data_15_V, i16* %layer10_out_V_data_16_V, i16* %layer10_out_V_data_17_V, i16* %layer10_out_V_data_18_V, i16* %layer10_out_V_data_19_V, i16* %layer10_out_V_data_20_V, i16* %layer10_out_V_data_21_V, i16* %layer10_out_V_data_22_V, i16* %layer10_out_V_data_23_V, i16* %layer10_out_V_data_24_V, i16* %layer10_out_V_data_25_V, i16* %layer10_out_V_data_26_V, i16* %layer10_out_V_data_27_V, i16* %layer10_out_V_data_28_V, i16* %layer10_out_V_data_29_V, i16* %layer10_out_V_data_30_V, i16* %layer10_out_V_data_31_V, i16* %layer10_out_V_data_32_V, i16* %layer10_out_V_data_33_V, i16* %layer10_out_V_data_34_V, i16* %layer10_out_V_data_35_V, i16* %layer10_out_V_data_36_V, i16* %layer10_out_V_data_37_V, i16* %layer10_out_V_data_38_V, i16* %layer10_out_V_data_39_V, i16* %layer10_out_V_data_40_V, i16* %layer10_out_V_data_41_V, i16* %layer10_out_V_data_42_V, i16* %layer10_out_V_data_43_V, i16* %layer10_out_V_data_44_V, i16* %layer10_out_V_data_45_V, i16* %layer10_out_V_data_46_V, i16* %layer10_out_V_data_47_V, i16* %layer10_out_V_data_48_V, i16* %layer10_out_V_data_49_V, i16* %layer10_out_V_data_50_V, i16* %layer10_out_V_data_51_V, i16* %layer10_out_V_data_52_V, i16* %layer10_out_V_data_53_V, i16* %layer10_out_V_data_54_V, i16* %layer10_out_V_data_55_V, i16* %layer10_out_V_data_56_V, i16* %layer10_out_V_data_57_V, i16* %layer10_out_V_data_58_V, i16* %layer10_out_V_data_59_V, i16* %layer10_out_V_data_60_V, i16* %layer10_out_V_data_61_V, i16* %layer10_out_V_data_62_V, i16* %layer10_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="383" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0">
<![CDATA[
codeRepl:1028  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed,64u>,config10>"(i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_15_V, i16* %layer9_out_V_data_16_V, i16* %layer9_out_V_data_17_V, i16* %layer9_out_V_data_18_V, i16* %layer9_out_V_data_19_V, i16* %layer9_out_V_data_20_V, i16* %layer9_out_V_data_21_V, i16* %layer9_out_V_data_22_V, i16* %layer9_out_V_data_23_V, i16* %layer9_out_V_data_24_V, i16* %layer9_out_V_data_25_V, i16* %layer9_out_V_data_26_V, i16* %layer9_out_V_data_27_V, i16* %layer9_out_V_data_28_V, i16* %layer9_out_V_data_29_V, i16* %layer9_out_V_data_30_V, i16* %layer9_out_V_data_31_V, i16* %layer9_out_V_data_32_V, i16* %layer9_out_V_data_33_V, i16* %layer9_out_V_data_34_V, i16* %layer9_out_V_data_35_V, i16* %layer9_out_V_data_36_V, i16* %layer9_out_V_data_37_V, i16* %layer9_out_V_data_38_V, i16* %layer9_out_V_data_39_V, i16* %layer9_out_V_data_40_V, i16* %layer9_out_V_data_41_V, i16* %layer9_out_V_data_42_V, i16* %layer9_out_V_data_43_V, i16* %layer9_out_V_data_44_V, i16* %layer9_out_V_data_45_V, i16* %layer9_out_V_data_46_V, i16* %layer9_out_V_data_47_V, i16* %layer9_out_V_data_48_V, i16* %layer9_out_V_data_49_V, i16* %layer9_out_V_data_50_V, i16* %layer9_out_V_data_51_V, i16* %layer9_out_V_data_52_V, i16* %layer9_out_V_data_53_V, i16* %layer9_out_V_data_54_V, i16* %layer9_out_V_data_55_V, i16* %layer9_out_V_data_56_V, i16* %layer9_out_V_data_57_V, i16* %layer9_out_V_data_58_V, i16* %layer9_out_V_data_59_V, i16* %layer9_out_V_data_60_V, i16* %layer9_out_V_data_61_V, i16* %layer9_out_V_data_62_V, i16* %layer9_out_V_data_63_V, i16* %layer10_out_V_data_0_V, i16* %layer10_out_V_data_1_V, i16* %layer10_out_V_data_2_V, i16* %layer10_out_V_data_3_V, i16* %layer10_out_V_data_4_V, i16* %layer10_out_V_data_5_V, i16* %layer10_out_V_data_6_V, i16* %layer10_out_V_data_7_V, i16* %layer10_out_V_data_8_V, i16* %layer10_out_V_data_9_V, i16* %layer10_out_V_data_10_V, i16* %layer10_out_V_data_11_V, i16* %layer10_out_V_data_12_V, i16* %layer10_out_V_data_13_V, i16* %layer10_out_V_data_14_V, i16* %layer10_out_V_data_15_V, i16* %layer10_out_V_data_16_V, i16* %layer10_out_V_data_17_V, i16* %layer10_out_V_data_18_V, i16* %layer10_out_V_data_19_V, i16* %layer10_out_V_data_20_V, i16* %layer10_out_V_data_21_V, i16* %layer10_out_V_data_22_V, i16* %layer10_out_V_data_23_V, i16* %layer10_out_V_data_24_V, i16* %layer10_out_V_data_25_V, i16* %layer10_out_V_data_26_V, i16* %layer10_out_V_data_27_V, i16* %layer10_out_V_data_28_V, i16* %layer10_out_V_data_29_V, i16* %layer10_out_V_data_30_V, i16* %layer10_out_V_data_31_V, i16* %layer10_out_V_data_32_V, i16* %layer10_out_V_data_33_V, i16* %layer10_out_V_data_34_V, i16* %layer10_out_V_data_35_V, i16* %layer10_out_V_data_36_V, i16* %layer10_out_V_data_37_V, i16* %layer10_out_V_data_38_V, i16* %layer10_out_V_data_39_V, i16* %layer10_out_V_data_40_V, i16* %layer10_out_V_data_41_V, i16* %layer10_out_V_data_42_V, i16* %layer10_out_V_data_43_V, i16* %layer10_out_V_data_44_V, i16* %layer10_out_V_data_45_V, i16* %layer10_out_V_data_46_V, i16* %layer10_out_V_data_47_V, i16* %layer10_out_V_data_48_V, i16* %layer10_out_V_data_49_V, i16* %layer10_out_V_data_50_V, i16* %layer10_out_V_data_51_V, i16* %layer10_out_V_data_52_V, i16* %layer10_out_V_data_53_V, i16* %layer10_out_V_data_54_V, i16* %layer10_out_V_data_55_V, i16* %layer10_out_V_data_56_V, i16* %layer10_out_V_data_57_V, i16* %layer10_out_V_data_58_V, i16* %layer10_out_V_data_59_V, i16* %layer10_out_V_data_60_V, i16* %layer10_out_V_data_61_V, i16* %layer10_out_V_data_62_V, i16* %layer10_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="384" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0">
<![CDATA[
codeRepl:1028  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed,64u>,config10>"(i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_15_V, i16* %layer9_out_V_data_16_V, i16* %layer9_out_V_data_17_V, i16* %layer9_out_V_data_18_V, i16* %layer9_out_V_data_19_V, i16* %layer9_out_V_data_20_V, i16* %layer9_out_V_data_21_V, i16* %layer9_out_V_data_22_V, i16* %layer9_out_V_data_23_V, i16* %layer9_out_V_data_24_V, i16* %layer9_out_V_data_25_V, i16* %layer9_out_V_data_26_V, i16* %layer9_out_V_data_27_V, i16* %layer9_out_V_data_28_V, i16* %layer9_out_V_data_29_V, i16* %layer9_out_V_data_30_V, i16* %layer9_out_V_data_31_V, i16* %layer9_out_V_data_32_V, i16* %layer9_out_V_data_33_V, i16* %layer9_out_V_data_34_V, i16* %layer9_out_V_data_35_V, i16* %layer9_out_V_data_36_V, i16* %layer9_out_V_data_37_V, i16* %layer9_out_V_data_38_V, i16* %layer9_out_V_data_39_V, i16* %layer9_out_V_data_40_V, i16* %layer9_out_V_data_41_V, i16* %layer9_out_V_data_42_V, i16* %layer9_out_V_data_43_V, i16* %layer9_out_V_data_44_V, i16* %layer9_out_V_data_45_V, i16* %layer9_out_V_data_46_V, i16* %layer9_out_V_data_47_V, i16* %layer9_out_V_data_48_V, i16* %layer9_out_V_data_49_V, i16* %layer9_out_V_data_50_V, i16* %layer9_out_V_data_51_V, i16* %layer9_out_V_data_52_V, i16* %layer9_out_V_data_53_V, i16* %layer9_out_V_data_54_V, i16* %layer9_out_V_data_55_V, i16* %layer9_out_V_data_56_V, i16* %layer9_out_V_data_57_V, i16* %layer9_out_V_data_58_V, i16* %layer9_out_V_data_59_V, i16* %layer9_out_V_data_60_V, i16* %layer9_out_V_data_61_V, i16* %layer9_out_V_data_62_V, i16* %layer9_out_V_data_63_V, i16* %layer10_out_V_data_0_V, i16* %layer10_out_V_data_1_V, i16* %layer10_out_V_data_2_V, i16* %layer10_out_V_data_3_V, i16* %layer10_out_V_data_4_V, i16* %layer10_out_V_data_5_V, i16* %layer10_out_V_data_6_V, i16* %layer10_out_V_data_7_V, i16* %layer10_out_V_data_8_V, i16* %layer10_out_V_data_9_V, i16* %layer10_out_V_data_10_V, i16* %layer10_out_V_data_11_V, i16* %layer10_out_V_data_12_V, i16* %layer10_out_V_data_13_V, i16* %layer10_out_V_data_14_V, i16* %layer10_out_V_data_15_V, i16* %layer10_out_V_data_16_V, i16* %layer10_out_V_data_17_V, i16* %layer10_out_V_data_18_V, i16* %layer10_out_V_data_19_V, i16* %layer10_out_V_data_20_V, i16* %layer10_out_V_data_21_V, i16* %layer10_out_V_data_22_V, i16* %layer10_out_V_data_23_V, i16* %layer10_out_V_data_24_V, i16* %layer10_out_V_data_25_V, i16* %layer10_out_V_data_26_V, i16* %layer10_out_V_data_27_V, i16* %layer10_out_V_data_28_V, i16* %layer10_out_V_data_29_V, i16* %layer10_out_V_data_30_V, i16* %layer10_out_V_data_31_V, i16* %layer10_out_V_data_32_V, i16* %layer10_out_V_data_33_V, i16* %layer10_out_V_data_34_V, i16* %layer10_out_V_data_35_V, i16* %layer10_out_V_data_36_V, i16* %layer10_out_V_data_37_V, i16* %layer10_out_V_data_38_V, i16* %layer10_out_V_data_39_V, i16* %layer10_out_V_data_40_V, i16* %layer10_out_V_data_41_V, i16* %layer10_out_V_data_42_V, i16* %layer10_out_V_data_43_V, i16* %layer10_out_V_data_44_V, i16* %layer10_out_V_data_45_V, i16* %layer10_out_V_data_46_V, i16* %layer10_out_V_data_47_V, i16* %layer10_out_V_data_48_V, i16* %layer10_out_V_data_49_V, i16* %layer10_out_V_data_50_V, i16* %layer10_out_V_data_51_V, i16* %layer10_out_V_data_52_V, i16* %layer10_out_V_data_53_V, i16* %layer10_out_V_data_54_V, i16* %layer10_out_V_data_55_V, i16* %layer10_out_V_data_56_V, i16* %layer10_out_V_data_57_V, i16* %layer10_out_V_data_58_V, i16* %layer10_out_V_data_59_V, i16* %layer10_out_V_data_60_V, i16* %layer10_out_V_data_61_V, i16* %layer10_out_V_data_62_V, i16* %layer10_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="385" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0">
<![CDATA[
codeRepl:1028  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed,64u>,config10>"(i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_15_V, i16* %layer9_out_V_data_16_V, i16* %layer9_out_V_data_17_V, i16* %layer9_out_V_data_18_V, i16* %layer9_out_V_data_19_V, i16* %layer9_out_V_data_20_V, i16* %layer9_out_V_data_21_V, i16* %layer9_out_V_data_22_V, i16* %layer9_out_V_data_23_V, i16* %layer9_out_V_data_24_V, i16* %layer9_out_V_data_25_V, i16* %layer9_out_V_data_26_V, i16* %layer9_out_V_data_27_V, i16* %layer9_out_V_data_28_V, i16* %layer9_out_V_data_29_V, i16* %layer9_out_V_data_30_V, i16* %layer9_out_V_data_31_V, i16* %layer9_out_V_data_32_V, i16* %layer9_out_V_data_33_V, i16* %layer9_out_V_data_34_V, i16* %layer9_out_V_data_35_V, i16* %layer9_out_V_data_36_V, i16* %layer9_out_V_data_37_V, i16* %layer9_out_V_data_38_V, i16* %layer9_out_V_data_39_V, i16* %layer9_out_V_data_40_V, i16* %layer9_out_V_data_41_V, i16* %layer9_out_V_data_42_V, i16* %layer9_out_V_data_43_V, i16* %layer9_out_V_data_44_V, i16* %layer9_out_V_data_45_V, i16* %layer9_out_V_data_46_V, i16* %layer9_out_V_data_47_V, i16* %layer9_out_V_data_48_V, i16* %layer9_out_V_data_49_V, i16* %layer9_out_V_data_50_V, i16* %layer9_out_V_data_51_V, i16* %layer9_out_V_data_52_V, i16* %layer9_out_V_data_53_V, i16* %layer9_out_V_data_54_V, i16* %layer9_out_V_data_55_V, i16* %layer9_out_V_data_56_V, i16* %layer9_out_V_data_57_V, i16* %layer9_out_V_data_58_V, i16* %layer9_out_V_data_59_V, i16* %layer9_out_V_data_60_V, i16* %layer9_out_V_data_61_V, i16* %layer9_out_V_data_62_V, i16* %layer9_out_V_data_63_V, i16* %layer10_out_V_data_0_V, i16* %layer10_out_V_data_1_V, i16* %layer10_out_V_data_2_V, i16* %layer10_out_V_data_3_V, i16* %layer10_out_V_data_4_V, i16* %layer10_out_V_data_5_V, i16* %layer10_out_V_data_6_V, i16* %layer10_out_V_data_7_V, i16* %layer10_out_V_data_8_V, i16* %layer10_out_V_data_9_V, i16* %layer10_out_V_data_10_V, i16* %layer10_out_V_data_11_V, i16* %layer10_out_V_data_12_V, i16* %layer10_out_V_data_13_V, i16* %layer10_out_V_data_14_V, i16* %layer10_out_V_data_15_V, i16* %layer10_out_V_data_16_V, i16* %layer10_out_V_data_17_V, i16* %layer10_out_V_data_18_V, i16* %layer10_out_V_data_19_V, i16* %layer10_out_V_data_20_V, i16* %layer10_out_V_data_21_V, i16* %layer10_out_V_data_22_V, i16* %layer10_out_V_data_23_V, i16* %layer10_out_V_data_24_V, i16* %layer10_out_V_data_25_V, i16* %layer10_out_V_data_26_V, i16* %layer10_out_V_data_27_V, i16* %layer10_out_V_data_28_V, i16* %layer10_out_V_data_29_V, i16* %layer10_out_V_data_30_V, i16* %layer10_out_V_data_31_V, i16* %layer10_out_V_data_32_V, i16* %layer10_out_V_data_33_V, i16* %layer10_out_V_data_34_V, i16* %layer10_out_V_data_35_V, i16* %layer10_out_V_data_36_V, i16* %layer10_out_V_data_37_V, i16* %layer10_out_V_data_38_V, i16* %layer10_out_V_data_39_V, i16* %layer10_out_V_data_40_V, i16* %layer10_out_V_data_41_V, i16* %layer10_out_V_data_42_V, i16* %layer10_out_V_data_43_V, i16* %layer10_out_V_data_44_V, i16* %layer10_out_V_data_45_V, i16* %layer10_out_V_data_46_V, i16* %layer10_out_V_data_47_V, i16* %layer10_out_V_data_48_V, i16* %layer10_out_V_data_49_V, i16* %layer10_out_V_data_50_V, i16* %layer10_out_V_data_51_V, i16* %layer10_out_V_data_52_V, i16* %layer10_out_V_data_53_V, i16* %layer10_out_V_data_54_V, i16* %layer10_out_V_data_55_V, i16* %layer10_out_V_data_56_V, i16* %layer10_out_V_data_57_V, i16* %layer10_out_V_data_58_V, i16* %layer10_out_V_data_59_V, i16* %layer10_out_V_data_60_V, i16* %layer10_out_V_data_61_V, i16* %layer10_out_V_data_62_V, i16* %layer10_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="386" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="26" op_67_bw="0">
<![CDATA[
codeRepl:1029  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>"(i16* %layer10_out_V_data_0_V, i16* %layer10_out_V_data_1_V, i16* %layer10_out_V_data_2_V, i16* %layer10_out_V_data_3_V, i16* %layer10_out_V_data_4_V, i16* %layer10_out_V_data_5_V, i16* %layer10_out_V_data_6_V, i16* %layer10_out_V_data_7_V, i16* %layer10_out_V_data_8_V, i16* %layer10_out_V_data_9_V, i16* %layer10_out_V_data_10_V, i16* %layer10_out_V_data_11_V, i16* %layer10_out_V_data_12_V, i16* %layer10_out_V_data_13_V, i16* %layer10_out_V_data_14_V, i16* %layer10_out_V_data_15_V, i16* %layer10_out_V_data_16_V, i16* %layer10_out_V_data_17_V, i16* %layer10_out_V_data_18_V, i16* %layer10_out_V_data_19_V, i16* %layer10_out_V_data_20_V, i16* %layer10_out_V_data_21_V, i16* %layer10_out_V_data_22_V, i16* %layer10_out_V_data_23_V, i16* %layer10_out_V_data_24_V, i16* %layer10_out_V_data_25_V, i16* %layer10_out_V_data_26_V, i16* %layer10_out_V_data_27_V, i16* %layer10_out_V_data_28_V, i16* %layer10_out_V_data_29_V, i16* %layer10_out_V_data_30_V, i16* %layer10_out_V_data_31_V, i16* %layer10_out_V_data_32_V, i16* %layer10_out_V_data_33_V, i16* %layer10_out_V_data_34_V, i16* %layer10_out_V_data_35_V, i16* %layer10_out_V_data_36_V, i16* %layer10_out_V_data_37_V, i16* %layer10_out_V_data_38_V, i16* %layer10_out_V_data_39_V, i16* %layer10_out_V_data_40_V, i16* %layer10_out_V_data_41_V, i16* %layer10_out_V_data_42_V, i16* %layer10_out_V_data_43_V, i16* %layer10_out_V_data_44_V, i16* %layer10_out_V_data_45_V, i16* %layer10_out_V_data_46_V, i16* %layer10_out_V_data_47_V, i16* %layer10_out_V_data_48_V, i16* %layer10_out_V_data_49_V, i16* %layer10_out_V_data_50_V, i16* %layer10_out_V_data_51_V, i16* %layer10_out_V_data_52_V, i16* %layer10_out_V_data_53_V, i16* %layer10_out_V_data_54_V, i16* %layer10_out_V_data_55_V, i16* %layer10_out_V_data_56_V, i16* %layer10_out_V_data_57_V, i16* %layer10_out_V_data_58_V, i16* %layer10_out_V_data_59_V, i16* %layer10_out_V_data_60_V, i16* %layer10_out_V_data_61_V, i16* %layer10_out_V_data_62_V, i16* %layer10_out_V_data_63_V, i16* %layer12_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="call_ln98"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="387" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="26" op_67_bw="0">
<![CDATA[
codeRepl:1029  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>"(i16* %layer10_out_V_data_0_V, i16* %layer10_out_V_data_1_V, i16* %layer10_out_V_data_2_V, i16* %layer10_out_V_data_3_V, i16* %layer10_out_V_data_4_V, i16* %layer10_out_V_data_5_V, i16* %layer10_out_V_data_6_V, i16* %layer10_out_V_data_7_V, i16* %layer10_out_V_data_8_V, i16* %layer10_out_V_data_9_V, i16* %layer10_out_V_data_10_V, i16* %layer10_out_V_data_11_V, i16* %layer10_out_V_data_12_V, i16* %layer10_out_V_data_13_V, i16* %layer10_out_V_data_14_V, i16* %layer10_out_V_data_15_V, i16* %layer10_out_V_data_16_V, i16* %layer10_out_V_data_17_V, i16* %layer10_out_V_data_18_V, i16* %layer10_out_V_data_19_V, i16* %layer10_out_V_data_20_V, i16* %layer10_out_V_data_21_V, i16* %layer10_out_V_data_22_V, i16* %layer10_out_V_data_23_V, i16* %layer10_out_V_data_24_V, i16* %layer10_out_V_data_25_V, i16* %layer10_out_V_data_26_V, i16* %layer10_out_V_data_27_V, i16* %layer10_out_V_data_28_V, i16* %layer10_out_V_data_29_V, i16* %layer10_out_V_data_30_V, i16* %layer10_out_V_data_31_V, i16* %layer10_out_V_data_32_V, i16* %layer10_out_V_data_33_V, i16* %layer10_out_V_data_34_V, i16* %layer10_out_V_data_35_V, i16* %layer10_out_V_data_36_V, i16* %layer10_out_V_data_37_V, i16* %layer10_out_V_data_38_V, i16* %layer10_out_V_data_39_V, i16* %layer10_out_V_data_40_V, i16* %layer10_out_V_data_41_V, i16* %layer10_out_V_data_42_V, i16* %layer10_out_V_data_43_V, i16* %layer10_out_V_data_44_V, i16* %layer10_out_V_data_45_V, i16* %layer10_out_V_data_46_V, i16* %layer10_out_V_data_47_V, i16* %layer10_out_V_data_48_V, i16* %layer10_out_V_data_49_V, i16* %layer10_out_V_data_50_V, i16* %layer10_out_V_data_51_V, i16* %layer10_out_V_data_52_V, i16* %layer10_out_V_data_53_V, i16* %layer10_out_V_data_54_V, i16* %layer10_out_V_data_55_V, i16* %layer10_out_V_data_56_V, i16* %layer10_out_V_data_57_V, i16* %layer10_out_V_data_58_V, i16* %layer10_out_V_data_59_V, i16* %layer10_out_V_data_60_V, i16* %layer10_out_V_data_61_V, i16* %layer10_out_V_data_62_V, i16* %layer10_out_V_data_63_V, i16* %layer12_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="call_ln98"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="388" st_id="22" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="10" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:1030  call fastcc void @"sigmoid<array,array<ap_fixed,1u>,sigmoid_config13>"(i16* %layer12_out_V_data_0_V, i16* %layer13_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="389" st_id="23" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="10" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:1030  call fastcc void @"sigmoid<array,array<ap_fixed,1u>,sigmoid_config13>"(i16* %layer12_out_V_data_0_V, i16* %layer13_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="390" st_id="24" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="10" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:1030  call fastcc void @"sigmoid<array,array<ap_fixed,1u>,sigmoid_config13>"(i16* %layer12_out_V_data_0_V, i16* %layer13_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="391" st_id="25" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="10" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:1030  call fastcc void @"sigmoid<array,array<ap_fixed,1u>,sigmoid_config13>"(i16* %layer12_out_V_data_0_V, i16* %layer13_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="392" st_id="26" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="10" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:1030  call fastcc void @"sigmoid<array,array<ap_fixed,1u>,sigmoid_config13>"(i16* %layer12_out_V_data_0_V, i16* %layer13_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="393" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln33"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %conv1d_input_V_data_0_V), !map !262

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer13_out_V_data_0_V), !map !268

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !272

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !276

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:7  %empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str3515, [1 x i8]* @p_str3515, i32 99, i32 99, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3516, i32 0, i32 0, [1 x i8]* @p_str3517, [1 x i8]* @p_str3518, [1 x i8]* @p_str3519, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3520, [1 x i8]* @p_str3521)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:10  %empty_128 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str3522, [1 x i8]* @p_str3522, i32 99, i32 99, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="402" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3523, i32 0, i32 0, [1 x i8]* @p_str3524, [1 x i8]* @p_str3525, [1 x i8]* @p_str3526, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3527, [1 x i8]* @p_str3528)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:13  %empty_129 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str3529, [1 x i8]* @p_str3529, i32 99, i32 99, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3530, i32 0, i32 0, [1 x i8]* @p_str3531, [1 x i8]* @p_str3532, [1 x i8]* @p_str3533, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3534, [1 x i8]* @p_str3535)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:16  %empty_130 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str3536, [1 x i8]* @p_str3536, i32 99, i32 99, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="406" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3537, i32 0, i32 0, [1 x i8]* @p_str3538, [1 x i8]* @p_str3539, [1 x i8]* @p_str3540, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3541, [1 x i8]* @p_str3542)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:19  %empty_131 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str3543, [1 x i8]* @p_str3543, i32 99, i32 99, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3544, i32 0, i32 0, [1 x i8]* @p_str3545, [1 x i8]* @p_str3546, [1 x i8]* @p_str3547, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3548, [1 x i8]* @p_str3549)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:22  %empty_132 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str3550, [1 x i8]* @p_str3550, i32 99, i32 99, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3551, i32 0, i32 0, [1 x i8]* @p_str3552, [1 x i8]* @p_str3553, [1 x i8]* @p_str3554, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3555, [1 x i8]* @p_str3556)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:25  %empty_133 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str3557, [1 x i8]* @p_str3557, i32 99, i32 99, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3558, i32 0, i32 0, [1 x i8]* @p_str3559, [1 x i8]* @p_str3560, [1 x i8]* @p_str3561, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3562, [1 x i8]* @p_str3563)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="413" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:28  %empty_134 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str3564, [1 x i8]* @p_str3564, i32 99, i32 99, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="414" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:29  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3565, i32 0, i32 0, [1 x i8]* @p_str3566, [1 x i8]* @p_str3567, [1 x i8]* @p_str3568, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3569, [1 x i8]* @p_str3570)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="415" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:31  %empty_135 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str3571, [1 x i8]* @p_str3571, i32 99, i32 99, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="416" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:32  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3572, i32 0, i32 0, [1 x i8]* @p_str3573, [1 x i8]* @p_str3574, [1 x i8]* @p_str3575, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3576, [1 x i8]* @p_str3577)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="417" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:34  %empty_136 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str3578, [1 x i8]* @p_str3578, i32 99, i32 99, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="418" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:35  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3579, i32 0, i32 0, [1 x i8]* @p_str3580, [1 x i8]* @p_str3581, [1 x i8]* @p_str3582, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3583, [1 x i8]* @p_str3584)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="419" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:37  %empty_137 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str3585, [1 x i8]* @p_str3585, i32 99, i32 99, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="420" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:38  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3586, i32 0, i32 0, [1 x i8]* @p_str3587, [1 x i8]* @p_str3588, [1 x i8]* @p_str3589, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3590, [1 x i8]* @p_str3591)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="421" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:40  %empty_138 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str3592, [1 x i8]* @p_str3592, i32 99, i32 99, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="422" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:41  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3593, i32 0, i32 0, [1 x i8]* @p_str3594, [1 x i8]* @p_str3595, [1 x i8]* @p_str3596, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3597, [1 x i8]* @p_str3598)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="423" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:43  %empty_139 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str3599, [1 x i8]* @p_str3599, i32 99, i32 99, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="424" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:44  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3600, i32 0, i32 0, [1 x i8]* @p_str3601, [1 x i8]* @p_str3602, [1 x i8]* @p_str3603, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3604, [1 x i8]* @p_str3605)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="425" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:46  %empty_140 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str3606, [1 x i8]* @p_str3606, i32 99, i32 99, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="426" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:47  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3607, i32 0, i32 0, [1 x i8]* @p_str3608, [1 x i8]* @p_str3609, [1 x i8]* @p_str3610, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3611, [1 x i8]* @p_str3612)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="427" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:49  %empty_141 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str3613, [1 x i8]* @p_str3613, i32 99, i32 99, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="428" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:50  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3614, i32 0, i32 0, [1 x i8]* @p_str3615, [1 x i8]* @p_str3616, [1 x i8]* @p_str3617, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3618, [1 x i8]* @p_str3619)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="429" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:52  %empty_142 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str3620, [1 x i8]* @p_str3620, i32 99, i32 99, i16* %layer2_out_V_data_15_V, i16* %layer2_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="430" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:53  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3621, i32 0, i32 0, [1 x i8]* @p_str3622, [1 x i8]* @p_str3623, [1 x i8]* @p_str3624, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3625, [1 x i8]* @p_str3626)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="431" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:55  %empty_143 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str3627, [1 x i8]* @p_str3627, i32 99, i32 99, i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="432" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:56  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3628, i32 0, i32 0, [1 x i8]* @p_str3629, [1 x i8]* @p_str3630, [1 x i8]* @p_str3631, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3632, [1 x i8]* @p_str3633)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="433" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:58  %empty_144 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str3634, [1 x i8]* @p_str3634, i32 99, i32 99, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="434" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:59  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3635, i32 0, i32 0, [1 x i8]* @p_str3636, [1 x i8]* @p_str3637, [1 x i8]* @p_str3638, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3639, [1 x i8]* @p_str3640)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="435" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:61  %empty_145 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str3641, [1 x i8]* @p_str3641, i32 99, i32 99, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="436" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:62  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3642, i32 0, i32 0, [1 x i8]* @p_str3643, [1 x i8]* @p_str3644, [1 x i8]* @p_str3645, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3646, [1 x i8]* @p_str3647)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="437" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:64  %empty_146 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str3648, [1 x i8]* @p_str3648, i32 99, i32 99, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="438" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:65  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3649, i32 0, i32 0, [1 x i8]* @p_str3650, [1 x i8]* @p_str3651, [1 x i8]* @p_str3652, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3653, [1 x i8]* @p_str3654)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="439" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:67  %empty_147 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str3655, [1 x i8]* @p_str3655, i32 99, i32 99, i16* %layer3_out_V_data_4_V, i16* %layer3_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="440" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:68  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3656, i32 0, i32 0, [1 x i8]* @p_str3657, [1 x i8]* @p_str3658, [1 x i8]* @p_str3659, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3660, [1 x i8]* @p_str3661)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="441" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:70  %empty_148 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str3662, [1 x i8]* @p_str3662, i32 99, i32 99, i16* %layer3_out_V_data_5_V, i16* %layer3_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="442" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:71  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3663, i32 0, i32 0, [1 x i8]* @p_str3664, [1 x i8]* @p_str3665, [1 x i8]* @p_str3666, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3667, [1 x i8]* @p_str3668)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="443" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:73  %empty_149 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str3669, [1 x i8]* @p_str3669, i32 99, i32 99, i16* %layer3_out_V_data_6_V, i16* %layer3_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="444" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:74  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3670, i32 0, i32 0, [1 x i8]* @p_str3671, [1 x i8]* @p_str3672, [1 x i8]* @p_str3673, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3674, [1 x i8]* @p_str3675)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="445" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:76  %empty_150 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str3676, [1 x i8]* @p_str3676, i32 99, i32 99, i16* %layer3_out_V_data_7_V, i16* %layer3_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="446" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:77  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3677, i32 0, i32 0, [1 x i8]* @p_str3678, [1 x i8]* @p_str3679, [1 x i8]* @p_str3680, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3681, [1 x i8]* @p_str3682)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="447" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:79  %empty_151 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str3683, [1 x i8]* @p_str3683, i32 99, i32 99, i16* %layer3_out_V_data_8_V, i16* %layer3_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="448" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:80  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3684, i32 0, i32 0, [1 x i8]* @p_str3685, [1 x i8]* @p_str3686, [1 x i8]* @p_str3687, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3688, [1 x i8]* @p_str3689)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="449" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:82  %empty_152 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str3690, [1 x i8]* @p_str3690, i32 99, i32 99, i16* %layer3_out_V_data_9_V, i16* %layer3_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="450" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:83  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3691, i32 0, i32 0, [1 x i8]* @p_str3692, [1 x i8]* @p_str3693, [1 x i8]* @p_str3694, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3695, [1 x i8]* @p_str3696)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="451" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:85  %empty_153 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str3697, [1 x i8]* @p_str3697, i32 99, i32 99, i16* %layer3_out_V_data_10_V, i16* %layer3_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="452" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:86  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3698, i32 0, i32 0, [1 x i8]* @p_str3699, [1 x i8]* @p_str3700, [1 x i8]* @p_str3701, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3702, [1 x i8]* @p_str3703)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="453" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:88  %empty_154 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str3704, [1 x i8]* @p_str3704, i32 99, i32 99, i16* %layer3_out_V_data_11_V, i16* %layer3_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="454" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:89  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3705, i32 0, i32 0, [1 x i8]* @p_str3706, [1 x i8]* @p_str3707, [1 x i8]* @p_str3708, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3709, [1 x i8]* @p_str3710)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="455" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:91  %empty_155 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str3711, [1 x i8]* @p_str3711, i32 99, i32 99, i16* %layer3_out_V_data_12_V, i16* %layer3_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="456" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:92  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3712, i32 0, i32 0, [1 x i8]* @p_str3713, [1 x i8]* @p_str3714, [1 x i8]* @p_str3715, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3716, [1 x i8]* @p_str3717)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="457" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:94  %empty_156 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str3718, [1 x i8]* @p_str3718, i32 99, i32 99, i16* %layer3_out_V_data_13_V, i16* %layer3_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="458" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:95  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3719, i32 0, i32 0, [1 x i8]* @p_str3720, [1 x i8]* @p_str3721, [1 x i8]* @p_str3722, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3723, [1 x i8]* @p_str3724)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="459" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:97  %empty_157 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str3725, [1 x i8]* @p_str3725, i32 99, i32 99, i16* %layer3_out_V_data_14_V, i16* %layer3_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="460" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:98  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3726, i32 0, i32 0, [1 x i8]* @p_str3727, [1 x i8]* @p_str3728, [1 x i8]* @p_str3729, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3730, [1 x i8]* @p_str3731)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="461" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:100  %empty_158 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer3_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str3732, [1 x i8]* @p_str3732, i32 99, i32 99, i16* %layer3_out_V_data_15_V, i16* %layer3_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="462" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:101  call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3733, i32 0, i32 0, [1 x i8]* @p_str3734, [1 x i8]* @p_str3735, [1 x i8]* @p_str3736, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3737, [1 x i8]* @p_str3738)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="463" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:103  %empty_159 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str3739, [1 x i8]* @p_str3739, i32 49, i32 49, i16* %layer4_out_V_data_0_V, i16* %layer4_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="464" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:104  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3740, i32 0, i32 0, [1 x i8]* @p_str3741, [1 x i8]* @p_str3742, [1 x i8]* @p_str3743, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3744, [1 x i8]* @p_str3745)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="465" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:106  %empty_160 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str3746, [1 x i8]* @p_str3746, i32 49, i32 49, i16* %layer4_out_V_data_1_V, i16* %layer4_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="466" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:107  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3747, i32 0, i32 0, [1 x i8]* @p_str3748, [1 x i8]* @p_str3749, [1 x i8]* @p_str3750, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3751, [1 x i8]* @p_str3752)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="467" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:109  %empty_161 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str3753, [1 x i8]* @p_str3753, i32 49, i32 49, i16* %layer4_out_V_data_2_V, i16* %layer4_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="468" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:110  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3754, i32 0, i32 0, [1 x i8]* @p_str3755, [1 x i8]* @p_str3756, [1 x i8]* @p_str3757, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3758, [1 x i8]* @p_str3759)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="469" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:112  %empty_162 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str3760, [1 x i8]* @p_str3760, i32 49, i32 49, i16* %layer4_out_V_data_3_V, i16* %layer4_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="470" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:113  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3761, i32 0, i32 0, [1 x i8]* @p_str3762, [1 x i8]* @p_str3763, [1 x i8]* @p_str3764, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3765, [1 x i8]* @p_str3766)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="471" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:115  %empty_163 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str3767, [1 x i8]* @p_str3767, i32 49, i32 49, i16* %layer4_out_V_data_4_V, i16* %layer4_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="472" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:116  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3768, i32 0, i32 0, [1 x i8]* @p_str3769, [1 x i8]* @p_str3770, [1 x i8]* @p_str3771, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3772, [1 x i8]* @p_str3773)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="473" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:118  %empty_164 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str3774, [1 x i8]* @p_str3774, i32 49, i32 49, i16* %layer4_out_V_data_5_V, i16* %layer4_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="474" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:119  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3775, i32 0, i32 0, [1 x i8]* @p_str3776, [1 x i8]* @p_str3777, [1 x i8]* @p_str3778, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3779, [1 x i8]* @p_str3780)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="475" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:121  %empty_165 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str3781, [1 x i8]* @p_str3781, i32 49, i32 49, i16* %layer4_out_V_data_6_V, i16* %layer4_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="476" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:122  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3782, i32 0, i32 0, [1 x i8]* @p_str3783, [1 x i8]* @p_str3784, [1 x i8]* @p_str3785, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3786, [1 x i8]* @p_str3787)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="477" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:124  %empty_166 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str3788, [1 x i8]* @p_str3788, i32 49, i32 49, i16* %layer4_out_V_data_7_V, i16* %layer4_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="478" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:125  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3789, i32 0, i32 0, [1 x i8]* @p_str3790, [1 x i8]* @p_str3791, [1 x i8]* @p_str3792, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3793, [1 x i8]* @p_str3794)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="479" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:127  %empty_167 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str3795, [1 x i8]* @p_str3795, i32 49, i32 49, i16* %layer4_out_V_data_8_V, i16* %layer4_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="480" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:128  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3796, i32 0, i32 0, [1 x i8]* @p_str3797, [1 x i8]* @p_str3798, [1 x i8]* @p_str3799, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3800, [1 x i8]* @p_str3801)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="481" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:130  %empty_168 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str3802, [1 x i8]* @p_str3802, i32 49, i32 49, i16* %layer4_out_V_data_9_V, i16* %layer4_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="482" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:131  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3803, i32 0, i32 0, [1 x i8]* @p_str3804, [1 x i8]* @p_str3805, [1 x i8]* @p_str3806, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3807, [1 x i8]* @p_str3808)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="483" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:133  %empty_169 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str3809, [1 x i8]* @p_str3809, i32 49, i32 49, i16* %layer4_out_V_data_10_V, i16* %layer4_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="484" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:134  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3810, i32 0, i32 0, [1 x i8]* @p_str3811, [1 x i8]* @p_str3812, [1 x i8]* @p_str3813, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3814, [1 x i8]* @p_str3815)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="485" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:136  %empty_170 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str3816, [1 x i8]* @p_str3816, i32 49, i32 49, i16* %layer4_out_V_data_11_V, i16* %layer4_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="486" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:137  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3817, i32 0, i32 0, [1 x i8]* @p_str3818, [1 x i8]* @p_str3819, [1 x i8]* @p_str3820, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3821, [1 x i8]* @p_str3822)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="487" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:139  %empty_171 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str3823, [1 x i8]* @p_str3823, i32 49, i32 49, i16* %layer4_out_V_data_12_V, i16* %layer4_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="488" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:140  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3824, i32 0, i32 0, [1 x i8]* @p_str3825, [1 x i8]* @p_str3826, [1 x i8]* @p_str3827, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3828, [1 x i8]* @p_str3829)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="489" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:142  %empty_172 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str3830, [1 x i8]* @p_str3830, i32 49, i32 49, i16* %layer4_out_V_data_13_V, i16* %layer4_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="490" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:143  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3831, i32 0, i32 0, [1 x i8]* @p_str3832, [1 x i8]* @p_str3833, [1 x i8]* @p_str3834, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3835, [1 x i8]* @p_str3836)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="491" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:145  %empty_173 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str3837, [1 x i8]* @p_str3837, i32 49, i32 49, i16* %layer4_out_V_data_14_V, i16* %layer4_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="492" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:146  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3838, i32 0, i32 0, [1 x i8]* @p_str3839, [1 x i8]* @p_str3840, [1 x i8]* @p_str3841, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3842, [1 x i8]* @p_str3843)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="493" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:148  %empty_174 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str3844, [1 x i8]* @p_str3844, i32 49, i32 49, i16* %layer4_out_V_data_15_V, i16* %layer4_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="494" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:149  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3845, i32 0, i32 0, [1 x i8]* @p_str3846, [1 x i8]* @p_str3847, [1 x i8]* @p_str3848, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3849, [1 x i8]* @p_str3850)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="495" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:151  %empty_175 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str3851, [1 x i8]* @p_str3851, i32 23, i32 23, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="496" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:152  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3852, i32 0, i32 0, [1 x i8]* @p_str3853, [1 x i8]* @p_str3854, [1 x i8]* @p_str3855, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3856, [1 x i8]* @p_str3857)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="497" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:154  %empty_176 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str3858, [1 x i8]* @p_str3858, i32 23, i32 23, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="498" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:155  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3859, i32 0, i32 0, [1 x i8]* @p_str3860, [1 x i8]* @p_str3861, [1 x i8]* @p_str3862, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3863, [1 x i8]* @p_str3864)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="499" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:157  %empty_177 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str3865, [1 x i8]* @p_str3865, i32 23, i32 23, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="500" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:158  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3866, i32 0, i32 0, [1 x i8]* @p_str3867, [1 x i8]* @p_str3868, [1 x i8]* @p_str3869, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3870, [1 x i8]* @p_str3871)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="501" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:160  %empty_178 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str3872, [1 x i8]* @p_str3872, i32 23, i32 23, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="502" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:161  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3873, i32 0, i32 0, [1 x i8]* @p_str3874, [1 x i8]* @p_str3875, [1 x i8]* @p_str3876, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3877, [1 x i8]* @p_str3878)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="503" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:163  %empty_179 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str3879, [1 x i8]* @p_str3879, i32 23, i32 23, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="504" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:164  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3880, i32 0, i32 0, [1 x i8]* @p_str3881, [1 x i8]* @p_str3882, [1 x i8]* @p_str3883, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3884, [1 x i8]* @p_str3885)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="505" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:166  %empty_180 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str3886, [1 x i8]* @p_str3886, i32 23, i32 23, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="506" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:167  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3887, i32 0, i32 0, [1 x i8]* @p_str3888, [1 x i8]* @p_str3889, [1 x i8]* @p_str3890, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3891, [1 x i8]* @p_str3892)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="507" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:169  %empty_181 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str3893, [1 x i8]* @p_str3893, i32 23, i32 23, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="508" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:170  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3894, i32 0, i32 0, [1 x i8]* @p_str3895, [1 x i8]* @p_str3896, [1 x i8]* @p_str3897, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3898, [1 x i8]* @p_str3899)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="509" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:172  %empty_182 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str3900, [1 x i8]* @p_str3900, i32 23, i32 23, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="510" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:173  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3901, i32 0, i32 0, [1 x i8]* @p_str3902, [1 x i8]* @p_str3903, [1 x i8]* @p_str3904, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3905, [1 x i8]* @p_str3906)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="511" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:175  %empty_183 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str3907, [1 x i8]* @p_str3907, i32 23, i32 23, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="512" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:176  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3908, i32 0, i32 0, [1 x i8]* @p_str3909, [1 x i8]* @p_str3910, [1 x i8]* @p_str3911, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3912, [1 x i8]* @p_str3913)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="513" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:178  %empty_184 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str3914, [1 x i8]* @p_str3914, i32 23, i32 23, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="514" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:179  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3915, i32 0, i32 0, [1 x i8]* @p_str3916, [1 x i8]* @p_str3917, [1 x i8]* @p_str3918, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3919, [1 x i8]* @p_str3920)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="515" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:181  %empty_185 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str3921, [1 x i8]* @p_str3921, i32 23, i32 23, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="516" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:182  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3922, i32 0, i32 0, [1 x i8]* @p_str3923, [1 x i8]* @p_str3924, [1 x i8]* @p_str3925, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3926, [1 x i8]* @p_str3927)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="517" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:184  %empty_186 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str3928, [1 x i8]* @p_str3928, i32 23, i32 23, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="518" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:185  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3929, i32 0, i32 0, [1 x i8]* @p_str3930, [1 x i8]* @p_str3931, [1 x i8]* @p_str3932, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3933, [1 x i8]* @p_str3934)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="519" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:187  %empty_187 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str3935, [1 x i8]* @p_str3935, i32 23, i32 23, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="520" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:188  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3936, i32 0, i32 0, [1 x i8]* @p_str3937, [1 x i8]* @p_str3938, [1 x i8]* @p_str3939, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3940, [1 x i8]* @p_str3941)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="521" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:190  %empty_188 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str3942, [1 x i8]* @p_str3942, i32 23, i32 23, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="522" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:191  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3943, i32 0, i32 0, [1 x i8]* @p_str3944, [1 x i8]* @p_str3945, [1 x i8]* @p_str3946, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3947, [1 x i8]* @p_str3948)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="523" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:193  %empty_189 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str3949, [1 x i8]* @p_str3949, i32 23, i32 23, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="524" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:194  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3950, i32 0, i32 0, [1 x i8]* @p_str3951, [1 x i8]* @p_str3952, [1 x i8]* @p_str3953, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3954, [1 x i8]* @p_str3955)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="525" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:196  %empty_190 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str3956, [1 x i8]* @p_str3956, i32 23, i32 23, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="526" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:197  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3957, i32 0, i32 0, [1 x i8]* @p_str3958, [1 x i8]* @p_str3959, [1 x i8]* @p_str3960, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3961, [1 x i8]* @p_str3962)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="527" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:199  %empty_191 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str3963, [1 x i8]* @p_str3963, i32 23, i32 23, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="528" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:200  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3964, i32 0, i32 0, [1 x i8]* @p_str3965, [1 x i8]* @p_str3966, [1 x i8]* @p_str3967, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3968, [1 x i8]* @p_str3969)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:202  %empty_192 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str3970, [1 x i8]* @p_str3970, i32 23, i32 23, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:203  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3971, i32 0, i32 0, [1 x i8]* @p_str3972, [1 x i8]* @p_str3973, [1 x i8]* @p_str3974, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3975, [1 x i8]* @p_str3976)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:205  %empty_193 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str3977, [1 x i8]* @p_str3977, i32 23, i32 23, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:206  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3978, i32 0, i32 0, [1 x i8]* @p_str3979, [1 x i8]* @p_str3980, [1 x i8]* @p_str3981, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3982, [1 x i8]* @p_str3983)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:208  %empty_194 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str3984, [1 x i8]* @p_str3984, i32 23, i32 23, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="534" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:209  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3985, i32 0, i32 0, [1 x i8]* @p_str3986, [1 x i8]* @p_str3987, [1 x i8]* @p_str3988, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3989, [1 x i8]* @p_str3990)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="535" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:211  %empty_195 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str3991, [1 x i8]* @p_str3991, i32 23, i32 23, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="536" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:212  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3992, i32 0, i32 0, [1 x i8]* @p_str3993, [1 x i8]* @p_str3994, [1 x i8]* @p_str3995, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3996, [1 x i8]* @p_str3997)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="537" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:214  %empty_196 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str3998, [1 x i8]* @p_str3998, i32 23, i32 23, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="538" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:215  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3999, i32 0, i32 0, [1 x i8]* @p_str4000, [1 x i8]* @p_str4001, [1 x i8]* @p_str4002, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4003, [1 x i8]* @p_str4004)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="539" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:217  %empty_197 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str4005, [1 x i8]* @p_str4005, i32 23, i32 23, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="540" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:218  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4006, i32 0, i32 0, [1 x i8]* @p_str4007, [1 x i8]* @p_str4008, [1 x i8]* @p_str4009, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4010, [1 x i8]* @p_str4011)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="541" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:220  %empty_198 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str4012, [1 x i8]* @p_str4012, i32 23, i32 23, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="542" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:221  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4013, i32 0, i32 0, [1 x i8]* @p_str4014, [1 x i8]* @p_str4015, [1 x i8]* @p_str4016, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4017, [1 x i8]* @p_str4018)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="543" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:223  %empty_199 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str4019, [1 x i8]* @p_str4019, i32 23, i32 23, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="544" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:224  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4020, i32 0, i32 0, [1 x i8]* @p_str4021, [1 x i8]* @p_str4022, [1 x i8]* @p_str4023, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4024, [1 x i8]* @p_str4025)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="545" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:226  %empty_200 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str4026, [1 x i8]* @p_str4026, i32 23, i32 23, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="546" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:227  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4027, i32 0, i32 0, [1 x i8]* @p_str4028, [1 x i8]* @p_str4029, [1 x i8]* @p_str4030, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4031, [1 x i8]* @p_str4032)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="547" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:229  %empty_201 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str4033, [1 x i8]* @p_str4033, i32 23, i32 23, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="548" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:230  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4034, i32 0, i32 0, [1 x i8]* @p_str4035, [1 x i8]* @p_str4036, [1 x i8]* @p_str4037, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4038, [1 x i8]* @p_str4039)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="549" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:232  %empty_202 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str4040, [1 x i8]* @p_str4040, i32 23, i32 23, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="550" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:233  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4041, i32 0, i32 0, [1 x i8]* @p_str4042, [1 x i8]* @p_str4043, [1 x i8]* @p_str4044, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4045, [1 x i8]* @p_str4046)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="551" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:235  %empty_203 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str4047, [1 x i8]* @p_str4047, i32 23, i32 23, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="552" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:236  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4048, i32 0, i32 0, [1 x i8]* @p_str4049, [1 x i8]* @p_str4050, [1 x i8]* @p_str4051, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4052, [1 x i8]* @p_str4053)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="553" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:238  %empty_204 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str4054, [1 x i8]* @p_str4054, i32 23, i32 23, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="554" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:239  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4055, i32 0, i32 0, [1 x i8]* @p_str4056, [1 x i8]* @p_str4057, [1 x i8]* @p_str4058, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4059, [1 x i8]* @p_str4060)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="555" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:241  %empty_205 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str4061, [1 x i8]* @p_str4061, i32 23, i32 23, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="556" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:242  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4062, i32 0, i32 0, [1 x i8]* @p_str4063, [1 x i8]* @p_str4064, [1 x i8]* @p_str4065, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4066, [1 x i8]* @p_str4067)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="557" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:244  %empty_206 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str4068, [1 x i8]* @p_str4068, i32 23, i32 23, i16* %layer5_out_V_data_31_V, i16* %layer5_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="558" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:245  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4069, i32 0, i32 0, [1 x i8]* @p_str4070, [1 x i8]* @p_str4071, [1 x i8]* @p_str4072, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4073, [1 x i8]* @p_str4074)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="559" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:247  %empty_207 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str4075, [1 x i8]* @p_str4075, i32 23, i32 23, i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="560" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:248  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4076, i32 0, i32 0, [1 x i8]* @p_str4077, [1 x i8]* @p_str4078, [1 x i8]* @p_str4079, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4080, [1 x i8]* @p_str4081)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="561" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:250  %empty_208 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str4082, [1 x i8]* @p_str4082, i32 23, i32 23, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="562" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:251  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4083, i32 0, i32 0, [1 x i8]* @p_str4084, [1 x i8]* @p_str4085, [1 x i8]* @p_str4086, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4087, [1 x i8]* @p_str4088)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="563" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:253  %empty_209 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str4089, [1 x i8]* @p_str4089, i32 23, i32 23, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="564" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:254  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4090, i32 0, i32 0, [1 x i8]* @p_str4091, [1 x i8]* @p_str4092, [1 x i8]* @p_str4093, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4094, [1 x i8]* @p_str4095)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="565" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:256  %empty_210 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str4096, [1 x i8]* @p_str4096, i32 23, i32 23, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="566" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:257  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4097, i32 0, i32 0, [1 x i8]* @p_str4098, [1 x i8]* @p_str4099, [1 x i8]* @p_str4100, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4101, [1 x i8]* @p_str4102)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:259  %empty_211 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str4103, [1 x i8]* @p_str4103, i32 23, i32 23, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:260  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4104, i32 0, i32 0, [1 x i8]* @p_str4105, [1 x i8]* @p_str4106, [1 x i8]* @p_str4107, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4108, [1 x i8]* @p_str4109)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:262  %empty_212 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str4110, [1 x i8]* @p_str4110, i32 23, i32 23, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:263  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4111, i32 0, i32 0, [1 x i8]* @p_str4112, [1 x i8]* @p_str4113, [1 x i8]* @p_str4114, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4115, [1 x i8]* @p_str4116)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:265  %empty_213 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str4117, [1 x i8]* @p_str4117, i32 23, i32 23, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="572" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:266  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4118, i32 0, i32 0, [1 x i8]* @p_str4119, [1 x i8]* @p_str4120, [1 x i8]* @p_str4121, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4122, [1 x i8]* @p_str4123)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="573" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:268  %empty_214 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str4124, [1 x i8]* @p_str4124, i32 23, i32 23, i16* %layer6_out_V_data_7_V, i16* %layer6_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="574" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:269  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4125, i32 0, i32 0, [1 x i8]* @p_str4126, [1 x i8]* @p_str4127, [1 x i8]* @p_str4128, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4129, [1 x i8]* @p_str4130)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="575" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:271  %empty_215 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str4131, [1 x i8]* @p_str4131, i32 23, i32 23, i16* %layer6_out_V_data_8_V, i16* %layer6_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="576" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:272  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4132, i32 0, i32 0, [1 x i8]* @p_str4133, [1 x i8]* @p_str4134, [1 x i8]* @p_str4135, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4136, [1 x i8]* @p_str4137)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="577" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:274  %empty_216 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str4138, [1 x i8]* @p_str4138, i32 23, i32 23, i16* %layer6_out_V_data_9_V, i16* %layer6_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="578" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:275  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4139, i32 0, i32 0, [1 x i8]* @p_str4140, [1 x i8]* @p_str4141, [1 x i8]* @p_str4142, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4143, [1 x i8]* @p_str4144)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="579" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:277  %empty_217 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str4145, [1 x i8]* @p_str4145, i32 23, i32 23, i16* %layer6_out_V_data_10_V, i16* %layer6_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="580" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:278  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4146, i32 0, i32 0, [1 x i8]* @p_str4147, [1 x i8]* @p_str4148, [1 x i8]* @p_str4149, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4150, [1 x i8]* @p_str4151)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="581" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:280  %empty_218 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str4152, [1 x i8]* @p_str4152, i32 23, i32 23, i16* %layer6_out_V_data_11_V, i16* %layer6_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="582" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:281  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4153, i32 0, i32 0, [1 x i8]* @p_str4154, [1 x i8]* @p_str4155, [1 x i8]* @p_str4156, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4157, [1 x i8]* @p_str4158)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="583" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:283  %empty_219 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str4159, [1 x i8]* @p_str4159, i32 23, i32 23, i16* %layer6_out_V_data_12_V, i16* %layer6_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="584" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:284  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4160, i32 0, i32 0, [1 x i8]* @p_str4161, [1 x i8]* @p_str4162, [1 x i8]* @p_str4163, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4164, [1 x i8]* @p_str4165)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="585" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:286  %empty_220 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str4166, [1 x i8]* @p_str4166, i32 23, i32 23, i16* %layer6_out_V_data_13_V, i16* %layer6_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="586" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:287  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4167, i32 0, i32 0, [1 x i8]* @p_str4168, [1 x i8]* @p_str4169, [1 x i8]* @p_str4170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4171, [1 x i8]* @p_str4172)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="587" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:289  %empty_221 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str4173, [1 x i8]* @p_str4173, i32 23, i32 23, i16* %layer6_out_V_data_14_V, i16* %layer6_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="588" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:290  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4174, i32 0, i32 0, [1 x i8]* @p_str4175, [1 x i8]* @p_str4176, [1 x i8]* @p_str4177, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4178, [1 x i8]* @p_str4179)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="589" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:292  %empty_222 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str4180, [1 x i8]* @p_str4180, i32 23, i32 23, i16* %layer6_out_V_data_15_V, i16* %layer6_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="590" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:293  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4181, i32 0, i32 0, [1 x i8]* @p_str4182, [1 x i8]* @p_str4183, [1 x i8]* @p_str4184, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4185, [1 x i8]* @p_str4186)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:295  %empty_223 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str4187, [1 x i8]* @p_str4187, i32 23, i32 23, i16* %layer6_out_V_data_16_V, i16* %layer6_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:296  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4188, i32 0, i32 0, [1 x i8]* @p_str4189, [1 x i8]* @p_str4190, [1 x i8]* @p_str4191, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4192, [1 x i8]* @p_str4193)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:298  %empty_224 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str4194, [1 x i8]* @p_str4194, i32 23, i32 23, i16* %layer6_out_V_data_17_V, i16* %layer6_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:299  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4195, i32 0, i32 0, [1 x i8]* @p_str4196, [1 x i8]* @p_str4197, [1 x i8]* @p_str4198, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4199, [1 x i8]* @p_str4200)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:301  %empty_225 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str4201, [1 x i8]* @p_str4201, i32 23, i32 23, i16* %layer6_out_V_data_18_V, i16* %layer6_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:302  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4202, i32 0, i32 0, [1 x i8]* @p_str4203, [1 x i8]* @p_str4204, [1 x i8]* @p_str4205, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4206, [1 x i8]* @p_str4207)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="597" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:304  %empty_226 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str4208, [1 x i8]* @p_str4208, i32 23, i32 23, i16* %layer6_out_V_data_19_V, i16* %layer6_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="598" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:305  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4209, i32 0, i32 0, [1 x i8]* @p_str4210, [1 x i8]* @p_str4211, [1 x i8]* @p_str4212, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4213, [1 x i8]* @p_str4214)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="599" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:307  %empty_227 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str4215, [1 x i8]* @p_str4215, i32 23, i32 23, i16* %layer6_out_V_data_20_V, i16* %layer6_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="600" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:308  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4216, i32 0, i32 0, [1 x i8]* @p_str4217, [1 x i8]* @p_str4218, [1 x i8]* @p_str4219, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4220, [1 x i8]* @p_str4221)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="601" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:310  %empty_228 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str4222, [1 x i8]* @p_str4222, i32 23, i32 23, i16* %layer6_out_V_data_21_V, i16* %layer6_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="602" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:311  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4223, i32 0, i32 0, [1 x i8]* @p_str4224, [1 x i8]* @p_str4225, [1 x i8]* @p_str4226, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4227, [1 x i8]* @p_str4228)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="603" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:313  %empty_229 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str4229, [1 x i8]* @p_str4229, i32 23, i32 23, i16* %layer6_out_V_data_22_V, i16* %layer6_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="604" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:314  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4230, i32 0, i32 0, [1 x i8]* @p_str4231, [1 x i8]* @p_str4232, [1 x i8]* @p_str4233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4234, [1 x i8]* @p_str4235)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="605" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:316  %empty_230 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str4236, [1 x i8]* @p_str4236, i32 23, i32 23, i16* %layer6_out_V_data_23_V, i16* %layer6_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="606" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:317  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4237, i32 0, i32 0, [1 x i8]* @p_str4238, [1 x i8]* @p_str4239, [1 x i8]* @p_str4240, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4241, [1 x i8]* @p_str4242)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:319  %empty_231 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str4243, [1 x i8]* @p_str4243, i32 23, i32 23, i16* %layer6_out_V_data_24_V, i16* %layer6_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="608" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:320  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4244, i32 0, i32 0, [1 x i8]* @p_str4245, [1 x i8]* @p_str4246, [1 x i8]* @p_str4247, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4248, [1 x i8]* @p_str4249)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="609" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:322  %empty_232 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str4250, [1 x i8]* @p_str4250, i32 23, i32 23, i16* %layer6_out_V_data_25_V, i16* %layer6_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="610" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:323  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4251, i32 0, i32 0, [1 x i8]* @p_str4252, [1 x i8]* @p_str4253, [1 x i8]* @p_str4254, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4255, [1 x i8]* @p_str4256)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="611" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:325  %empty_233 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str4257, [1 x i8]* @p_str4257, i32 23, i32 23, i16* %layer6_out_V_data_26_V, i16* %layer6_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="612" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:326  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4258, i32 0, i32 0, [1 x i8]* @p_str4259, [1 x i8]* @p_str4260, [1 x i8]* @p_str4261, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4262, [1 x i8]* @p_str4263)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="613" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:328  %empty_234 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str4264, [1 x i8]* @p_str4264, i32 23, i32 23, i16* %layer6_out_V_data_27_V, i16* %layer6_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="614" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:329  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4265, i32 0, i32 0, [1 x i8]* @p_str4266, [1 x i8]* @p_str4267, [1 x i8]* @p_str4268, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4269, [1 x i8]* @p_str4270)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="615" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:331  %empty_235 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str4271, [1 x i8]* @p_str4271, i32 23, i32 23, i16* %layer6_out_V_data_28_V, i16* %layer6_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="616" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:332  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4272, i32 0, i32 0, [1 x i8]* @p_str4273, [1 x i8]* @p_str4274, [1 x i8]* @p_str4275, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4276, [1 x i8]* @p_str4277)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="617" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:334  %empty_236 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str4278, [1 x i8]* @p_str4278, i32 23, i32 23, i16* %layer6_out_V_data_29_V, i16* %layer6_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="618" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:335  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4279, i32 0, i32 0, [1 x i8]* @p_str4280, [1 x i8]* @p_str4281, [1 x i8]* @p_str4282, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4283, [1 x i8]* @p_str4284)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="619" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:337  %empty_237 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str4285, [1 x i8]* @p_str4285, i32 23, i32 23, i16* %layer6_out_V_data_30_V, i16* %layer6_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="620" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:338  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4286, i32 0, i32 0, [1 x i8]* @p_str4287, [1 x i8]* @p_str4288, [1 x i8]* @p_str4289, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4290, [1 x i8]* @p_str4291)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="621" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:340  %empty_238 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer6_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str4292, [1 x i8]* @p_str4292, i32 23, i32 23, i16* %layer6_out_V_data_31_V, i16* %layer6_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="622" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:341  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4293, i32 0, i32 0, [1 x i8]* @p_str4294, [1 x i8]* @p_str4295, [1 x i8]* @p_str4296, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4297, [1 x i8]* @p_str4298)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="623" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:343  %empty_239 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str4299, [1 x i8]* @p_str4299, i32 11, i32 11, i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="624" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:344  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4300, i32 0, i32 0, [1 x i8]* @p_str4301, [1 x i8]* @p_str4302, [1 x i8]* @p_str4303, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4304, [1 x i8]* @p_str4305)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="625" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:346  %empty_240 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str4306, [1 x i8]* @p_str4306, i32 11, i32 11, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="626" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:347  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4307, i32 0, i32 0, [1 x i8]* @p_str4308, [1 x i8]* @p_str4309, [1 x i8]* @p_str4310, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4311, [1 x i8]* @p_str4312)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="627" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:349  %empty_241 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str4313, [1 x i8]* @p_str4313, i32 11, i32 11, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="628" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:350  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4314, i32 0, i32 0, [1 x i8]* @p_str4315, [1 x i8]* @p_str4316, [1 x i8]* @p_str4317, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4318, [1 x i8]* @p_str4319)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="629" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:352  %empty_242 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str4320, [1 x i8]* @p_str4320, i32 11, i32 11, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="630" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:353  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4321, i32 0, i32 0, [1 x i8]* @p_str4322, [1 x i8]* @p_str4323, [1 x i8]* @p_str4324, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4325, [1 x i8]* @p_str4326)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="631" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:355  %empty_243 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str4327, [1 x i8]* @p_str4327, i32 11, i32 11, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="632" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:356  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4328, i32 0, i32 0, [1 x i8]* @p_str4329, [1 x i8]* @p_str4330, [1 x i8]* @p_str4331, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4332, [1 x i8]* @p_str4333)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="633" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:358  %empty_244 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str4334, [1 x i8]* @p_str4334, i32 11, i32 11, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="634" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:359  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4335, i32 0, i32 0, [1 x i8]* @p_str4336, [1 x i8]* @p_str4337, [1 x i8]* @p_str4338, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4339, [1 x i8]* @p_str4340)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="635" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:361  %empty_245 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str4341, [1 x i8]* @p_str4341, i32 11, i32 11, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="636" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:362  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4342, i32 0, i32 0, [1 x i8]* @p_str4343, [1 x i8]* @p_str4344, [1 x i8]* @p_str4345, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4346, [1 x i8]* @p_str4347)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="637" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:364  %empty_246 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str4348, [1 x i8]* @p_str4348, i32 11, i32 11, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="638" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:365  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4349, i32 0, i32 0, [1 x i8]* @p_str4350, [1 x i8]* @p_str4351, [1 x i8]* @p_str4352, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4353, [1 x i8]* @p_str4354)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="639" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:367  %empty_247 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str4355, [1 x i8]* @p_str4355, i32 11, i32 11, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="640" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:368  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4356, i32 0, i32 0, [1 x i8]* @p_str4357, [1 x i8]* @p_str4358, [1 x i8]* @p_str4359, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4360, [1 x i8]* @p_str4361)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="641" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:370  %empty_248 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str4362, [1 x i8]* @p_str4362, i32 11, i32 11, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="642" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:371  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4363, i32 0, i32 0, [1 x i8]* @p_str4364, [1 x i8]* @p_str4365, [1 x i8]* @p_str4366, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4367, [1 x i8]* @p_str4368)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="643" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:373  %empty_249 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str4369, [1 x i8]* @p_str4369, i32 11, i32 11, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="644" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:374  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4370, i32 0, i32 0, [1 x i8]* @p_str4371, [1 x i8]* @p_str4372, [1 x i8]* @p_str4373, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4374, [1 x i8]* @p_str4375)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="645" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:376  %empty_250 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str4376, [1 x i8]* @p_str4376, i32 11, i32 11, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="646" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:377  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4377, i32 0, i32 0, [1 x i8]* @p_str4378, [1 x i8]* @p_str4379, [1 x i8]* @p_str4380, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4381, [1 x i8]* @p_str4382)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="647" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:379  %empty_251 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str4383, [1 x i8]* @p_str4383, i32 11, i32 11, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="648" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:380  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4384, i32 0, i32 0, [1 x i8]* @p_str4385, [1 x i8]* @p_str4386, [1 x i8]* @p_str4387, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4388, [1 x i8]* @p_str4389)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="649" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:382  %empty_252 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str4390, [1 x i8]* @p_str4390, i32 11, i32 11, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="650" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:383  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4391, i32 0, i32 0, [1 x i8]* @p_str4392, [1 x i8]* @p_str4393, [1 x i8]* @p_str4394, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4395, [1 x i8]* @p_str4396)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="651" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:385  %empty_253 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str4397, [1 x i8]* @p_str4397, i32 11, i32 11, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="652" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:386  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4398, i32 0, i32 0, [1 x i8]* @p_str4399, [1 x i8]* @p_str4400, [1 x i8]* @p_str4401, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4402, [1 x i8]* @p_str4403)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="653" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:388  %empty_254 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str4404, [1 x i8]* @p_str4404, i32 11, i32 11, i16* %layer7_out_V_data_15_V, i16* %layer7_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="654" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:389  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4405, i32 0, i32 0, [1 x i8]* @p_str4406, [1 x i8]* @p_str4407, [1 x i8]* @p_str4408, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4409, [1 x i8]* @p_str4410)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="655" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:391  %empty_255 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str4411, [1 x i8]* @p_str4411, i32 11, i32 11, i16* %layer7_out_V_data_16_V, i16* %layer7_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="656" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:392  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4412, i32 0, i32 0, [1 x i8]* @p_str4413, [1 x i8]* @p_str4414, [1 x i8]* @p_str4415, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4416, [1 x i8]* @p_str4417)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="657" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:394  %empty_256 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str4418, [1 x i8]* @p_str4418, i32 11, i32 11, i16* %layer7_out_V_data_17_V, i16* %layer7_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="658" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:395  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4419, i32 0, i32 0, [1 x i8]* @p_str4420, [1 x i8]* @p_str4421, [1 x i8]* @p_str4422, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4423, [1 x i8]* @p_str4424)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="659" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:397  %empty_257 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str4425, [1 x i8]* @p_str4425, i32 11, i32 11, i16* %layer7_out_V_data_18_V, i16* %layer7_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="660" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:398  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4426, i32 0, i32 0, [1 x i8]* @p_str4427, [1 x i8]* @p_str4428, [1 x i8]* @p_str4429, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4430, [1 x i8]* @p_str4431)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="661" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:400  %empty_258 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str4432, [1 x i8]* @p_str4432, i32 11, i32 11, i16* %layer7_out_V_data_19_V, i16* %layer7_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="662" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:401  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4433, i32 0, i32 0, [1 x i8]* @p_str4434, [1 x i8]* @p_str4435, [1 x i8]* @p_str4436, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4437, [1 x i8]* @p_str4438)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="663" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:403  %empty_259 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str4439, [1 x i8]* @p_str4439, i32 11, i32 11, i16* %layer7_out_V_data_20_V, i16* %layer7_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="664" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:404  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4440, i32 0, i32 0, [1 x i8]* @p_str4441, [1 x i8]* @p_str4442, [1 x i8]* @p_str4443, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4444, [1 x i8]* @p_str4445)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="665" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:406  %empty_260 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str4446, [1 x i8]* @p_str4446, i32 11, i32 11, i16* %layer7_out_V_data_21_V, i16* %layer7_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="666" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:407  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4447, i32 0, i32 0, [1 x i8]* @p_str4448, [1 x i8]* @p_str4449, [1 x i8]* @p_str4450, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4451, [1 x i8]* @p_str4452)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="667" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:409  %empty_261 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str4453, [1 x i8]* @p_str4453, i32 11, i32 11, i16* %layer7_out_V_data_22_V, i16* %layer7_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="668" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:410  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4454, i32 0, i32 0, [1 x i8]* @p_str4455, [1 x i8]* @p_str4456, [1 x i8]* @p_str4457, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4458, [1 x i8]* @p_str4459)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="669" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:412  %empty_262 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str4460, [1 x i8]* @p_str4460, i32 11, i32 11, i16* %layer7_out_V_data_23_V, i16* %layer7_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="670" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:413  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4461, i32 0, i32 0, [1 x i8]* @p_str4462, [1 x i8]* @p_str4463, [1 x i8]* @p_str4464, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4465, [1 x i8]* @p_str4466)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="671" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:415  %empty_263 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str4467, [1 x i8]* @p_str4467, i32 11, i32 11, i16* %layer7_out_V_data_24_V, i16* %layer7_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="672" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:416  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4468, i32 0, i32 0, [1 x i8]* @p_str4469, [1 x i8]* @p_str4470, [1 x i8]* @p_str4471, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4472, [1 x i8]* @p_str4473)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="673" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:418  %empty_264 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str4474, [1 x i8]* @p_str4474, i32 11, i32 11, i16* %layer7_out_V_data_25_V, i16* %layer7_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="674" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:419  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4475, i32 0, i32 0, [1 x i8]* @p_str4476, [1 x i8]* @p_str4477, [1 x i8]* @p_str4478, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4479, [1 x i8]* @p_str4480)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="675" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:421  %empty_265 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str4481, [1 x i8]* @p_str4481, i32 11, i32 11, i16* %layer7_out_V_data_26_V, i16* %layer7_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="676" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:422  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4482, i32 0, i32 0, [1 x i8]* @p_str4483, [1 x i8]* @p_str4484, [1 x i8]* @p_str4485, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4486, [1 x i8]* @p_str4487)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="677" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:424  %empty_266 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str4488, [1 x i8]* @p_str4488, i32 11, i32 11, i16* %layer7_out_V_data_27_V, i16* %layer7_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="678" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:425  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4489, i32 0, i32 0, [1 x i8]* @p_str4490, [1 x i8]* @p_str4491, [1 x i8]* @p_str4492, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4493, [1 x i8]* @p_str4494)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="679" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:427  %empty_267 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str4495, [1 x i8]* @p_str4495, i32 11, i32 11, i16* %layer7_out_V_data_28_V, i16* %layer7_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="680" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:428  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4496, i32 0, i32 0, [1 x i8]* @p_str4497, [1 x i8]* @p_str4498, [1 x i8]* @p_str4499, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4500, [1 x i8]* @p_str4501)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="681" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:430  %empty_268 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str4502, [1 x i8]* @p_str4502, i32 11, i32 11, i16* %layer7_out_V_data_29_V, i16* %layer7_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="682" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:431  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4503, i32 0, i32 0, [1 x i8]* @p_str4504, [1 x i8]* @p_str4505, [1 x i8]* @p_str4506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4507, [1 x i8]* @p_str4508)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="683" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:433  %empty_269 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str4509, [1 x i8]* @p_str4509, i32 11, i32 11, i16* %layer7_out_V_data_30_V, i16* %layer7_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="684" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:434  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4510, i32 0, i32 0, [1 x i8]* @p_str4511, [1 x i8]* @p_str4512, [1 x i8]* @p_str4513, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4514, [1 x i8]* @p_str4515)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="685" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:436  %empty_270 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str4516, [1 x i8]* @p_str4516, i32 11, i32 11, i16* %layer7_out_V_data_31_V, i16* %layer7_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="686" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:437  call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4517, i32 0, i32 0, [1 x i8]* @p_str4518, [1 x i8]* @p_str4519, [1 x i8]* @p_str4520, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4521, [1 x i8]* @p_str4522)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="687" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:439  %empty_271 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str4523, [1 x i8]* @p_str4523, i32 3, i32 3, i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="688" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:440  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4524, i32 0, i32 0, [1 x i8]* @p_str4525, [1 x i8]* @p_str4526, [1 x i8]* @p_str4527, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4528, [1 x i8]* @p_str4529)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="689" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:442  %empty_272 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str4530, [1 x i8]* @p_str4530, i32 3, i32 3, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="690" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:443  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4531, i32 0, i32 0, [1 x i8]* @p_str4532, [1 x i8]* @p_str4533, [1 x i8]* @p_str4534, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4535, [1 x i8]* @p_str4536)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="691" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:445  %empty_273 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str4537, [1 x i8]* @p_str4537, i32 3, i32 3, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="692" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:446  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4538, i32 0, i32 0, [1 x i8]* @p_str4539, [1 x i8]* @p_str4540, [1 x i8]* @p_str4541, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4542, [1 x i8]* @p_str4543)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="693" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:448  %empty_274 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str4544, [1 x i8]* @p_str4544, i32 3, i32 3, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="694" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:449  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4545, i32 0, i32 0, [1 x i8]* @p_str4546, [1 x i8]* @p_str4547, [1 x i8]* @p_str4548, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4549, [1 x i8]* @p_str4550)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="695" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:451  %empty_275 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str4551, [1 x i8]* @p_str4551, i32 3, i32 3, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="696" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:452  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4552, i32 0, i32 0, [1 x i8]* @p_str4553, [1 x i8]* @p_str4554, [1 x i8]* @p_str4555, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4556, [1 x i8]* @p_str4557)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="697" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:454  %empty_276 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str4558, [1 x i8]* @p_str4558, i32 3, i32 3, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="698" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:455  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4559, i32 0, i32 0, [1 x i8]* @p_str4560, [1 x i8]* @p_str4561, [1 x i8]* @p_str4562, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4563, [1 x i8]* @p_str4564)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="699" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:457  %empty_277 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str4565, [1 x i8]* @p_str4565, i32 3, i32 3, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="700" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:458  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4566, i32 0, i32 0, [1 x i8]* @p_str4567, [1 x i8]* @p_str4568, [1 x i8]* @p_str4569, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4570, [1 x i8]* @p_str4571)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="701" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:460  %empty_278 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str4572, [1 x i8]* @p_str4572, i32 3, i32 3, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="702" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:461  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4573, i32 0, i32 0, [1 x i8]* @p_str4574, [1 x i8]* @p_str4575, [1 x i8]* @p_str4576, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4577, [1 x i8]* @p_str4578)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="703" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:463  %empty_279 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str4579, [1 x i8]* @p_str4579, i32 3, i32 3, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="704" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:464  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4580, i32 0, i32 0, [1 x i8]* @p_str4581, [1 x i8]* @p_str4582, [1 x i8]* @p_str4583, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4584, [1 x i8]* @p_str4585)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="705" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:466  %empty_280 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str4586, [1 x i8]* @p_str4586, i32 3, i32 3, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="706" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:467  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4587, i32 0, i32 0, [1 x i8]* @p_str4588, [1 x i8]* @p_str4589, [1 x i8]* @p_str4590, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4591, [1 x i8]* @p_str4592)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="707" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:469  %empty_281 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str4593, [1 x i8]* @p_str4593, i32 3, i32 3, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="708" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:470  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4594, i32 0, i32 0, [1 x i8]* @p_str4595, [1 x i8]* @p_str4596, [1 x i8]* @p_str4597, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4598, [1 x i8]* @p_str4599)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="709" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:472  %empty_282 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str4600, [1 x i8]* @p_str4600, i32 3, i32 3, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="710" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:473  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4601, i32 0, i32 0, [1 x i8]* @p_str4602, [1 x i8]* @p_str4603, [1 x i8]* @p_str4604, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4605, [1 x i8]* @p_str4606)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="711" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:475  %empty_283 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str4607, [1 x i8]* @p_str4607, i32 3, i32 3, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="712" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:476  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4608, i32 0, i32 0, [1 x i8]* @p_str4609, [1 x i8]* @p_str4610, [1 x i8]* @p_str4611, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4612, [1 x i8]* @p_str4613)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="713" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:478  %empty_284 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str4614, [1 x i8]* @p_str4614, i32 3, i32 3, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="714" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:479  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4615, i32 0, i32 0, [1 x i8]* @p_str4616, [1 x i8]* @p_str4617, [1 x i8]* @p_str4618, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4619, [1 x i8]* @p_str4620)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="715" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:481  %empty_285 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str4621, [1 x i8]* @p_str4621, i32 3, i32 3, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="716" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:482  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4622, i32 0, i32 0, [1 x i8]* @p_str4623, [1 x i8]* @p_str4624, [1 x i8]* @p_str4625, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4626, [1 x i8]* @p_str4627)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="717" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:484  %empty_286 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str4628, [1 x i8]* @p_str4628, i32 3, i32 3, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="718" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:485  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4629, i32 0, i32 0, [1 x i8]* @p_str4630, [1 x i8]* @p_str4631, [1 x i8]* @p_str4632, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4633, [1 x i8]* @p_str4634)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="719" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:487  %empty_287 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str4635, [1 x i8]* @p_str4635, i32 3, i32 3, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="720" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:488  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4636, i32 0, i32 0, [1 x i8]* @p_str4637, [1 x i8]* @p_str4638, [1 x i8]* @p_str4639, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4640, [1 x i8]* @p_str4641)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="721" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:490  %empty_288 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str4642, [1 x i8]* @p_str4642, i32 3, i32 3, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="722" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:491  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4643, i32 0, i32 0, [1 x i8]* @p_str4644, [1 x i8]* @p_str4645, [1 x i8]* @p_str4646, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4647, [1 x i8]* @p_str4648)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="723" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:493  %empty_289 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str4649, [1 x i8]* @p_str4649, i32 3, i32 3, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="724" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:494  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4650, i32 0, i32 0, [1 x i8]* @p_str4651, [1 x i8]* @p_str4652, [1 x i8]* @p_str4653, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4654, [1 x i8]* @p_str4655)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="725" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:496  %empty_290 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str4656, [1 x i8]* @p_str4656, i32 3, i32 3, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="726" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:497  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4657, i32 0, i32 0, [1 x i8]* @p_str4658, [1 x i8]* @p_str4659, [1 x i8]* @p_str4660, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4661, [1 x i8]* @p_str4662)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="727" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:499  %empty_291 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str4663, [1 x i8]* @p_str4663, i32 3, i32 3, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="728" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:500  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4664, i32 0, i32 0, [1 x i8]* @p_str4665, [1 x i8]* @p_str4666, [1 x i8]* @p_str4667, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4668, [1 x i8]* @p_str4669)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="729" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:502  %empty_292 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str4670, [1 x i8]* @p_str4670, i32 3, i32 3, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="730" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:503  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4671, i32 0, i32 0, [1 x i8]* @p_str4672, [1 x i8]* @p_str4673, [1 x i8]* @p_str4674, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4675, [1 x i8]* @p_str4676)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="731" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:505  %empty_293 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str4677, [1 x i8]* @p_str4677, i32 3, i32 3, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="732" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:506  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4678, i32 0, i32 0, [1 x i8]* @p_str4679, [1 x i8]* @p_str4680, [1 x i8]* @p_str4681, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4682, [1 x i8]* @p_str4683)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="733" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:508  %empty_294 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str4684, [1 x i8]* @p_str4684, i32 3, i32 3, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="734" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:509  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4685, i32 0, i32 0, [1 x i8]* @p_str4686, [1 x i8]* @p_str4687, [1 x i8]* @p_str4688, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4689, [1 x i8]* @p_str4690)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="735" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:511  %empty_295 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str4691, [1 x i8]* @p_str4691, i32 3, i32 3, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="736" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:512  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4692, i32 0, i32 0, [1 x i8]* @p_str4693, [1 x i8]* @p_str4694, [1 x i8]* @p_str4695, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4696, [1 x i8]* @p_str4697)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="737" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:514  %empty_296 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str4698, [1 x i8]* @p_str4698, i32 3, i32 3, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="738" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:515  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4699, i32 0, i32 0, [1 x i8]* @p_str4700, [1 x i8]* @p_str4701, [1 x i8]* @p_str4702, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4703, [1 x i8]* @p_str4704)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="739" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:517  %empty_297 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str4705, [1 x i8]* @p_str4705, i32 3, i32 3, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="740" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:518  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4706, i32 0, i32 0, [1 x i8]* @p_str4707, [1 x i8]* @p_str4708, [1 x i8]* @p_str4709, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4710, [1 x i8]* @p_str4711)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="741" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:520  %empty_298 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str4712, [1 x i8]* @p_str4712, i32 3, i32 3, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="742" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:521  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4713, i32 0, i32 0, [1 x i8]* @p_str4714, [1 x i8]* @p_str4715, [1 x i8]* @p_str4716, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4717, [1 x i8]* @p_str4718)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="743" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:523  %empty_299 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str4719, [1 x i8]* @p_str4719, i32 3, i32 3, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="744" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:524  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4720, i32 0, i32 0, [1 x i8]* @p_str4721, [1 x i8]* @p_str4722, [1 x i8]* @p_str4723, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4724, [1 x i8]* @p_str4725)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="745" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:526  %empty_300 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str4726, [1 x i8]* @p_str4726, i32 3, i32 3, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="746" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:527  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4727, i32 0, i32 0, [1 x i8]* @p_str4728, [1 x i8]* @p_str4729, [1 x i8]* @p_str4730, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4731, [1 x i8]* @p_str4732)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="747" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:529  %empty_301 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str4733, [1 x i8]* @p_str4733, i32 3, i32 3, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="748" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:530  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4734, i32 0, i32 0, [1 x i8]* @p_str4735, [1 x i8]* @p_str4736, [1 x i8]* @p_str4737, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4738, [1 x i8]* @p_str4739)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="749" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:532  %empty_302 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str4740, [1 x i8]* @p_str4740, i32 3, i32 3, i16* %layer8_out_V_data_31_V, i16* %layer8_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="750" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:533  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4741, i32 0, i32 0, [1 x i8]* @p_str4742, [1 x i8]* @p_str4743, [1 x i8]* @p_str4744, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4745, [1 x i8]* @p_str4746)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="751" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:535  %empty_303 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_32_NF_OC_V_str, i32 1, [1 x i8]* @p_str4747, [1 x i8]* @p_str4747, i32 3, i32 3, i16* %layer8_out_V_data_32_V, i16* %layer8_out_V_data_32_V)

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="752" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:536  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4748, i32 0, i32 0, [1 x i8]* @p_str4749, [1 x i8]* @p_str4750, [1 x i8]* @p_str4751, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4752, [1 x i8]* @p_str4753)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="753" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:538  %empty_304 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_33_NF_OC_V_str, i32 1, [1 x i8]* @p_str4754, [1 x i8]* @p_str4754, i32 3, i32 3, i16* %layer8_out_V_data_33_V, i16* %layer8_out_V_data_33_V)

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="754" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:539  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4755, i32 0, i32 0, [1 x i8]* @p_str4756, [1 x i8]* @p_str4757, [1 x i8]* @p_str4758, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4759, [1 x i8]* @p_str4760)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="755" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:541  %empty_305 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_34_NF_OC_V_str, i32 1, [1 x i8]* @p_str4761, [1 x i8]* @p_str4761, i32 3, i32 3, i16* %layer8_out_V_data_34_V, i16* %layer8_out_V_data_34_V)

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="756" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:542  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4762, i32 0, i32 0, [1 x i8]* @p_str4763, [1 x i8]* @p_str4764, [1 x i8]* @p_str4765, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4766, [1 x i8]* @p_str4767)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="757" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:544  %empty_306 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_35_NF_OC_V_str, i32 1, [1 x i8]* @p_str4768, [1 x i8]* @p_str4768, i32 3, i32 3, i16* %layer8_out_V_data_35_V, i16* %layer8_out_V_data_35_V)

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="758" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:545  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4769, i32 0, i32 0, [1 x i8]* @p_str4770, [1 x i8]* @p_str4771, [1 x i8]* @p_str4772, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4773, [1 x i8]* @p_str4774)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="759" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:547  %empty_307 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_36_NF_OC_V_str, i32 1, [1 x i8]* @p_str4775, [1 x i8]* @p_str4775, i32 3, i32 3, i16* %layer8_out_V_data_36_V, i16* %layer8_out_V_data_36_V)

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="760" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:548  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4776, i32 0, i32 0, [1 x i8]* @p_str4777, [1 x i8]* @p_str4778, [1 x i8]* @p_str4779, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4780, [1 x i8]* @p_str4781)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="761" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:550  %empty_308 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_37_NF_OC_V_str, i32 1, [1 x i8]* @p_str4782, [1 x i8]* @p_str4782, i32 3, i32 3, i16* %layer8_out_V_data_37_V, i16* %layer8_out_V_data_37_V)

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="762" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:551  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4783, i32 0, i32 0, [1 x i8]* @p_str4784, [1 x i8]* @p_str4785, [1 x i8]* @p_str4786, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4787, [1 x i8]* @p_str4788)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="763" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:553  %empty_309 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_38_NF_OC_V_str, i32 1, [1 x i8]* @p_str4789, [1 x i8]* @p_str4789, i32 3, i32 3, i16* %layer8_out_V_data_38_V, i16* %layer8_out_V_data_38_V)

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="764" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:554  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4790, i32 0, i32 0, [1 x i8]* @p_str4791, [1 x i8]* @p_str4792, [1 x i8]* @p_str4793, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4794, [1 x i8]* @p_str4795)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="765" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:556  %empty_310 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_39_NF_OC_V_str, i32 1, [1 x i8]* @p_str4796, [1 x i8]* @p_str4796, i32 3, i32 3, i16* %layer8_out_V_data_39_V, i16* %layer8_out_V_data_39_V)

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="766" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:557  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4797, i32 0, i32 0, [1 x i8]* @p_str4798, [1 x i8]* @p_str4799, [1 x i8]* @p_str4800, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4801, [1 x i8]* @p_str4802)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="767" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:559  %empty_311 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_40_NF_OC_V_str, i32 1, [1 x i8]* @p_str4803, [1 x i8]* @p_str4803, i32 3, i32 3, i16* %layer8_out_V_data_40_V, i16* %layer8_out_V_data_40_V)

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="768" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:560  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4804, i32 0, i32 0, [1 x i8]* @p_str4805, [1 x i8]* @p_str4806, [1 x i8]* @p_str4807, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4808, [1 x i8]* @p_str4809)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="769" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:562  %empty_312 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_41_NF_OC_V_str, i32 1, [1 x i8]* @p_str4810, [1 x i8]* @p_str4810, i32 3, i32 3, i16* %layer8_out_V_data_41_V, i16* %layer8_out_V_data_41_V)

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="770" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:563  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4811, i32 0, i32 0, [1 x i8]* @p_str4812, [1 x i8]* @p_str4813, [1 x i8]* @p_str4814, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4815, [1 x i8]* @p_str4816)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="771" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:565  %empty_313 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_42_NF_OC_V_str, i32 1, [1 x i8]* @p_str4817, [1 x i8]* @p_str4817, i32 3, i32 3, i16* %layer8_out_V_data_42_V, i16* %layer8_out_V_data_42_V)

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="772" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:566  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4818, i32 0, i32 0, [1 x i8]* @p_str4819, [1 x i8]* @p_str4820, [1 x i8]* @p_str4821, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4822, [1 x i8]* @p_str4823)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="773" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:568  %empty_314 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_43_NF_OC_V_str, i32 1, [1 x i8]* @p_str4824, [1 x i8]* @p_str4824, i32 3, i32 3, i16* %layer8_out_V_data_43_V, i16* %layer8_out_V_data_43_V)

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="774" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:569  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4825, i32 0, i32 0, [1 x i8]* @p_str4826, [1 x i8]* @p_str4827, [1 x i8]* @p_str4828, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4829, [1 x i8]* @p_str4830)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="775" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:571  %empty_315 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_44_NF_OC_V_str, i32 1, [1 x i8]* @p_str4831, [1 x i8]* @p_str4831, i32 3, i32 3, i16* %layer8_out_V_data_44_V, i16* %layer8_out_V_data_44_V)

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="776" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:572  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4832, i32 0, i32 0, [1 x i8]* @p_str4833, [1 x i8]* @p_str4834, [1 x i8]* @p_str4835, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4836, [1 x i8]* @p_str4837)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="777" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:574  %empty_316 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_45_NF_OC_V_str, i32 1, [1 x i8]* @p_str4838, [1 x i8]* @p_str4838, i32 3, i32 3, i16* %layer8_out_V_data_45_V, i16* %layer8_out_V_data_45_V)

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="778" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:575  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4839, i32 0, i32 0, [1 x i8]* @p_str4840, [1 x i8]* @p_str4841, [1 x i8]* @p_str4842, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4843, [1 x i8]* @p_str4844)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="779" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:577  %empty_317 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_46_NF_OC_V_str, i32 1, [1 x i8]* @p_str4845, [1 x i8]* @p_str4845, i32 3, i32 3, i16* %layer8_out_V_data_46_V, i16* %layer8_out_V_data_46_V)

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="780" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:578  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4846, i32 0, i32 0, [1 x i8]* @p_str4847, [1 x i8]* @p_str4848, [1 x i8]* @p_str4849, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4850, [1 x i8]* @p_str4851)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="781" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:580  %empty_318 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_47_NF_OC_V_str, i32 1, [1 x i8]* @p_str4852, [1 x i8]* @p_str4852, i32 3, i32 3, i16* %layer8_out_V_data_47_V, i16* %layer8_out_V_data_47_V)

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="782" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:581  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4853, i32 0, i32 0, [1 x i8]* @p_str4854, [1 x i8]* @p_str4855, [1 x i8]* @p_str4856, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4857, [1 x i8]* @p_str4858)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="783" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:583  %empty_319 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_48_NF_OC_V_str, i32 1, [1 x i8]* @p_str4859, [1 x i8]* @p_str4859, i32 3, i32 3, i16* %layer8_out_V_data_48_V, i16* %layer8_out_V_data_48_V)

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="784" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:584  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4860, i32 0, i32 0, [1 x i8]* @p_str4861, [1 x i8]* @p_str4862, [1 x i8]* @p_str4863, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4864, [1 x i8]* @p_str4865)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="785" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:586  %empty_320 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_49_NF_OC_V_str, i32 1, [1 x i8]* @p_str4866, [1 x i8]* @p_str4866, i32 3, i32 3, i16* %layer8_out_V_data_49_V, i16* %layer8_out_V_data_49_V)

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="786" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:587  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4867, i32 0, i32 0, [1 x i8]* @p_str4868, [1 x i8]* @p_str4869, [1 x i8]* @p_str4870, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4871, [1 x i8]* @p_str4872)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="787" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:589  %empty_321 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_50_NF_OC_V_str, i32 1, [1 x i8]* @p_str4873, [1 x i8]* @p_str4873, i32 3, i32 3, i16* %layer8_out_V_data_50_V, i16* %layer8_out_V_data_50_V)

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="788" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:590  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4874, i32 0, i32 0, [1 x i8]* @p_str4875, [1 x i8]* @p_str4876, [1 x i8]* @p_str4877, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4878, [1 x i8]* @p_str4879)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="789" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:592  %empty_322 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_51_NF_OC_V_str, i32 1, [1 x i8]* @p_str4880, [1 x i8]* @p_str4880, i32 3, i32 3, i16* %layer8_out_V_data_51_V, i16* %layer8_out_V_data_51_V)

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="790" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:593  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4881, i32 0, i32 0, [1 x i8]* @p_str4882, [1 x i8]* @p_str4883, [1 x i8]* @p_str4884, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4885, [1 x i8]* @p_str4886)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="791" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:595  %empty_323 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_52_NF_OC_V_str, i32 1, [1 x i8]* @p_str4887, [1 x i8]* @p_str4887, i32 3, i32 3, i16* %layer8_out_V_data_52_V, i16* %layer8_out_V_data_52_V)

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="792" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:596  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4888, i32 0, i32 0, [1 x i8]* @p_str4889, [1 x i8]* @p_str4890, [1 x i8]* @p_str4891, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4892, [1 x i8]* @p_str4893)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="793" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:598  %empty_324 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_53_NF_OC_V_str, i32 1, [1 x i8]* @p_str4894, [1 x i8]* @p_str4894, i32 3, i32 3, i16* %layer8_out_V_data_53_V, i16* %layer8_out_V_data_53_V)

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="794" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:599  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4895, i32 0, i32 0, [1 x i8]* @p_str4896, [1 x i8]* @p_str4897, [1 x i8]* @p_str4898, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4899, [1 x i8]* @p_str4900)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="795" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:601  %empty_325 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_54_NF_OC_V_str, i32 1, [1 x i8]* @p_str4901, [1 x i8]* @p_str4901, i32 3, i32 3, i16* %layer8_out_V_data_54_V, i16* %layer8_out_V_data_54_V)

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="796" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:602  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4902, i32 0, i32 0, [1 x i8]* @p_str4903, [1 x i8]* @p_str4904, [1 x i8]* @p_str4905, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4906, [1 x i8]* @p_str4907)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="797" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:604  %empty_326 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_55_NF_OC_V_str, i32 1, [1 x i8]* @p_str4908, [1 x i8]* @p_str4908, i32 3, i32 3, i16* %layer8_out_V_data_55_V, i16* %layer8_out_V_data_55_V)

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="798" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:605  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4909, i32 0, i32 0, [1 x i8]* @p_str4910, [1 x i8]* @p_str4911, [1 x i8]* @p_str4912, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4913, [1 x i8]* @p_str4914)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="799" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:607  %empty_327 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_56_NF_OC_V_str, i32 1, [1 x i8]* @p_str4915, [1 x i8]* @p_str4915, i32 3, i32 3, i16* %layer8_out_V_data_56_V, i16* %layer8_out_V_data_56_V)

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="800" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:608  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4916, i32 0, i32 0, [1 x i8]* @p_str4917, [1 x i8]* @p_str4918, [1 x i8]* @p_str4919, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4920, [1 x i8]* @p_str4921)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="801" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:610  %empty_328 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_57_NF_OC_V_str, i32 1, [1 x i8]* @p_str4922, [1 x i8]* @p_str4922, i32 3, i32 3, i16* %layer8_out_V_data_57_V, i16* %layer8_out_V_data_57_V)

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="802" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:611  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4923, i32 0, i32 0, [1 x i8]* @p_str4924, [1 x i8]* @p_str4925, [1 x i8]* @p_str4926, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4927, [1 x i8]* @p_str4928)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="803" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:613  %empty_329 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_58_NF_OC_V_str, i32 1, [1 x i8]* @p_str4929, [1 x i8]* @p_str4929, i32 3, i32 3, i16* %layer8_out_V_data_58_V, i16* %layer8_out_V_data_58_V)

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="804" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:614  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4930, i32 0, i32 0, [1 x i8]* @p_str4931, [1 x i8]* @p_str4932, [1 x i8]* @p_str4933, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4934, [1 x i8]* @p_str4935)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="805" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:616  %empty_330 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_59_NF_OC_V_str, i32 1, [1 x i8]* @p_str4936, [1 x i8]* @p_str4936, i32 3, i32 3, i16* %layer8_out_V_data_59_V, i16* %layer8_out_V_data_59_V)

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="806" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:617  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4937, i32 0, i32 0, [1 x i8]* @p_str4938, [1 x i8]* @p_str4939, [1 x i8]* @p_str4940, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4941, [1 x i8]* @p_str4942)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="807" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:619  %empty_331 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_60_NF_OC_V_str, i32 1, [1 x i8]* @p_str4943, [1 x i8]* @p_str4943, i32 3, i32 3, i16* %layer8_out_V_data_60_V, i16* %layer8_out_V_data_60_V)

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="808" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:620  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4944, i32 0, i32 0, [1 x i8]* @p_str4945, [1 x i8]* @p_str4946, [1 x i8]* @p_str4947, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4948, [1 x i8]* @p_str4949)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="809" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:622  %empty_332 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_61_NF_OC_V_str, i32 1, [1 x i8]* @p_str4950, [1 x i8]* @p_str4950, i32 3, i32 3, i16* %layer8_out_V_data_61_V, i16* %layer8_out_V_data_61_V)

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="810" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:623  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4951, i32 0, i32 0, [1 x i8]* @p_str4952, [1 x i8]* @p_str4953, [1 x i8]* @p_str4954, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4955, [1 x i8]* @p_str4956)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="811" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:625  %empty_333 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_62_NF_OC_V_str, i32 1, [1 x i8]* @p_str4957, [1 x i8]* @p_str4957, i32 3, i32 3, i16* %layer8_out_V_data_62_V, i16* %layer8_out_V_data_62_V)

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="812" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:626  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4958, i32 0, i32 0, [1 x i8]* @p_str4959, [1 x i8]* @p_str4960, [1 x i8]* @p_str4961, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4962, [1 x i8]* @p_str4963)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="813" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:628  %empty_334 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_63_NF_OC_V_str, i32 1, [1 x i8]* @p_str4964, [1 x i8]* @p_str4964, i32 3, i32 3, i16* %layer8_out_V_data_63_V, i16* %layer8_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="814" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:629  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4965, i32 0, i32 0, [1 x i8]* @p_str4966, [1 x i8]* @p_str4967, [1 x i8]* @p_str4968, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4969, [1 x i8]* @p_str4970)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="815" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:631  %empty_335 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str4971, [1 x i8]* @p_str4971, i32 3, i32 3, i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="816" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:632  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4972, i32 0, i32 0, [1 x i8]* @p_str4973, [1 x i8]* @p_str4974, [1 x i8]* @p_str4975, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4976, [1 x i8]* @p_str4977)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="817" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:634  %empty_336 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str4978, [1 x i8]* @p_str4978, i32 3, i32 3, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="818" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:635  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4979, i32 0, i32 0, [1 x i8]* @p_str4980, [1 x i8]* @p_str4981, [1 x i8]* @p_str4982, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4983, [1 x i8]* @p_str4984)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="819" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:637  %empty_337 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str4985, [1 x i8]* @p_str4985, i32 3, i32 3, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="820" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:638  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4986, i32 0, i32 0, [1 x i8]* @p_str4987, [1 x i8]* @p_str4988, [1 x i8]* @p_str4989, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4990, [1 x i8]* @p_str4991)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="821" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:640  %empty_338 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str4992, [1 x i8]* @p_str4992, i32 3, i32 3, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="822" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:641  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4993, i32 0, i32 0, [1 x i8]* @p_str4994, [1 x i8]* @p_str4995, [1 x i8]* @p_str4996, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4997, [1 x i8]* @p_str4998)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="823" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:643  %empty_339 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str4999, [1 x i8]* @p_str4999, i32 3, i32 3, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="824" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:644  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5000, i32 0, i32 0, [1 x i8]* @p_str5001, [1 x i8]* @p_str5002, [1 x i8]* @p_str5003, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5004, [1 x i8]* @p_str5005)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="825" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:646  %empty_340 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str5006, [1 x i8]* @p_str5006, i32 3, i32 3, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="826" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:647  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5007, i32 0, i32 0, [1 x i8]* @p_str5008, [1 x i8]* @p_str5009, [1 x i8]* @p_str5010, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5011, [1 x i8]* @p_str5012)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="827" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:649  %empty_341 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str5013, [1 x i8]* @p_str5013, i32 3, i32 3, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="828" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:650  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5014, i32 0, i32 0, [1 x i8]* @p_str5015, [1 x i8]* @p_str5016, [1 x i8]* @p_str5017, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5018, [1 x i8]* @p_str5019)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="829" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:652  %empty_342 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str5020, [1 x i8]* @p_str5020, i32 3, i32 3, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="830" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:653  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5021, i32 0, i32 0, [1 x i8]* @p_str5022, [1 x i8]* @p_str5023, [1 x i8]* @p_str5024, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5025, [1 x i8]* @p_str5026)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="831" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:655  %empty_343 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str5027, [1 x i8]* @p_str5027, i32 3, i32 3, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="832" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:656  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5028, i32 0, i32 0, [1 x i8]* @p_str5029, [1 x i8]* @p_str5030, [1 x i8]* @p_str5031, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5032, [1 x i8]* @p_str5033)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="833" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:658  %empty_344 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str5034, [1 x i8]* @p_str5034, i32 3, i32 3, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="834" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:659  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5035, i32 0, i32 0, [1 x i8]* @p_str5036, [1 x i8]* @p_str5037, [1 x i8]* @p_str5038, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5039, [1 x i8]* @p_str5040)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="835" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:661  %empty_345 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str5041, [1 x i8]* @p_str5041, i32 3, i32 3, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="836" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:662  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5042, i32 0, i32 0, [1 x i8]* @p_str5043, [1 x i8]* @p_str5044, [1 x i8]* @p_str5045, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5046, [1 x i8]* @p_str5047)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="837" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:664  %empty_346 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str5048, [1 x i8]* @p_str5048, i32 3, i32 3, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="838" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:665  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5049, i32 0, i32 0, [1 x i8]* @p_str5050, [1 x i8]* @p_str5051, [1 x i8]* @p_str5052, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5053, [1 x i8]* @p_str5054)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="839" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:667  %empty_347 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str5055, [1 x i8]* @p_str5055, i32 3, i32 3, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="840" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:668  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5056, i32 0, i32 0, [1 x i8]* @p_str5057, [1 x i8]* @p_str5058, [1 x i8]* @p_str5059, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5060, [1 x i8]* @p_str5061)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="841" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:670  %empty_348 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str5062, [1 x i8]* @p_str5062, i32 3, i32 3, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="842" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:671  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5063, i32 0, i32 0, [1 x i8]* @p_str5064, [1 x i8]* @p_str5065, [1 x i8]* @p_str5066, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5067, [1 x i8]* @p_str5068)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="843" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:673  %empty_349 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str5069, [1 x i8]* @p_str5069, i32 3, i32 3, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="844" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:674  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5070, i32 0, i32 0, [1 x i8]* @p_str5071, [1 x i8]* @p_str5072, [1 x i8]* @p_str5073, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5074, [1 x i8]* @p_str5075)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="845" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:676  %empty_350 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str5076, [1 x i8]* @p_str5076, i32 3, i32 3, i16* %layer9_out_V_data_15_V, i16* %layer9_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="846" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:677  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5077, i32 0, i32 0, [1 x i8]* @p_str5078, [1 x i8]* @p_str5079, [1 x i8]* @p_str5080, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5081, [1 x i8]* @p_str5082)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="847" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:679  %empty_351 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str5083, [1 x i8]* @p_str5083, i32 3, i32 3, i16* %layer9_out_V_data_16_V, i16* %layer9_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="848" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:680  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5084, i32 0, i32 0, [1 x i8]* @p_str5085, [1 x i8]* @p_str5086, [1 x i8]* @p_str5087, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5088, [1 x i8]* @p_str5089)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="849" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:682  %empty_352 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str5090, [1 x i8]* @p_str5090, i32 3, i32 3, i16* %layer9_out_V_data_17_V, i16* %layer9_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="850" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:683  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5091, i32 0, i32 0, [1 x i8]* @p_str5092, [1 x i8]* @p_str5093, [1 x i8]* @p_str5094, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5095, [1 x i8]* @p_str5096)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="851" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:685  %empty_353 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str5097, [1 x i8]* @p_str5097, i32 3, i32 3, i16* %layer9_out_V_data_18_V, i16* %layer9_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="852" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:686  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5098, i32 0, i32 0, [1 x i8]* @p_str5099, [1 x i8]* @p_str5100, [1 x i8]* @p_str5101, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5102, [1 x i8]* @p_str5103)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="853" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:688  %empty_354 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str5104, [1 x i8]* @p_str5104, i32 3, i32 3, i16* %layer9_out_V_data_19_V, i16* %layer9_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="854" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:689  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5105, i32 0, i32 0, [1 x i8]* @p_str5106, [1 x i8]* @p_str5107, [1 x i8]* @p_str5108, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5109, [1 x i8]* @p_str5110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="855" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:691  %empty_355 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str5111, [1 x i8]* @p_str5111, i32 3, i32 3, i16* %layer9_out_V_data_20_V, i16* %layer9_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="856" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:692  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5112, i32 0, i32 0, [1 x i8]* @p_str5113, [1 x i8]* @p_str5114, [1 x i8]* @p_str5115, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5116, [1 x i8]* @p_str5117)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="857" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:694  %empty_356 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str5118, [1 x i8]* @p_str5118, i32 3, i32 3, i16* %layer9_out_V_data_21_V, i16* %layer9_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="858" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:695  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5119, i32 0, i32 0, [1 x i8]* @p_str5120, [1 x i8]* @p_str5121, [1 x i8]* @p_str5122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5123, [1 x i8]* @p_str5124)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="859" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:697  %empty_357 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str5125, [1 x i8]* @p_str5125, i32 3, i32 3, i16* %layer9_out_V_data_22_V, i16* %layer9_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="860" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:698  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5126, i32 0, i32 0, [1 x i8]* @p_str5127, [1 x i8]* @p_str5128, [1 x i8]* @p_str5129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5130, [1 x i8]* @p_str5131)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="861" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:700  %empty_358 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str5132, [1 x i8]* @p_str5132, i32 3, i32 3, i16* %layer9_out_V_data_23_V, i16* %layer9_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="862" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:701  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5133, i32 0, i32 0, [1 x i8]* @p_str5134, [1 x i8]* @p_str5135, [1 x i8]* @p_str5136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5137, [1 x i8]* @p_str5138)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="863" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:703  %empty_359 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str5139, [1 x i8]* @p_str5139, i32 3, i32 3, i16* %layer9_out_V_data_24_V, i16* %layer9_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="864" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:704  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5140, i32 0, i32 0, [1 x i8]* @p_str5141, [1 x i8]* @p_str5142, [1 x i8]* @p_str5143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5144, [1 x i8]* @p_str5145)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="865" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:706  %empty_360 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str5146, [1 x i8]* @p_str5146, i32 3, i32 3, i16* %layer9_out_V_data_25_V, i16* %layer9_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="866" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:707  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5147, i32 0, i32 0, [1 x i8]* @p_str5148, [1 x i8]* @p_str5149, [1 x i8]* @p_str5150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5151, [1 x i8]* @p_str5152)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="867" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:709  %empty_361 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str5153, [1 x i8]* @p_str5153, i32 3, i32 3, i16* %layer9_out_V_data_26_V, i16* %layer9_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="868" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:710  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5154, i32 0, i32 0, [1 x i8]* @p_str5155, [1 x i8]* @p_str5156, [1 x i8]* @p_str5157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5158, [1 x i8]* @p_str5159)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="869" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:712  %empty_362 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str5160, [1 x i8]* @p_str5160, i32 3, i32 3, i16* %layer9_out_V_data_27_V, i16* %layer9_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="870" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:713  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5161, i32 0, i32 0, [1 x i8]* @p_str5162, [1 x i8]* @p_str5163, [1 x i8]* @p_str5164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5165, [1 x i8]* @p_str5166)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="871" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:715  %empty_363 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str5167, [1 x i8]* @p_str5167, i32 3, i32 3, i16* %layer9_out_V_data_28_V, i16* %layer9_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="872" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:716  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5168, i32 0, i32 0, [1 x i8]* @p_str5169, [1 x i8]* @p_str5170, [1 x i8]* @p_str5171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5172, [1 x i8]* @p_str5173)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="873" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:718  %empty_364 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str5174, [1 x i8]* @p_str5174, i32 3, i32 3, i16* %layer9_out_V_data_29_V, i16* %layer9_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="874" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:719  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5175, i32 0, i32 0, [1 x i8]* @p_str5176, [1 x i8]* @p_str5177, [1 x i8]* @p_str5178, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5179, [1 x i8]* @p_str5180)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="875" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:721  %empty_365 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str5181, [1 x i8]* @p_str5181, i32 3, i32 3, i16* %layer9_out_V_data_30_V, i16* %layer9_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="876" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:722  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5182, i32 0, i32 0, [1 x i8]* @p_str5183, [1 x i8]* @p_str5184, [1 x i8]* @p_str5185, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5186, [1 x i8]* @p_str5187)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="877" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:724  %empty_366 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str5188, [1 x i8]* @p_str5188, i32 3, i32 3, i16* %layer9_out_V_data_31_V, i16* %layer9_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="878" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:725  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5189, i32 0, i32 0, [1 x i8]* @p_str5190, [1 x i8]* @p_str5191, [1 x i8]* @p_str5192, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5193, [1 x i8]* @p_str5194)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="879" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:727  %empty_367 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_32_NF_OC_V_str, i32 1, [1 x i8]* @p_str5195, [1 x i8]* @p_str5195, i32 3, i32 3, i16* %layer9_out_V_data_32_V, i16* %layer9_out_V_data_32_V)

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="880" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:728  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5196, i32 0, i32 0, [1 x i8]* @p_str5197, [1 x i8]* @p_str5198, [1 x i8]* @p_str5199, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5200, [1 x i8]* @p_str5201)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="881" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:730  %empty_368 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_33_NF_OC_V_str, i32 1, [1 x i8]* @p_str5202, [1 x i8]* @p_str5202, i32 3, i32 3, i16* %layer9_out_V_data_33_V, i16* %layer9_out_V_data_33_V)

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="882" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:731  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5203, i32 0, i32 0, [1 x i8]* @p_str5204, [1 x i8]* @p_str5205, [1 x i8]* @p_str5206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5207, [1 x i8]* @p_str5208)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="883" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:733  %empty_369 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_34_NF_OC_V_str, i32 1, [1 x i8]* @p_str5209, [1 x i8]* @p_str5209, i32 3, i32 3, i16* %layer9_out_V_data_34_V, i16* %layer9_out_V_data_34_V)

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="884" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:734  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5210, i32 0, i32 0, [1 x i8]* @p_str5211, [1 x i8]* @p_str5212, [1 x i8]* @p_str5213, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5214, [1 x i8]* @p_str5215)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="885" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:736  %empty_370 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_35_NF_OC_V_str, i32 1, [1 x i8]* @p_str5216, [1 x i8]* @p_str5216, i32 3, i32 3, i16* %layer9_out_V_data_35_V, i16* %layer9_out_V_data_35_V)

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="886" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:737  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5217, i32 0, i32 0, [1 x i8]* @p_str5218, [1 x i8]* @p_str5219, [1 x i8]* @p_str5220, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5221, [1 x i8]* @p_str5222)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="887" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:739  %empty_371 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_36_NF_OC_V_str, i32 1, [1 x i8]* @p_str5223, [1 x i8]* @p_str5223, i32 3, i32 3, i16* %layer9_out_V_data_36_V, i16* %layer9_out_V_data_36_V)

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="888" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:740  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5224, i32 0, i32 0, [1 x i8]* @p_str5225, [1 x i8]* @p_str5226, [1 x i8]* @p_str5227, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5228, [1 x i8]* @p_str5229)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="889" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:742  %empty_372 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_37_NF_OC_V_str, i32 1, [1 x i8]* @p_str5230, [1 x i8]* @p_str5230, i32 3, i32 3, i16* %layer9_out_V_data_37_V, i16* %layer9_out_V_data_37_V)

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="890" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:743  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5231, i32 0, i32 0, [1 x i8]* @p_str5232, [1 x i8]* @p_str5233, [1 x i8]* @p_str5234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5235, [1 x i8]* @p_str5236)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="891" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:745  %empty_373 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_38_NF_OC_V_str, i32 1, [1 x i8]* @p_str5237, [1 x i8]* @p_str5237, i32 3, i32 3, i16* %layer9_out_V_data_38_V, i16* %layer9_out_V_data_38_V)

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="892" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:746  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5238, i32 0, i32 0, [1 x i8]* @p_str5239, [1 x i8]* @p_str5240, [1 x i8]* @p_str5241, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5242, [1 x i8]* @p_str5243)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="893" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:748  %empty_374 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_39_NF_OC_V_str, i32 1, [1 x i8]* @p_str5244, [1 x i8]* @p_str5244, i32 3, i32 3, i16* %layer9_out_V_data_39_V, i16* %layer9_out_V_data_39_V)

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="894" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:749  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5245, i32 0, i32 0, [1 x i8]* @p_str5246, [1 x i8]* @p_str5247, [1 x i8]* @p_str5248, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5249, [1 x i8]* @p_str5250)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="895" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:751  %empty_375 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_40_NF_OC_V_str, i32 1, [1 x i8]* @p_str5251, [1 x i8]* @p_str5251, i32 3, i32 3, i16* %layer9_out_V_data_40_V, i16* %layer9_out_V_data_40_V)

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="896" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:752  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5252, i32 0, i32 0, [1 x i8]* @p_str5253, [1 x i8]* @p_str5254, [1 x i8]* @p_str5255, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5256, [1 x i8]* @p_str5257)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="897" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:754  %empty_376 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_41_NF_OC_V_str, i32 1, [1 x i8]* @p_str5258, [1 x i8]* @p_str5258, i32 3, i32 3, i16* %layer9_out_V_data_41_V, i16* %layer9_out_V_data_41_V)

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="898" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:755  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5259, i32 0, i32 0, [1 x i8]* @p_str5260, [1 x i8]* @p_str5261, [1 x i8]* @p_str5262, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5263, [1 x i8]* @p_str5264)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="899" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:757  %empty_377 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_42_NF_OC_V_str, i32 1, [1 x i8]* @p_str5265, [1 x i8]* @p_str5265, i32 3, i32 3, i16* %layer9_out_V_data_42_V, i16* %layer9_out_V_data_42_V)

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="900" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:758  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5266, i32 0, i32 0, [1 x i8]* @p_str5267, [1 x i8]* @p_str5268, [1 x i8]* @p_str5269, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5270, [1 x i8]* @p_str5271)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="901" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:760  %empty_378 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_43_NF_OC_V_str, i32 1, [1 x i8]* @p_str5272, [1 x i8]* @p_str5272, i32 3, i32 3, i16* %layer9_out_V_data_43_V, i16* %layer9_out_V_data_43_V)

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="902" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:761  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5273, i32 0, i32 0, [1 x i8]* @p_str5274, [1 x i8]* @p_str5275, [1 x i8]* @p_str5276, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5277, [1 x i8]* @p_str5278)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="903" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:763  %empty_379 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_44_NF_OC_V_str, i32 1, [1 x i8]* @p_str5279, [1 x i8]* @p_str5279, i32 3, i32 3, i16* %layer9_out_V_data_44_V, i16* %layer9_out_V_data_44_V)

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="904" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:764  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5280, i32 0, i32 0, [1 x i8]* @p_str5281, [1 x i8]* @p_str5282, [1 x i8]* @p_str5283, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5284, [1 x i8]* @p_str5285)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="905" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:766  %empty_380 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_45_NF_OC_V_str, i32 1, [1 x i8]* @p_str5286, [1 x i8]* @p_str5286, i32 3, i32 3, i16* %layer9_out_V_data_45_V, i16* %layer9_out_V_data_45_V)

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="906" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:767  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5287, i32 0, i32 0, [1 x i8]* @p_str5288, [1 x i8]* @p_str5289, [1 x i8]* @p_str5290, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5291, [1 x i8]* @p_str5292)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="907" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:769  %empty_381 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_46_NF_OC_V_str, i32 1, [1 x i8]* @p_str5293, [1 x i8]* @p_str5293, i32 3, i32 3, i16* %layer9_out_V_data_46_V, i16* %layer9_out_V_data_46_V)

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="908" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:770  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5294, i32 0, i32 0, [1 x i8]* @p_str5295, [1 x i8]* @p_str5296, [1 x i8]* @p_str5297, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5298, [1 x i8]* @p_str5299)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="909" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:772  %empty_382 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_47_NF_OC_V_str, i32 1, [1 x i8]* @p_str5300, [1 x i8]* @p_str5300, i32 3, i32 3, i16* %layer9_out_V_data_47_V, i16* %layer9_out_V_data_47_V)

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="910" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:773  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5301, i32 0, i32 0, [1 x i8]* @p_str5302, [1 x i8]* @p_str5303, [1 x i8]* @p_str5304, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5305, [1 x i8]* @p_str5306)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="911" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:775  %empty_383 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_48_NF_OC_V_str, i32 1, [1 x i8]* @p_str5307, [1 x i8]* @p_str5307, i32 3, i32 3, i16* %layer9_out_V_data_48_V, i16* %layer9_out_V_data_48_V)

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="912" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:776  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5308, i32 0, i32 0, [1 x i8]* @p_str5309, [1 x i8]* @p_str5310, [1 x i8]* @p_str5311, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5312, [1 x i8]* @p_str5313)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="913" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:778  %empty_384 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_49_NF_OC_V_str, i32 1, [1 x i8]* @p_str5314, [1 x i8]* @p_str5314, i32 3, i32 3, i16* %layer9_out_V_data_49_V, i16* %layer9_out_V_data_49_V)

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="914" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:779  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5315, i32 0, i32 0, [1 x i8]* @p_str5316, [1 x i8]* @p_str5317, [1 x i8]* @p_str5318, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5319, [1 x i8]* @p_str5320)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="915" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:781  %empty_385 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_50_NF_OC_V_str, i32 1, [1 x i8]* @p_str5321, [1 x i8]* @p_str5321, i32 3, i32 3, i16* %layer9_out_V_data_50_V, i16* %layer9_out_V_data_50_V)

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="916" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:782  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5322, i32 0, i32 0, [1 x i8]* @p_str5323, [1 x i8]* @p_str5324, [1 x i8]* @p_str5325, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5326, [1 x i8]* @p_str5327)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="917" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:784  %empty_386 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_51_NF_OC_V_str, i32 1, [1 x i8]* @p_str5328, [1 x i8]* @p_str5328, i32 3, i32 3, i16* %layer9_out_V_data_51_V, i16* %layer9_out_V_data_51_V)

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="918" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:785  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5329, i32 0, i32 0, [1 x i8]* @p_str5330, [1 x i8]* @p_str5331, [1 x i8]* @p_str5332, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5333, [1 x i8]* @p_str5334)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="919" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:787  %empty_387 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_52_NF_OC_V_str, i32 1, [1 x i8]* @p_str5335, [1 x i8]* @p_str5335, i32 3, i32 3, i16* %layer9_out_V_data_52_V, i16* %layer9_out_V_data_52_V)

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="920" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:788  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5336, i32 0, i32 0, [1 x i8]* @p_str5337, [1 x i8]* @p_str5338, [1 x i8]* @p_str5339, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5340, [1 x i8]* @p_str5341)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="921" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:790  %empty_388 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_53_NF_OC_V_str, i32 1, [1 x i8]* @p_str5342, [1 x i8]* @p_str5342, i32 3, i32 3, i16* %layer9_out_V_data_53_V, i16* %layer9_out_V_data_53_V)

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="922" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:791  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5343, i32 0, i32 0, [1 x i8]* @p_str5344, [1 x i8]* @p_str5345, [1 x i8]* @p_str5346, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5347, [1 x i8]* @p_str5348)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="923" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:793  %empty_389 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_54_NF_OC_V_str, i32 1, [1 x i8]* @p_str5349, [1 x i8]* @p_str5349, i32 3, i32 3, i16* %layer9_out_V_data_54_V, i16* %layer9_out_V_data_54_V)

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="924" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:794  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5350, i32 0, i32 0, [1 x i8]* @p_str5351, [1 x i8]* @p_str5352, [1 x i8]* @p_str5353, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5354, [1 x i8]* @p_str5355)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="925" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:796  %empty_390 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_55_NF_OC_V_str, i32 1, [1 x i8]* @p_str5356, [1 x i8]* @p_str5356, i32 3, i32 3, i16* %layer9_out_V_data_55_V, i16* %layer9_out_V_data_55_V)

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="926" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:797  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5357, i32 0, i32 0, [1 x i8]* @p_str5358, [1 x i8]* @p_str5359, [1 x i8]* @p_str5360, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5361, [1 x i8]* @p_str5362)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="927" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:799  %empty_391 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_56_NF_OC_V_str, i32 1, [1 x i8]* @p_str5363, [1 x i8]* @p_str5363, i32 3, i32 3, i16* %layer9_out_V_data_56_V, i16* %layer9_out_V_data_56_V)

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="928" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:800  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5364, i32 0, i32 0, [1 x i8]* @p_str5365, [1 x i8]* @p_str5366, [1 x i8]* @p_str5367, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5368, [1 x i8]* @p_str5369)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="929" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:802  %empty_392 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_57_NF_OC_V_str, i32 1, [1 x i8]* @p_str5370, [1 x i8]* @p_str5370, i32 3, i32 3, i16* %layer9_out_V_data_57_V, i16* %layer9_out_V_data_57_V)

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="930" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:803  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5371, i32 0, i32 0, [1 x i8]* @p_str5372, [1 x i8]* @p_str5373, [1 x i8]* @p_str5374, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5375, [1 x i8]* @p_str5376)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="931" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:805  %empty_393 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_58_NF_OC_V_str, i32 1, [1 x i8]* @p_str5377, [1 x i8]* @p_str5377, i32 3, i32 3, i16* %layer9_out_V_data_58_V, i16* %layer9_out_V_data_58_V)

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="932" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:806  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5378, i32 0, i32 0, [1 x i8]* @p_str5379, [1 x i8]* @p_str5380, [1 x i8]* @p_str5381, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5382, [1 x i8]* @p_str5383)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="933" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:808  %empty_394 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_59_NF_OC_V_str, i32 1, [1 x i8]* @p_str5384, [1 x i8]* @p_str5384, i32 3, i32 3, i16* %layer9_out_V_data_59_V, i16* %layer9_out_V_data_59_V)

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="934" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:809  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5385, i32 0, i32 0, [1 x i8]* @p_str5386, [1 x i8]* @p_str5387, [1 x i8]* @p_str5388, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5389, [1 x i8]* @p_str5390)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="935" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:811  %empty_395 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_60_NF_OC_V_str, i32 1, [1 x i8]* @p_str5391, [1 x i8]* @p_str5391, i32 3, i32 3, i16* %layer9_out_V_data_60_V, i16* %layer9_out_V_data_60_V)

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="936" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:812  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5392, i32 0, i32 0, [1 x i8]* @p_str5393, [1 x i8]* @p_str5394, [1 x i8]* @p_str5395, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5396, [1 x i8]* @p_str5397)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="937" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:814  %empty_396 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_61_NF_OC_V_str, i32 1, [1 x i8]* @p_str5398, [1 x i8]* @p_str5398, i32 3, i32 3, i16* %layer9_out_V_data_61_V, i16* %layer9_out_V_data_61_V)

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="938" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:815  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5399, i32 0, i32 0, [1 x i8]* @p_str5400, [1 x i8]* @p_str5401, [1 x i8]* @p_str5402, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5403, [1 x i8]* @p_str5404)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="939" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:817  %empty_397 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_62_NF_OC_V_str, i32 1, [1 x i8]* @p_str5405, [1 x i8]* @p_str5405, i32 3, i32 3, i16* %layer9_out_V_data_62_V, i16* %layer9_out_V_data_62_V)

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="940" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:818  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5406, i32 0, i32 0, [1 x i8]* @p_str5407, [1 x i8]* @p_str5408, [1 x i8]* @p_str5409, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5410, [1 x i8]* @p_str5411)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="941" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:820  %empty_398 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer9_out_OC_V_OC_data_LF_63_NF_OC_V_str, i32 1, [1 x i8]* @p_str5412, [1 x i8]* @p_str5412, i32 3, i32 3, i16* %layer9_out_V_data_63_V, i16* %layer9_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="942" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:821  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5413, i32 0, i32 0, [1 x i8]* @p_str5414, [1 x i8]* @p_str5415, [1 x i8]* @p_str5416, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5417, [1 x i8]* @p_str5418)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="943" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:823  %empty_399 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str5419, [1 x i8]* @p_str5419, i32 1, i32 1, i16* %layer10_out_V_data_0_V, i16* %layer10_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="944" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:824  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5420, i32 0, i32 0, [1 x i8]* @p_str5421, [1 x i8]* @p_str5422, [1 x i8]* @p_str5423, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5424, [1 x i8]* @p_str5425)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="945" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:826  %empty_400 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str5426, [1 x i8]* @p_str5426, i32 1, i32 1, i16* %layer10_out_V_data_1_V, i16* %layer10_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="946" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:827  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5427, i32 0, i32 0, [1 x i8]* @p_str5428, [1 x i8]* @p_str5429, [1 x i8]* @p_str5430, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5431, [1 x i8]* @p_str5432)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="947" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:829  %empty_401 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str5433, [1 x i8]* @p_str5433, i32 1, i32 1, i16* %layer10_out_V_data_2_V, i16* %layer10_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="948" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:830  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5434, i32 0, i32 0, [1 x i8]* @p_str5435, [1 x i8]* @p_str5436, [1 x i8]* @p_str5437, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5438, [1 x i8]* @p_str5439)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="949" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:832  %empty_402 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str5440, [1 x i8]* @p_str5440, i32 1, i32 1, i16* %layer10_out_V_data_3_V, i16* %layer10_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="950" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:833  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5441, i32 0, i32 0, [1 x i8]* @p_str5442, [1 x i8]* @p_str5443, [1 x i8]* @p_str5444, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5445, [1 x i8]* @p_str5446)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="951" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:835  %empty_403 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str5447, [1 x i8]* @p_str5447, i32 1, i32 1, i16* %layer10_out_V_data_4_V, i16* %layer10_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="952" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:836  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5448, i32 0, i32 0, [1 x i8]* @p_str5449, [1 x i8]* @p_str5450, [1 x i8]* @p_str5451, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5452, [1 x i8]* @p_str5453)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="953" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:838  %empty_404 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str5454, [1 x i8]* @p_str5454, i32 1, i32 1, i16* %layer10_out_V_data_5_V, i16* %layer10_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="954" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:839  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5455, i32 0, i32 0, [1 x i8]* @p_str5456, [1 x i8]* @p_str5457, [1 x i8]* @p_str5458, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5459, [1 x i8]* @p_str5460)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="955" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:841  %empty_405 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str5461, [1 x i8]* @p_str5461, i32 1, i32 1, i16* %layer10_out_V_data_6_V, i16* %layer10_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="956" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:842  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5462, i32 0, i32 0, [1 x i8]* @p_str5463, [1 x i8]* @p_str5464, [1 x i8]* @p_str5465, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5466, [1 x i8]* @p_str5467)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="957" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:844  %empty_406 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str5468, [1 x i8]* @p_str5468, i32 1, i32 1, i16* %layer10_out_V_data_7_V, i16* %layer10_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="958" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:845  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5469, i32 0, i32 0, [1 x i8]* @p_str5470, [1 x i8]* @p_str5471, [1 x i8]* @p_str5472, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5473, [1 x i8]* @p_str5474)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="959" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:847  %empty_407 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str5475, [1 x i8]* @p_str5475, i32 1, i32 1, i16* %layer10_out_V_data_8_V, i16* %layer10_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="960" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:848  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5476, i32 0, i32 0, [1 x i8]* @p_str5477, [1 x i8]* @p_str5478, [1 x i8]* @p_str5479, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5480, [1 x i8]* @p_str5481)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="961" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:850  %empty_408 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str5482, [1 x i8]* @p_str5482, i32 1, i32 1, i16* %layer10_out_V_data_9_V, i16* %layer10_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="962" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:851  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5483, i32 0, i32 0, [1 x i8]* @p_str5484, [1 x i8]* @p_str5485, [1 x i8]* @p_str5486, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5487, [1 x i8]* @p_str5488)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="963" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:853  %empty_409 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str5489, [1 x i8]* @p_str5489, i32 1, i32 1, i16* %layer10_out_V_data_10_V, i16* %layer10_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="964" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:854  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5490, i32 0, i32 0, [1 x i8]* @p_str5491, [1 x i8]* @p_str5492, [1 x i8]* @p_str5493, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5494, [1 x i8]* @p_str5495)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="965" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:856  %empty_410 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str5496, [1 x i8]* @p_str5496, i32 1, i32 1, i16* %layer10_out_V_data_11_V, i16* %layer10_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="966" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:857  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5497, i32 0, i32 0, [1 x i8]* @p_str5498, [1 x i8]* @p_str5499, [1 x i8]* @p_str5500, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5501, [1 x i8]* @p_str5502)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="967" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:859  %empty_411 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str5503, [1 x i8]* @p_str5503, i32 1, i32 1, i16* %layer10_out_V_data_12_V, i16* %layer10_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="968" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:860  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5504, i32 0, i32 0, [1 x i8]* @p_str5505, [1 x i8]* @p_str5506, [1 x i8]* @p_str5507, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5508, [1 x i8]* @p_str5509)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="969" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:862  %empty_412 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str5510, [1 x i8]* @p_str5510, i32 1, i32 1, i16* %layer10_out_V_data_13_V, i16* %layer10_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="970" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:863  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5511, i32 0, i32 0, [1 x i8]* @p_str5512, [1 x i8]* @p_str5513, [1 x i8]* @p_str5514, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5515, [1 x i8]* @p_str5516)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="971" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:865  %empty_413 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str5517, [1 x i8]* @p_str5517, i32 1, i32 1, i16* %layer10_out_V_data_14_V, i16* %layer10_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="972" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:866  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5518, i32 0, i32 0, [1 x i8]* @p_str5519, [1 x i8]* @p_str5520, [1 x i8]* @p_str5521, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5522, [1 x i8]* @p_str5523)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="973" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:868  %empty_414 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str5524, [1 x i8]* @p_str5524, i32 1, i32 1, i16* %layer10_out_V_data_15_V, i16* %layer10_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="974" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:869  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5525, i32 0, i32 0, [1 x i8]* @p_str5526, [1 x i8]* @p_str5527, [1 x i8]* @p_str5528, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5529, [1 x i8]* @p_str5530)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="975" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:871  %empty_415 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str5531, [1 x i8]* @p_str5531, i32 1, i32 1, i16* %layer10_out_V_data_16_V, i16* %layer10_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="976" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:872  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5532, i32 0, i32 0, [1 x i8]* @p_str5533, [1 x i8]* @p_str5534, [1 x i8]* @p_str5535, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5536, [1 x i8]* @p_str5537)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="977" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:874  %empty_416 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str5538, [1 x i8]* @p_str5538, i32 1, i32 1, i16* %layer10_out_V_data_17_V, i16* %layer10_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="978" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:875  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5539, i32 0, i32 0, [1 x i8]* @p_str5540, [1 x i8]* @p_str5541, [1 x i8]* @p_str5542, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5543, [1 x i8]* @p_str5544)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="979" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:877  %empty_417 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str5545, [1 x i8]* @p_str5545, i32 1, i32 1, i16* %layer10_out_V_data_18_V, i16* %layer10_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="980" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:878  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5546, i32 0, i32 0, [1 x i8]* @p_str5547, [1 x i8]* @p_str5548, [1 x i8]* @p_str5549, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5550, [1 x i8]* @p_str5551)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="981" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:880  %empty_418 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str5552, [1 x i8]* @p_str5552, i32 1, i32 1, i16* %layer10_out_V_data_19_V, i16* %layer10_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="982" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:881  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5553, i32 0, i32 0, [1 x i8]* @p_str5554, [1 x i8]* @p_str5555, [1 x i8]* @p_str5556, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5557, [1 x i8]* @p_str5558)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="983" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:883  %empty_419 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str5559, [1 x i8]* @p_str5559, i32 1, i32 1, i16* %layer10_out_V_data_20_V, i16* %layer10_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="984" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:884  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5560, i32 0, i32 0, [1 x i8]* @p_str5561, [1 x i8]* @p_str5562, [1 x i8]* @p_str5563, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5564, [1 x i8]* @p_str5565)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="985" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:886  %empty_420 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str5566, [1 x i8]* @p_str5566, i32 1, i32 1, i16* %layer10_out_V_data_21_V, i16* %layer10_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="986" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:887  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5567, i32 0, i32 0, [1 x i8]* @p_str5568, [1 x i8]* @p_str5569, [1 x i8]* @p_str5570, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5571, [1 x i8]* @p_str5572)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="987" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:889  %empty_421 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str5573, [1 x i8]* @p_str5573, i32 1, i32 1, i16* %layer10_out_V_data_22_V, i16* %layer10_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>

<operation id="988" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:890  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5574, i32 0, i32 0, [1 x i8]* @p_str5575, [1 x i8]* @p_str5576, [1 x i8]* @p_str5577, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5578, [1 x i8]* @p_str5579)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="989" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:892  %empty_422 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str5580, [1 x i8]* @p_str5580, i32 1, i32 1, i16* %layer10_out_V_data_23_V, i16* %layer10_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="990" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:893  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5581, i32 0, i32 0, [1 x i8]* @p_str5582, [1 x i8]* @p_str5583, [1 x i8]* @p_str5584, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5585, [1 x i8]* @p_str5586)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="991" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:895  %empty_423 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str5587, [1 x i8]* @p_str5587, i32 1, i32 1, i16* %layer10_out_V_data_24_V, i16* %layer10_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="992" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:896  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5588, i32 0, i32 0, [1 x i8]* @p_str5589, [1 x i8]* @p_str5590, [1 x i8]* @p_str5591, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5592, [1 x i8]* @p_str5593)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="993" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:898  %empty_424 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str5594, [1 x i8]* @p_str5594, i32 1, i32 1, i16* %layer10_out_V_data_25_V, i16* %layer10_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="994" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:899  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5595, i32 0, i32 0, [1 x i8]* @p_str5596, [1 x i8]* @p_str5597, [1 x i8]* @p_str5598, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5599, [1 x i8]* @p_str5600)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="995" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:901  %empty_425 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str5601, [1 x i8]* @p_str5601, i32 1, i32 1, i16* %layer10_out_V_data_26_V, i16* %layer10_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="996" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:902  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5602, i32 0, i32 0, [1 x i8]* @p_str5603, [1 x i8]* @p_str5604, [1 x i8]* @p_str5605, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5606, [1 x i8]* @p_str5607)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="997" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:904  %empty_426 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str5608, [1 x i8]* @p_str5608, i32 1, i32 1, i16* %layer10_out_V_data_27_V, i16* %layer10_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_426"/></StgValue>
</operation>

<operation id="998" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:905  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5609, i32 0, i32 0, [1 x i8]* @p_str5610, [1 x i8]* @p_str5611, [1 x i8]* @p_str5612, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5613, [1 x i8]* @p_str5614)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="999" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:907  %empty_427 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str5615, [1 x i8]* @p_str5615, i32 1, i32 1, i16* %layer10_out_V_data_28_V, i16* %layer10_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_427"/></StgValue>
</operation>

<operation id="1000" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:908  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5616, i32 0, i32 0, [1 x i8]* @p_str5617, [1 x i8]* @p_str5618, [1 x i8]* @p_str5619, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5620, [1 x i8]* @p_str5621)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1001" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:910  %empty_428 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str5622, [1 x i8]* @p_str5622, i32 1, i32 1, i16* %layer10_out_V_data_29_V, i16* %layer10_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>

<operation id="1002" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:911  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5623, i32 0, i32 0, [1 x i8]* @p_str5624, [1 x i8]* @p_str5625, [1 x i8]* @p_str5626, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5627, [1 x i8]* @p_str5628)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1003" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:913  %empty_429 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str5629, [1 x i8]* @p_str5629, i32 1, i32 1, i16* %layer10_out_V_data_30_V, i16* %layer10_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_429"/></StgValue>
</operation>

<operation id="1004" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:914  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5630, i32 0, i32 0, [1 x i8]* @p_str5631, [1 x i8]* @p_str5632, [1 x i8]* @p_str5633, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5634, [1 x i8]* @p_str5635)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1005" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:916  %empty_430 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str5636, [1 x i8]* @p_str5636, i32 1, i32 1, i16* %layer10_out_V_data_31_V, i16* %layer10_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_430"/></StgValue>
</operation>

<operation id="1006" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:917  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5637, i32 0, i32 0, [1 x i8]* @p_str5638, [1 x i8]* @p_str5639, [1 x i8]* @p_str5640, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5641, [1 x i8]* @p_str5642)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1007" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:919  %empty_431 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_32_NF_OC_V_str, i32 1, [1 x i8]* @p_str5643, [1 x i8]* @p_str5643, i32 1, i32 1, i16* %layer10_out_V_data_32_V, i16* %layer10_out_V_data_32_V)

]]></Node>
<StgValue><ssdm name="empty_431"/></StgValue>
</operation>

<operation id="1008" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:920  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5644, i32 0, i32 0, [1 x i8]* @p_str5645, [1 x i8]* @p_str5646, [1 x i8]* @p_str5647, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5648, [1 x i8]* @p_str5649)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1009" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:922  %empty_432 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_33_NF_OC_V_str, i32 1, [1 x i8]* @p_str5650, [1 x i8]* @p_str5650, i32 1, i32 1, i16* %layer10_out_V_data_33_V, i16* %layer10_out_V_data_33_V)

]]></Node>
<StgValue><ssdm name="empty_432"/></StgValue>
</operation>

<operation id="1010" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:923  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5651, i32 0, i32 0, [1 x i8]* @p_str5652, [1 x i8]* @p_str5653, [1 x i8]* @p_str5654, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5655, [1 x i8]* @p_str5656)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1011" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:925  %empty_433 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_34_NF_OC_V_str, i32 1, [1 x i8]* @p_str5657, [1 x i8]* @p_str5657, i32 1, i32 1, i16* %layer10_out_V_data_34_V, i16* %layer10_out_V_data_34_V)

]]></Node>
<StgValue><ssdm name="empty_433"/></StgValue>
</operation>

<operation id="1012" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:926  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5658, i32 0, i32 0, [1 x i8]* @p_str5659, [1 x i8]* @p_str5660, [1 x i8]* @p_str5661, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5662, [1 x i8]* @p_str5663)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1013" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:928  %empty_434 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_35_NF_OC_V_str, i32 1, [1 x i8]* @p_str5664, [1 x i8]* @p_str5664, i32 1, i32 1, i16* %layer10_out_V_data_35_V, i16* %layer10_out_V_data_35_V)

]]></Node>
<StgValue><ssdm name="empty_434"/></StgValue>
</operation>

<operation id="1014" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:929  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5665, i32 0, i32 0, [1 x i8]* @p_str5666, [1 x i8]* @p_str5667, [1 x i8]* @p_str5668, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5669, [1 x i8]* @p_str5670)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1015" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:931  %empty_435 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_36_NF_OC_V_str, i32 1, [1 x i8]* @p_str5671, [1 x i8]* @p_str5671, i32 1, i32 1, i16* %layer10_out_V_data_36_V, i16* %layer10_out_V_data_36_V)

]]></Node>
<StgValue><ssdm name="empty_435"/></StgValue>
</operation>

<operation id="1016" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:932  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5672, i32 0, i32 0, [1 x i8]* @p_str5673, [1 x i8]* @p_str5674, [1 x i8]* @p_str5675, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5676, [1 x i8]* @p_str5677)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1017" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:934  %empty_436 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_37_NF_OC_V_str, i32 1, [1 x i8]* @p_str5678, [1 x i8]* @p_str5678, i32 1, i32 1, i16* %layer10_out_V_data_37_V, i16* %layer10_out_V_data_37_V)

]]></Node>
<StgValue><ssdm name="empty_436"/></StgValue>
</operation>

<operation id="1018" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:935  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5679, i32 0, i32 0, [1 x i8]* @p_str5680, [1 x i8]* @p_str5681, [1 x i8]* @p_str5682, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5683, [1 x i8]* @p_str5684)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1019" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:937  %empty_437 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_38_NF_OC_V_str, i32 1, [1 x i8]* @p_str5685, [1 x i8]* @p_str5685, i32 1, i32 1, i16* %layer10_out_V_data_38_V, i16* %layer10_out_V_data_38_V)

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="1020" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:938  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5686, i32 0, i32 0, [1 x i8]* @p_str5687, [1 x i8]* @p_str5688, [1 x i8]* @p_str5689, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5690, [1 x i8]* @p_str5691)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1021" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:940  %empty_438 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_39_NF_OC_V_str, i32 1, [1 x i8]* @p_str5692, [1 x i8]* @p_str5692, i32 1, i32 1, i16* %layer10_out_V_data_39_V, i16* %layer10_out_V_data_39_V)

]]></Node>
<StgValue><ssdm name="empty_438"/></StgValue>
</operation>

<operation id="1022" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:941  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5693, i32 0, i32 0, [1 x i8]* @p_str5694, [1 x i8]* @p_str5695, [1 x i8]* @p_str5696, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5697, [1 x i8]* @p_str5698)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1023" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:943  %empty_439 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_40_NF_OC_V_str, i32 1, [1 x i8]* @p_str5699, [1 x i8]* @p_str5699, i32 1, i32 1, i16* %layer10_out_V_data_40_V, i16* %layer10_out_V_data_40_V)

]]></Node>
<StgValue><ssdm name="empty_439"/></StgValue>
</operation>

<operation id="1024" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:944  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5700, i32 0, i32 0, [1 x i8]* @p_str5701, [1 x i8]* @p_str5702, [1 x i8]* @p_str5703, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5704, [1 x i8]* @p_str5705)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1025" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:946  %empty_440 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_41_NF_OC_V_str, i32 1, [1 x i8]* @p_str5706, [1 x i8]* @p_str5706, i32 1, i32 1, i16* %layer10_out_V_data_41_V, i16* %layer10_out_V_data_41_V)

]]></Node>
<StgValue><ssdm name="empty_440"/></StgValue>
</operation>

<operation id="1026" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:947  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5707, i32 0, i32 0, [1 x i8]* @p_str5708, [1 x i8]* @p_str5709, [1 x i8]* @p_str5710, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5711, [1 x i8]* @p_str5712)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1027" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:949  %empty_441 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_42_NF_OC_V_str, i32 1, [1 x i8]* @p_str5713, [1 x i8]* @p_str5713, i32 1, i32 1, i16* %layer10_out_V_data_42_V, i16* %layer10_out_V_data_42_V)

]]></Node>
<StgValue><ssdm name="empty_441"/></StgValue>
</operation>

<operation id="1028" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:950  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5714, i32 0, i32 0, [1 x i8]* @p_str5715, [1 x i8]* @p_str5716, [1 x i8]* @p_str5717, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5718, [1 x i8]* @p_str5719)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1029" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:952  %empty_442 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_43_NF_OC_V_str, i32 1, [1 x i8]* @p_str5720, [1 x i8]* @p_str5720, i32 1, i32 1, i16* %layer10_out_V_data_43_V, i16* %layer10_out_V_data_43_V)

]]></Node>
<StgValue><ssdm name="empty_442"/></StgValue>
</operation>

<operation id="1030" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:953  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5721, i32 0, i32 0, [1 x i8]* @p_str5722, [1 x i8]* @p_str5723, [1 x i8]* @p_str5724, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5725, [1 x i8]* @p_str5726)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1031" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:955  %empty_443 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_44_NF_OC_V_str, i32 1, [1 x i8]* @p_str5727, [1 x i8]* @p_str5727, i32 1, i32 1, i16* %layer10_out_V_data_44_V, i16* %layer10_out_V_data_44_V)

]]></Node>
<StgValue><ssdm name="empty_443"/></StgValue>
</operation>

<operation id="1032" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:956  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5728, i32 0, i32 0, [1 x i8]* @p_str5729, [1 x i8]* @p_str5730, [1 x i8]* @p_str5731, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5732, [1 x i8]* @p_str5733)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1033" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:958  %empty_444 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_45_NF_OC_V_str, i32 1, [1 x i8]* @p_str5734, [1 x i8]* @p_str5734, i32 1, i32 1, i16* %layer10_out_V_data_45_V, i16* %layer10_out_V_data_45_V)

]]></Node>
<StgValue><ssdm name="empty_444"/></StgValue>
</operation>

<operation id="1034" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:959  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5735, i32 0, i32 0, [1 x i8]* @p_str5736, [1 x i8]* @p_str5737, [1 x i8]* @p_str5738, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5739, [1 x i8]* @p_str5740)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1035" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:961  %empty_445 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_46_NF_OC_V_str, i32 1, [1 x i8]* @p_str5741, [1 x i8]* @p_str5741, i32 1, i32 1, i16* %layer10_out_V_data_46_V, i16* %layer10_out_V_data_46_V)

]]></Node>
<StgValue><ssdm name="empty_445"/></StgValue>
</operation>

<operation id="1036" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:962  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5742, i32 0, i32 0, [1 x i8]* @p_str5743, [1 x i8]* @p_str5744, [1 x i8]* @p_str5745, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5746, [1 x i8]* @p_str5747)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1037" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:964  %empty_446 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_47_NF_OC_V_str, i32 1, [1 x i8]* @p_str5748, [1 x i8]* @p_str5748, i32 1, i32 1, i16* %layer10_out_V_data_47_V, i16* %layer10_out_V_data_47_V)

]]></Node>
<StgValue><ssdm name="empty_446"/></StgValue>
</operation>

<operation id="1038" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:965  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5749, i32 0, i32 0, [1 x i8]* @p_str5750, [1 x i8]* @p_str5751, [1 x i8]* @p_str5752, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5753, [1 x i8]* @p_str5754)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1039" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:967  %empty_447 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_48_NF_OC_V_str, i32 1, [1 x i8]* @p_str5755, [1 x i8]* @p_str5755, i32 1, i32 1, i16* %layer10_out_V_data_48_V, i16* %layer10_out_V_data_48_V)

]]></Node>
<StgValue><ssdm name="empty_447"/></StgValue>
</operation>

<operation id="1040" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:968  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5756, i32 0, i32 0, [1 x i8]* @p_str5757, [1 x i8]* @p_str5758, [1 x i8]* @p_str5759, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5760, [1 x i8]* @p_str5761)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1041" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:970  %empty_448 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_49_NF_OC_V_str, i32 1, [1 x i8]* @p_str5762, [1 x i8]* @p_str5762, i32 1, i32 1, i16* %layer10_out_V_data_49_V, i16* %layer10_out_V_data_49_V)

]]></Node>
<StgValue><ssdm name="empty_448"/></StgValue>
</operation>

<operation id="1042" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:971  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5763, i32 0, i32 0, [1 x i8]* @p_str5764, [1 x i8]* @p_str5765, [1 x i8]* @p_str5766, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5767, [1 x i8]* @p_str5768)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1043" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:973  %empty_449 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_50_NF_OC_V_str, i32 1, [1 x i8]* @p_str5769, [1 x i8]* @p_str5769, i32 1, i32 1, i16* %layer10_out_V_data_50_V, i16* %layer10_out_V_data_50_V)

]]></Node>
<StgValue><ssdm name="empty_449"/></StgValue>
</operation>

<operation id="1044" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:974  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5770, i32 0, i32 0, [1 x i8]* @p_str5771, [1 x i8]* @p_str5772, [1 x i8]* @p_str5773, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5774, [1 x i8]* @p_str5775)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1045" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:976  %empty_450 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_51_NF_OC_V_str, i32 1, [1 x i8]* @p_str5776, [1 x i8]* @p_str5776, i32 1, i32 1, i16* %layer10_out_V_data_51_V, i16* %layer10_out_V_data_51_V)

]]></Node>
<StgValue><ssdm name="empty_450"/></StgValue>
</operation>

<operation id="1046" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:977  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5777, i32 0, i32 0, [1 x i8]* @p_str5778, [1 x i8]* @p_str5779, [1 x i8]* @p_str5780, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5781, [1 x i8]* @p_str5782)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1047" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:979  %empty_451 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_52_NF_OC_V_str, i32 1, [1 x i8]* @p_str5783, [1 x i8]* @p_str5783, i32 1, i32 1, i16* %layer10_out_V_data_52_V, i16* %layer10_out_V_data_52_V)

]]></Node>
<StgValue><ssdm name="empty_451"/></StgValue>
</operation>

<operation id="1048" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:980  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5784, i32 0, i32 0, [1 x i8]* @p_str5785, [1 x i8]* @p_str5786, [1 x i8]* @p_str5787, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5788, [1 x i8]* @p_str5789)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1049" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:982  %empty_452 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_53_NF_OC_V_str, i32 1, [1 x i8]* @p_str5790, [1 x i8]* @p_str5790, i32 1, i32 1, i16* %layer10_out_V_data_53_V, i16* %layer10_out_V_data_53_V)

]]></Node>
<StgValue><ssdm name="empty_452"/></StgValue>
</operation>

<operation id="1050" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:983  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5791, i32 0, i32 0, [1 x i8]* @p_str5792, [1 x i8]* @p_str5793, [1 x i8]* @p_str5794, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5795, [1 x i8]* @p_str5796)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1051" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:985  %empty_453 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_54_NF_OC_V_str, i32 1, [1 x i8]* @p_str5797, [1 x i8]* @p_str5797, i32 1, i32 1, i16* %layer10_out_V_data_54_V, i16* %layer10_out_V_data_54_V)

]]></Node>
<StgValue><ssdm name="empty_453"/></StgValue>
</operation>

<operation id="1052" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:986  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5798, i32 0, i32 0, [1 x i8]* @p_str5799, [1 x i8]* @p_str5800, [1 x i8]* @p_str5801, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5802, [1 x i8]* @p_str5803)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1053" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:988  %empty_454 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_55_NF_OC_V_str, i32 1, [1 x i8]* @p_str5804, [1 x i8]* @p_str5804, i32 1, i32 1, i16* %layer10_out_V_data_55_V, i16* %layer10_out_V_data_55_V)

]]></Node>
<StgValue><ssdm name="empty_454"/></StgValue>
</operation>

<operation id="1054" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:989  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5805, i32 0, i32 0, [1 x i8]* @p_str5806, [1 x i8]* @p_str5807, [1 x i8]* @p_str5808, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5809, [1 x i8]* @p_str5810)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1055" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:991  %empty_455 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_56_NF_OC_V_str, i32 1, [1 x i8]* @p_str5811, [1 x i8]* @p_str5811, i32 1, i32 1, i16* %layer10_out_V_data_56_V, i16* %layer10_out_V_data_56_V)

]]></Node>
<StgValue><ssdm name="empty_455"/></StgValue>
</operation>

<operation id="1056" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:992  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5812, i32 0, i32 0, [1 x i8]* @p_str5813, [1 x i8]* @p_str5814, [1 x i8]* @p_str5815, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5816, [1 x i8]* @p_str5817)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1057" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:994  %empty_456 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_57_NF_OC_V_str, i32 1, [1 x i8]* @p_str5818, [1 x i8]* @p_str5818, i32 1, i32 1, i16* %layer10_out_V_data_57_V, i16* %layer10_out_V_data_57_V)

]]></Node>
<StgValue><ssdm name="empty_456"/></StgValue>
</operation>

<operation id="1058" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:995  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5819, i32 0, i32 0, [1 x i8]* @p_str5820, [1 x i8]* @p_str5821, [1 x i8]* @p_str5822, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5823, [1 x i8]* @p_str5824)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1059" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:997  %empty_457 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_58_NF_OC_V_str, i32 1, [1 x i8]* @p_str5825, [1 x i8]* @p_str5825, i32 1, i32 1, i16* %layer10_out_V_data_58_V, i16* %layer10_out_V_data_58_V)

]]></Node>
<StgValue><ssdm name="empty_457"/></StgValue>
</operation>

<operation id="1060" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:998  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5826, i32 0, i32 0, [1 x i8]* @p_str5827, [1 x i8]* @p_str5828, [1 x i8]* @p_str5829, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5830, [1 x i8]* @p_str5831)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1061" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:1000  %empty_458 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_59_NF_OC_V_str, i32 1, [1 x i8]* @p_str5832, [1 x i8]* @p_str5832, i32 1, i32 1, i16* %layer10_out_V_data_59_V, i16* %layer10_out_V_data_59_V)

]]></Node>
<StgValue><ssdm name="empty_458"/></StgValue>
</operation>

<operation id="1062" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1001  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5833, i32 0, i32 0, [1 x i8]* @p_str5834, [1 x i8]* @p_str5835, [1 x i8]* @p_str5836, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5837, [1 x i8]* @p_str5838)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1063" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:1003  %empty_459 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_60_NF_OC_V_str, i32 1, [1 x i8]* @p_str5839, [1 x i8]* @p_str5839, i32 1, i32 1, i16* %layer10_out_V_data_60_V, i16* %layer10_out_V_data_60_V)

]]></Node>
<StgValue><ssdm name="empty_459"/></StgValue>
</operation>

<operation id="1064" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1004  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5840, i32 0, i32 0, [1 x i8]* @p_str5841, [1 x i8]* @p_str5842, [1 x i8]* @p_str5843, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5844, [1 x i8]* @p_str5845)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1065" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:1006  %empty_460 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_61_NF_OC_V_str, i32 1, [1 x i8]* @p_str5846, [1 x i8]* @p_str5846, i32 1, i32 1, i16* %layer10_out_V_data_61_V, i16* %layer10_out_V_data_61_V)

]]></Node>
<StgValue><ssdm name="empty_460"/></StgValue>
</operation>

<operation id="1066" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1007  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5847, i32 0, i32 0, [1 x i8]* @p_str5848, [1 x i8]* @p_str5849, [1 x i8]* @p_str5850, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5851, [1 x i8]* @p_str5852)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1067" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:1009  %empty_461 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_62_NF_OC_V_str, i32 1, [1 x i8]* @p_str5853, [1 x i8]* @p_str5853, i32 1, i32 1, i16* %layer10_out_V_data_62_V, i16* %layer10_out_V_data_62_V)

]]></Node>
<StgValue><ssdm name="empty_461"/></StgValue>
</operation>

<operation id="1068" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1010  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5854, i32 0, i32 0, [1 x i8]* @p_str5855, [1 x i8]* @p_str5856, [1 x i8]* @p_str5857, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5858, [1 x i8]* @p_str5859)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1069" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:1012  %empty_462 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_63_NF_OC_V_str, i32 1, [1 x i8]* @p_str5860, [1 x i8]* @p_str5860, i32 1, i32 1, i16* %layer10_out_V_data_63_V, i16* %layer10_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="empty_462"/></StgValue>
</operation>

<operation id="1070" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1013  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5861, i32 0, i32 0, [1 x i8]* @p_str5862, [1 x i8]* @p_str5863, [1 x i8]* @p_str5864, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5865, [1 x i8]* @p_str5866)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1071" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:1015  %empty_463 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer12_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str5867, [1 x i8]* @p_str5867, i32 1, i32 1, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_463"/></StgValue>
</operation>

<operation id="1072" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1016  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5868, i32 0, i32 0, [1 x i8]* @p_str5869, [1 x i8]* @p_str5870, [1 x i8]* @p_str5871, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5872, [1 x i8]* @p_str5873)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1073" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1017  call void (...)* @_ssdm_op_SpecInterface(i16* %conv1d_input_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1074" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1018  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1075" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:1019  call fastcc void @Block__proc(i16* %const_size_in_1, i16* %const_size_out_1)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="1076" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0">
<![CDATA[
codeRepl:1031  ret void

]]></Node>
<StgValue><ssdm name="ret_ln102"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
