<stg><name>CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3</name>


<trans_list>

<trans id="233" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %item = alloca i32 1

]]></Node>
<StgValue><ssdm name="item"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="512" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_Val2_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
newFuncRoot:2 %sub_ln225_2_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %sub_ln225_2

]]></Node>
<StgValue><ssdm name="sub_ln225_2_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %zext_ln203_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln203

]]></Node>
<StgValue><ssdm name="zext_ln203_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
newFuncRoot:4 %idx_4_cast_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %idx_4_cast

]]></Node>
<StgValue><ssdm name="idx_4_cast_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
newFuncRoot:5 %sext_ln207_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %sext_ln207

]]></Node>
<StgValue><ssdm name="sext_ln207_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
newFuncRoot:6 %sext_ln208_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %sext_ln208

]]></Node>
<StgValue><ssdm name="sext_ln208_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %sext_ln220_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln220

]]></Node>
<StgValue><ssdm name="sext_ln220_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:8 %data_V_2_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %data_V_2

]]></Node>
<StgValue><ssdm name="data_V_2_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="6">
<![CDATA[
newFuncRoot:9 %zext_ln203_cast = zext i6 %zext_ln203_read

]]></Node>
<StgValue><ssdm name="zext_ln203_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="33" op_0_bw="23">
<![CDATA[
newFuncRoot:10 %sext_ln207_cast = sext i23 %sext_ln207_read

]]></Node>
<StgValue><ssdm name="sext_ln207_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="33" op_0_bw="23">
<![CDATA[
newFuncRoot:11 %sext_ln208_cast = sext i23 %sext_ln208_read

]]></Node>
<StgValue><ssdm name="sext_ln208_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %sext_ln220_cast = sext i32 %sext_ln220_read

]]></Node>
<StgValue><ssdm name="sext_ln220_cast"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i512 %data_V_2_read, i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i7 0, i7 %item

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %item_1 = load i7 %item

]]></Node>
<StgValue><ssdm name="item_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %icmp_ln220 = icmp_eq  i7 %item_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %item_2 = add i7 %item_1, i7 1

]]></Node>
<StgValue><ssdm name="item_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln220 = br i1 %icmp_ln220, void %.split28, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="33" op_0_bw="7">
<![CDATA[
.split28:0 %zext_ln220 = zext i7 %item_1

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split28:1 %specpipeline_ln218 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln218"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:2 %specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln218"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="7">
<![CDATA[
.split28:3 %trunc_ln222 = trunc i7 %item_1

]]></Node>
<StgValue><ssdm name="trunc_ln222"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split28:4 %add_ln222 = add i33 %zext_ln220, i33 %sext_ln220_cast

]]></Node>
<StgValue><ssdm name="add_ln222"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split28:5 %icmp_ln223 = icmp_slt  i33 %add_ln222, i33 %sext_ln208_cast

]]></Node>
<StgValue><ssdm name="icmp_ln223"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split28:6 %icmp_ln223_1 = icmp_slt  i33 %add_ln222, i33 %sext_ln207_cast

]]></Node>
<StgValue><ssdm name="icmp_ln223_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split28:7 %xor_ln223 = xor i1 %icmp_ln223_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split28:8 %and_ln223 = and i1 %icmp_ln223, i1 %xor_ln223

]]></Node>
<StgValue><ssdm name="and_ln223"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split28:9 %br_ln223 = br i1 %and_ln223, void %.split28._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
:1 %add_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %idx_4_cast_read, i6 %trunc_ln222

]]></Node>
<StgValue><ssdm name="add_ln1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
<literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split28._crit_edge:0 %store_ln220 = store i7 %item_2, i7 %item

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.split28._crit_edge:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="77" st_id="2" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="78" st_id="3" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="79" st_id="4" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="80" st_id="5" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="81" st_id="6" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="82" st_id="7" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="83" st_id="8" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="84" st_id="9" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="85" st_id="10" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="86" st_id="11" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="87" st_id="12" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="88" st_id="13" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="89" st_id="14" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="90" st_id="15" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="91" st_id="16" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="92" st_id="17" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="93" st_id="18" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="94" st_id="19" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="95" st_id="20" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="96" st_id="21" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="97" st_id="22" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="98" st_id="23" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="99" st_id="24" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="100" st_id="25" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="101" st_id="26" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="102" st_id="27" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="103" st_id="28" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="104" st_id="29" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="105" st_id="30" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="106" st_id="31" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="107" st_id="32" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="108" st_id="33" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="109" st_id="34" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="110" st_id="35" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="111" st_id="36" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %w = urem i32 %add_ln1, i32 112

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="112" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7">
<![CDATA[
:3 %trunc_ln224 = trunc i7 %w

]]></Node>
<StgValue><ssdm name="trunc_ln224"/></StgValue>
</operation>

<operation id="113" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="7">
<![CDATA[
:4 %zext_ln224 = zext i7 %trunc_ln224

]]></Node>
<StgValue><ssdm name="zext_ln224"/></StgValue>
</operation>

<operation id="114" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %sub_ln225 = sub i8 %zext_ln224, i8 %zext_ln203_cast

]]></Node>
<StgValue><ssdm name="sub_ln225"/></StgValue>
</operation>

<operation id="115" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="8">
<![CDATA[
:6 %sext_ln225 = sext i8 %sub_ln225

]]></Node>
<StgValue><ssdm name="sext_ln225"/></StgValue>
</operation>

<operation id="116" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:7 %add_ln225 = add i20 %sub_ln225_2_read, i20 %sext_ln225

]]></Node>
<StgValue><ssdm name="add_ln225"/></StgValue>
</operation>

<operation id="117" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="20">
<![CDATA[
:8 %zext_ln225 = zext i20 %add_ln225

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="118" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %output_V_addr = getelementptr i8 %output_V, i64 0, i64 %zext_ln225

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="119" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="20">
<![CDATA[
:10 %temp_V = load i20 %output_V_addr

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="120" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="20">
<![CDATA[
:10 %temp_V = load i20 %output_V_addr

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="148" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
.exitStub:0 %p_Val2_load = load i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="149" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %data_V_6_out, i512 %p_Val2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="150" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="121" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
:0 %p_Val2_load_1 = load i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load_1"/></StgValue>
</operation>

<operation id="122" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:11 %shl_ln4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln222, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="123" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:12 %or_ln226 = or i9 %shl_ln4, i9 7

]]></Node>
<StgValue><ssdm name="or_ln226"/></StgValue>
</operation>

<operation id="124" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="512" op_0_bw="8">
<![CDATA[
:13 %zext_ln225_1 = zext i8 %temp_V

]]></Node>
<StgValue><ssdm name="zext_ln225_1"/></StgValue>
</operation>

<operation id="125" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:14 %icmp_ln414 = icmp_ugt  i9 %shl_ln4, i9 %or_ln226

]]></Node>
<StgValue><ssdm name="icmp_ln414"/></StgValue>
</operation>

<operation id="126" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="9">
<![CDATA[
:15 %zext_ln414 = zext i9 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="127" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="9">
<![CDATA[
:16 %zext_ln414_1 = zext i9 %or_ln226

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="128" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:17 %xor_ln414 = xor i10 %zext_ln414, i10 511

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="129" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:18 %select_ln414 = select i1 %icmp_ln414, i10 %zext_ln414, i10 %zext_ln414_1

]]></Node>
<StgValue><ssdm name="select_ln414"/></StgValue>
</operation>

<operation id="130" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:19 %select_ln414_1 = select i1 %icmp_ln414, i10 %zext_ln414_1, i10 %zext_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_1"/></StgValue>
</operation>

<operation id="131" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:20 %select_ln414_2 = select i1 %icmp_ln414, i10 %xor_ln414, i10 %zext_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_2"/></StgValue>
</operation>

<operation id="132" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:21 %xor_ln414_1 = xor i10 %select_ln414, i10 511

]]></Node>
<StgValue><ssdm name="xor_ln414_1"/></StgValue>
</operation>

<operation id="133" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="512" op_0_bw="10">
<![CDATA[
:22 %zext_ln414_2 = zext i10 %select_ln414_2

]]></Node>
<StgValue><ssdm name="zext_ln414_2"/></StgValue>
</operation>

<operation id="134" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="10">
<![CDATA[
:23 %zext_ln414_3 = zext i10 %select_ln414_1

]]></Node>
<StgValue><ssdm name="zext_ln414_3"/></StgValue>
</operation>

<operation id="135" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="512" op_0_bw="10">
<![CDATA[
:24 %zext_ln414_4 = zext i10 %xor_ln414_1

]]></Node>
<StgValue><ssdm name="zext_ln414_4"/></StgValue>
</operation>

<operation id="136" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:25 %shl_ln414 = shl i512 %zext_ln225_1, i512 %zext_ln414_2

]]></Node>
<StgValue><ssdm name="shl_ln414"/></StgValue>
</operation>

<operation id="137" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26 %tmp = partselect i512 @llvm.part.select.i512, i512 %shl_ln414, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="138" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
:27 %select_ln414_3 = select i1 %icmp_ln414, i512 %tmp, i512 %shl_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_3"/></StgValue>
</operation>

<operation id="139" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:28 %shl_ln414_1 = shl i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_3

]]></Node>
<StgValue><ssdm name="shl_ln414_1"/></StgValue>
</operation>

<operation id="140" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:29 %lshr_ln414 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_4

]]></Node>
<StgValue><ssdm name="lshr_ln414"/></StgValue>
</operation>

<operation id="141" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:30 %and_ln414 = and i512 %shl_ln414_1, i512 %lshr_ln414

]]></Node>
<StgValue><ssdm name="and_ln414"/></StgValue>
</operation>

<operation id="142" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:31 %xor_ln414_2 = xor i512 %and_ln414, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln414_2"/></StgValue>
</operation>

<operation id="143" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:32 %and_ln414_1 = and i512 %p_Val2_load_1, i512 %xor_ln414_2

]]></Node>
<StgValue><ssdm name="and_ln414_1"/></StgValue>
</operation>

<operation id="144" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:33 %and_ln414_2 = and i512 %select_ln414_3, i512 %and_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_2"/></StgValue>
</operation>

<operation id="145" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:34 %p_Result_s = or i512 %and_ln414_1, i512 %and_ln414_2

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="146" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
:35 %store_ln227 = store i512 %p_Result_s, i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="147" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:36 %br_ln227 = br void %.split28._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
