
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035535                       # Number of seconds simulated
sim_ticks                                 35534688777                       # Number of ticks simulated
final_tick                               565099068714                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 328054                       # Simulator instruction rate (inst/s)
host_op_rate                                   414209                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2639991                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918792                       # Number of bytes of host memory used
host_seconds                                 13460.16                       # Real time elapsed on the host
sim_insts                                  4415652513                       # Number of instructions simulated
sim_ops                                    5575311209                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1877632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       805376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       685952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1201024                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4576896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2295936                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2295936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14669                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5359                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9383                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35757                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17937                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17937                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52839410                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22664501                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        61236                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19303729                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46827                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33798636                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128800790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36021                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        61236                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46827                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             194514                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          64611119                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               64611119                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          64611119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52839410                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22664501                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        61236                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19303729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33798636                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              193411909                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85215082                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30987330                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25414576                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015866                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13233959                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12097781                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162903                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87470                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32023819                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170120200                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30987330                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15260684                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36576372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10800887                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6625389                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15671073                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       809787                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83977933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47401561     56.45%     56.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3651287      4.35%     60.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199028      3.81%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437653      4.09%     68.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3021469      3.60%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1580538      1.88%     74.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026705      1.22%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2701521      3.22%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17958171     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83977933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363637                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.996363                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33687572                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6209028                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34792100                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543312                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8745912                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079227                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6469                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201789976                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50956                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8745912                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35352514                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2685440                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       842814                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33640932                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2710313                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194952147                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12174                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1689246                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749820                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           84                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270722762                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909082803                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909082803                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102463498                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34188                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18166                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7218391                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19242820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026155                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243535                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3391052                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183856499                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34179                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147772367                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       279683                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60940052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186223410                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2135                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83977933                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759657                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908211                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29763468     35.44%     35.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17789023     21.18%     56.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12060951     14.36%     70.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7635288      9.09%     80.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7513564      8.95%     89.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4440268      5.29%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3380994      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       740998      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653379      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83977933                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083948     70.19%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202251     13.10%     83.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258059     16.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121577389     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013957      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15746392     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8418607      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147772367                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.734110                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1544301                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010451                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381346647                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244831806                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143623949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149316668                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263784                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7030691                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          491                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1098                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2284482                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          575                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8745912                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1933335                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       163999                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183890678                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       316626                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19242820                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026155                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18157                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119434                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7893                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1098                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232302                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127810                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360112                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145193072                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14800468                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579291                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22984727                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585529                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8184259                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.703842                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143770946                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143623949                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93697086                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261655351                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.685429                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358094                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61471857                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2041340                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75232021                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627258                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171468                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29924392     39.78%     39.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20444622     27.18%     66.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8366823     11.12%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4296345      5.71%     83.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3693721      4.91%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1820361      2.42%     91.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1998748      2.66%     93.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010632      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3676377      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75232021                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3676377                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255449421                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376541821                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1237149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.852151                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.852151                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.173501                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.173501                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655555365                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197007962                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189235718                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85215082                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31476672                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25661815                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2102527                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13267433                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12297496                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3391679                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93266                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31479855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172875136                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31476672                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15689175                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38403679                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11179548                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5275127                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15539664                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1019782                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84209806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.544423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45806127     54.40%     54.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2540719      3.02%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4748426      5.64%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4728782      5.62%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2937482      3.49%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2330522      2.77%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1463276      1.74%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1376558      1.63%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18277914     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84209806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369379                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.028692                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32823460                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5216548                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36892050                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       226860                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9050881                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5323630                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207446125                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1407                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9050881                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35206608                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1006111                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       948254                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34690448                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3307498                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     200051364                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1374212                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1014233                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280869328                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    933313822                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    933313822                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173631715                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107237600                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35679                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17096                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9213725                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18523491                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9456317                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119427                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3668585                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188577114                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34192                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150148661                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       291959                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63827772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195350928                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84209806                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783031                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.894785                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28745630     34.14%     34.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18215832     21.63%     55.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12331849     14.64%     70.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7922045      9.41%     79.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8312394      9.87%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4042226      4.80%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3175534      3.77%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       725282      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       739014      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84209806                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         935425     72.48%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        180344     13.97%     86.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174870     13.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125619960     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2016710      1.34%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17096      0.01%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14519784      9.67%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7975111      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150148661                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761996                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1290639                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386089726                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    252439426                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146723686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151439300                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       469095                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7204348                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1862                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2285696                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9050881                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         524637                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90883                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188611309                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       375662                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18523491                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9456317                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17096                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71206                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1312264                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1171463                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2483727                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148168213                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13857999                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1980448                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21651570                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21013680                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7793571                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.738756                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146770079                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146723686                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93531417                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        268438048                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.721804                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348428                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101122723                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124511769                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64099974                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34192                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2127927                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75158925                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.656646                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148525                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28431135     37.83%     37.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21086643     28.06%     65.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8753004     11.65%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4368247      5.81%     83.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4374328      5.82%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1771421      2.36%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1791349      2.38%     93.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       950518      1.26%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3632280      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75158925                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101122723                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124511769                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18489763                       # Number of memory references committed
system.switch_cpus1.commit.loads             11319142                       # Number of loads committed
system.switch_cpus1.commit.membars              17096                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17971957                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112175536                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2568051                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3632280                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260138388                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          386280252                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1005276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101122723                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124511769                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101122723                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842690                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842690                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.186676                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.186676                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       665565206                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203830264                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190517224                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34192                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85215082                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32084458                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26177712                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2141573                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13593860                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12639140                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3319807                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94219                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33248568                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174302939                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32084458                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15958947                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37782736                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11172369                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4856335                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16188359                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       827477                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84900745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.538691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47118009     55.50%     55.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3106545      3.66%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4627674      5.45%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3221664      3.79%     68.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2248132      2.65%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2196525      2.59%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1337669      1.58%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2847474      3.35%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18197053     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84900745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376511                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.045447                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34187561                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5091192                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36082622                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       526551                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9012813                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5402918                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208781907                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9012813                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36102465                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         513797                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1810312                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34655027                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2806326                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     202584891                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1168832                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       956050                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    284193181                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    943011198                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    943011198                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174974623                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109218540                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36566                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17443                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8324900                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18570747                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9509255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113151                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3252578                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188798412                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34822                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150836890                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       299020                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62915398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    192530137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84900745                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.776626                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914583                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30259930     35.64%     35.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16867023     19.87%     55.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12534466     14.76%     70.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8176328      9.63%     79.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8151077      9.60%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3955083      4.66%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3504330      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       653816      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       798692      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84900745                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         822308     71.34%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162955     14.14%     85.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       167363     14.52%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126184405     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1904526      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17381      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14827019      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7903559      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150836890                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.770073                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1152626                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007642                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    388026170                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251749034                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146670853                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151989516                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       473264                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7201135                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6313                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          403                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2279254                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9012813                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         271728                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49792                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188833236                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       654234                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18570747                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9509255                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17440                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         41878                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          403                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1305631                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1164450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2470081                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148071483                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13857210                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2765406                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21573973                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21043653                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7716763                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.737621                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146734116                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146670853                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95033820                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269991745                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.721184                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351988                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101734878                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125402563                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63430874                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34764                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2158733                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75887932                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.652470                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174741                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28952167     38.15%     38.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21763023     28.68%     66.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8215954     10.83%     77.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4605923      6.07%     83.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3915400      5.16%     88.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1752053      2.31%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1679601      2.21%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1140096      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3863715      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75887932                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101734878                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125402563                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18599610                       # Number of memory references committed
system.switch_cpus2.commit.loads             11369609                       # Number of loads committed
system.switch_cpus2.commit.membars              17382                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18194527                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112894622                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2593679                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3863715                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260857654                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386685410                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 314337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101734878                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125402563                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101734878                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.837619                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.837619                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.193860                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.193860                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       665017527                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204058751                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191875927                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34764                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85215082                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31133359                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25337720                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2079382                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13294136                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12275899                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3206354                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91883                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34411470                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170058759                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31133359                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15482253                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35740635                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10670220                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5323338                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16821242                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       836073                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84030891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.492796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48290256     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1931979      2.30%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2516348      2.99%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3789250      4.51%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3676623      4.38%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2793247      3.32%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1655831      1.97%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2487163      2.96%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16890194     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84030891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365350                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.995642                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35546179                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5206240                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34454876                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       268419                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8555176                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5272114                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203483298                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8555176                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37431671                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1022681                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1440631                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32793835                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2786891                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197563193                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          878                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1203333                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       875770                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           37                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275294416                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    920119521                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    920119521                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171235791                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104058608                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41960                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23710                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7883890                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18310769                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9709785                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       189713                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3199168                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183628165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39889                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147934275                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       272007                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59666369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181496297                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6457                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84030891                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.760475                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897617                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29088396     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18505132     22.02%     56.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11959207     14.23%     70.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8145975      9.69%     80.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7624779      9.07%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4064810      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2996816      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       897466      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       748310      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84030891                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         726757     69.21%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149410     14.23%     83.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       173934     16.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123097783     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2090063      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16716      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14601145      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8128568      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147934275                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.736010                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1050103                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007098                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381221550                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243335231                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143787417                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148984378                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       502428                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7011147                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2296                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          845                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2467161                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          197                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8555176                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         595978                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        98459                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183668059                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1259761                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18310769                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9709785                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23173                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74594                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          845                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1272833                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1169753                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2442586                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145106257                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13744951                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2828017                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21693893                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20324826                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7948942                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.702824                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143825281                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143787417                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92391732                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259462508                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.687347                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356089                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100283966                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123253249                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60415047                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33432                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2113777                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75475715                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.633019                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.153757                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28987942     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21738451     28.80%     67.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8005972     10.61%     77.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4584792      6.07%     83.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3828005      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1889100      2.50%     91.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1868867      2.48%     93.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       802932      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3769654      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75475715                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100283966                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123253249                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18542243                       # Number of memory references committed
system.switch_cpus3.commit.loads             11299619                       # Number of loads committed
system.switch_cpus3.commit.membars              16716                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17677408                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111096067                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2514885                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3769654                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255374357                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375896154                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1184191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100283966                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123253249                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100283966                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.849738                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.849738                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.176834                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.176834                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       652990616                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198596160                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187918415                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33432                       # number of misc regfile writes
system.l2.replacements                          35760                       # number of replacements
system.l2.tagsinuse                      32767.992672                       # Cycle average of tags in use
system.l2.total_refs                          1901031                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68528                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.740938                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           467.582705                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.149045                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6425.222098                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.372227                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2698.548824                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.627580                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2287.445116                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.797805                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3978.715282                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6059.915255                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3653.596299                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2574.336826                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4585.683610                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014269                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000188                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.196082                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000286                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.082353                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000355                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.069807                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000299                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.121421                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.184934                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.111499                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.078563                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.139944                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        80869                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33062                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28216                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        42963                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  185110                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            62376                       # number of Writeback hits
system.l2.Writeback_hits::total                 62376                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        80869                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33062                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28216                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        42963                       # number of demand (read+write) hits
system.l2.demand_hits::total                   185110                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        80869                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33062                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28216                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        42963                       # number of overall hits
system.l2.overall_hits::total                  185110                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14669                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6292                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5359                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         9382                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35756                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14669                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6292                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5359                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9383                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35757                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14669                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6292                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5359                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9383                       # number of overall misses
system.l2.overall_misses::total                 35757                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       443533                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    805629369                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       618988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    359012612                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       835577                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    300539817                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       541493                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    499779201                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1967400590                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        39632                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         39632                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       443533                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    805629369                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       618988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    359012612                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       835577                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    300539817                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       541493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    499818833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1967440222                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       443533                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    805629369                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       618988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    359012612                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       835577                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    300539817                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       541493                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    499818833                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1967440222                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95538                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39354                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33575                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52345                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              220866                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        62376                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             62376                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95538                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39354                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33575                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               220867                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95538                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39354                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33575                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              220867                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.153541                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.159882                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.159613                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.179234                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.161890                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.153541                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.159882                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.159613                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.179250                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.161894                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.153541                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.159882                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.159613                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.179250                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.161894                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44353.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54920.537801                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44213.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 57058.584234                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 49151.588235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 56081.324314                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 41653.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53270.006502                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55022.949715                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        39632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        39632                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44353.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54920.537801                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44213.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 57058.584234                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 49151.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 56081.324314                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 41653.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53268.553021                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55022.519283                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44353.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54920.537801                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44213.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 57058.584234                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 49151.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 56081.324314                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 41653.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53268.553021                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55022.519283                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                17937                       # number of writebacks
system.l2.writebacks::total                     17937                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14669                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6292                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5359                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         9382                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35756                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35757                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35757                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       385626                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    721374433                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       537419                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    322684192                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       740712                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    269582082                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       467169                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    445206886                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1760978519                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        33362                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        33362                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       385626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    721374433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       537419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    322684192                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       740712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    269582082                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       467169                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    445240248                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1761011881                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       385626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    721374433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       537419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    322684192                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       740712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    269582082                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       467169                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    445240248                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1761011881                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.153541                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.159882                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.159613                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.179234                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.161890                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.153541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.159882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.159613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.179250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.161894                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.153541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.159882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.159613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.179250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.161894                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38562.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49176.796851                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38387.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 51284.836618                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43571.294118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50304.549729                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 35936.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47453.302707                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49249.874678                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        33362                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        33362                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38562.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49176.796851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38387.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 51284.836618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43571.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50304.549729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 35936.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47451.800917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49249.430349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38562.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49176.796851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38387.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 51284.836618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43571.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50304.549729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 35936.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47451.800917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49249.430349                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997547                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015678723                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846688.587273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997547                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15671062                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15671062                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15671062                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15671062                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15671062                       # number of overall hits
system.cpu0.icache.overall_hits::total       15671062                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       531931                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       531931                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       531931                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       531931                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       531931                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       531931                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15671073                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15671073                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15671073                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15671073                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15671073                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15671073                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48357.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48357.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48357.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48357.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48357.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48357.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       453533                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       453533                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       453533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       453533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       453533                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       453533                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45353.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45353.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45353.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45353.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45353.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45353.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95538                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191899989                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95794                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2003.256874                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.498360                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.501640                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916009                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083991                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11635405                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11635405                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17260                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17260                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19344885                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19344885                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19344885                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19344885                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356769                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356769                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356814                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356814                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356814                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356814                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10309377198                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10309377198                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2158289                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2158289                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10311535487                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10311535487                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10311535487                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10311535487                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11992174                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11992174                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19701699                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19701699                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19701699                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19701699                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029750                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029750                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018111                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018111                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018111                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018111                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28896.505016                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28896.505016                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 47961.977778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47961.977778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28898.909479                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28898.909479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28898.909479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28898.909479                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20015                       # number of writebacks
system.cpu0.dcache.writebacks::total            20015                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261231                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261231                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261276                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261276                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261276                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261276                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95538                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95538                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95538                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95538                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1597102791                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1597102791                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1597102791                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1597102791                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1597102791                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1597102791                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004849                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004849                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004849                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004849                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16716.937669                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16716.937669                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16716.937669                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16716.937669                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16716.937669                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16716.937669                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997722                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018499521                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2199782.982721                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997722                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15539647                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15539647                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15539647                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15539647                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15539647                       # number of overall hits
system.cpu1.icache.overall_hits::total       15539647                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       811721                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       811721                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       811721                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       811721                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       811721                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       811721                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15539664                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15539664                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15539664                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15539664                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15539664                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15539664                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47748.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47748.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47748.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47748.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       657757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       657757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       657757                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       657757                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46982.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46982.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39354                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169843217                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39610                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4287.887326                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.833553                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.166447                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905600                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094400                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10572273                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10572273                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7136988                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7136988                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17096                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17096                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17096                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17096                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17709261                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17709261                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17709261                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17709261                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103254                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103254                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103254                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103254                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103254                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103254                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3440289029                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3440289029                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3440289029                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3440289029                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3440289029                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3440289029                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10675527                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10675527                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7136988                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7136988                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17096                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17096                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17812515                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17812515                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17812515                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17812515                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009672                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009672                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005797                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005797                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005797                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005797                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33318.699799                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33318.699799                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33318.699799                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33318.699799                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33318.699799                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33318.699799                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9271                       # number of writebacks
system.cpu1.dcache.writebacks::total             9271                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63900                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63900                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63900                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63900                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63900                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63900                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39354                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39354                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39354                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39354                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39354                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39354                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    624409691                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    624409691                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    624409691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    624409691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    624409691                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    624409691                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002209                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002209                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15866.486024                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15866.486024                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15866.486024                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15866.486024                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15866.486024                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15866.486024                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.012279                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022538905                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208507.354212                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.012279                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025661                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740404                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16188340                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16188340                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16188340                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16188340                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16188340                       # number of overall hits
system.cpu2.icache.overall_hits::total       16188340                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1027411                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1027411                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1027411                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1027411                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1027411                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1027411                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16188359                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16188359                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16188359                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16188359                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16188359                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16188359                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54074.263158                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54074.263158                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54074.263158                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54074.263158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54074.263158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54074.263158                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       872588                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       872588                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       872588                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       872588                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       872588                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       872588                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51328.705882                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51328.705882                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 51328.705882                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51328.705882                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 51328.705882                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51328.705882                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33575                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164917720                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33831                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4874.751559                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.011802                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.988198                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902390                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097610                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10546988                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10546988                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7195238                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7195238                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17410                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17410                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17382                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17382                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17742226                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17742226                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17742226                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17742226                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69011                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69011                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69011                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69011                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69011                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69011                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1922221495                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1922221495                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1922221495                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1922221495                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1922221495                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1922221495                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10615999                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10615999                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7195238                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7195238                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17811237                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17811237                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17811237                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17811237                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006501                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006501                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003875                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003875                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003875                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003875                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27853.842069                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27853.842069                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27853.842069                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27853.842069                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27853.842069                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27853.842069                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9239                       # number of writebacks
system.cpu2.dcache.writebacks::total             9239                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35436                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35436                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35436                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35436                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35436                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35436                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33575                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33575                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33575                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33575                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33575                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33575                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    563422849                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    563422849                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    563422849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    563422849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    563422849                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    563422849                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16781.023053                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16781.023053                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16781.023053                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16781.023053                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16781.023053                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16781.023053                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997069                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020044647                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056541.627016                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997069                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16821226                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16821226                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16821226                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16821226                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16821226                       # number of overall hits
system.cpu3.icache.overall_hits::total       16821226                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       703826                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       703826                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       703826                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       703826                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       703826                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       703826                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16821242                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16821242                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16821242                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16821242                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16821242                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16821242                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 43989.125000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43989.125000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 43989.125000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43989.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 43989.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43989.125000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       556309                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       556309                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       556309                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       556309                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       556309                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       556309                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        42793                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        42793                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst        42793                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        42793                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst        42793                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        42793                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52346                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174163540                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52602                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3310.968024                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.221155                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.778845                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911020                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088980                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10454720                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10454720                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7205260                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7205260                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17683                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17683                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16716                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16716                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17659980                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17659980                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17659980                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17659980                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133631                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133631                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2922                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2922                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       136553                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        136553                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       136553                       # number of overall misses
system.cpu3.dcache.overall_misses::total       136553                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4572156159                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4572156159                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    170003492                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    170003492                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4742159651                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4742159651                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4742159651                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4742159651                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10588351                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10588351                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7208182                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7208182                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16716                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16716                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17796533                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17796533                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17796533                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17796533                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012621                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012621                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000405                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007673                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007673                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007673                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007673                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 34214.786681                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34214.786681                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 58180.524298                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58180.524298                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34727.612363                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34727.612363                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34727.612363                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34727.612363                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       776204                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 40852.842105                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23851                       # number of writebacks
system.cpu3.dcache.writebacks::total            23851                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81286                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81286                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2921                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2921                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84207                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84207                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84207                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84207                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52345                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52345                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52346                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52346                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52346                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52346                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    913692154                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    913692154                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        40632                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        40632                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    913732786                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    913732786                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    913732786                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    913732786                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002941                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002941                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17455.194460                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17455.194460                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        40632                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        40632                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17455.637222                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17455.637222                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17455.637222                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17455.637222                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
