Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Mar  5 23:11:06 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.284        0.000                      0                  708        1.511        0.000                       0                  1405  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.284        0.000                      0                  708        1.511        0.000                       0                   917  
clk_wrapper                                                                             498.562        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_4.idx_ret_14[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 1.029ns (32.389%)  route 2.148ns (67.611%))
  Logic Levels:           9  (LUT3=2 LUT5=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 6.319 - 3.572 ) 
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 1.237ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.917ns (routing 1.130ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=916, routed)         2.165     3.306    dut_inst/clk_c
    SLICE_X101Y463       FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_14[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y463       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.402 r  dut_inst/ret_array_2_4.idx_ret_14[4]/Q
                         net (fo=3, routed)           0.204     3.606    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/muon_i_o_o_134
    SLICE_X100Y463       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.802 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m811_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.298     4.100    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/N_812_0
    SLICE_X100Y463       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     4.200 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m831_lut6_2_o5_lut6_2_o6/O
                         net (fo=3, routed)           0.384     4.584    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/N_813_0
    SLICE_X107Y461       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.085     4.669 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m838_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.195     4.864    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/N_839_0
    SLICE_X107Y461       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     4.962 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m823_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.051     5.013    dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/N_90_0
    SLICE_X107Y461       LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.138     5.151 r  dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=3, routed)           0.207     5.358    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/i201_i
    SLICE_X107Y461       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     5.421 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m836_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.166     5.587    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/N_94_0
    SLICE_X107Y460       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     5.651 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.215     5.866    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/idx_14_1
    SLICE_X104Y460       LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.091     5.957 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.369     6.326    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/idx_8_0
    SLICE_X106Y459       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     6.424 r  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=1, routed)           0.059     6.483    shift_reg_tap_o/idx_lut6_2_o5[4]
    SLICE_X106Y459       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=916, routed)         1.917     6.319    shift_reg_tap_o/clk_c
    SLICE_X106Y459       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[125]/C
                         clock pessimism              0.457     6.776    
                         clock uncertainty           -0.035     6.741    
    SLICE_X106Y459       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.768    shift_reg_tap_o/sr_p.sr_1[125]
  -------------------------------------------------------------------
                         required time                          6.768    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_4.idx_ret_14[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 1.029ns (32.389%)  route 2.148ns (67.611%))
  Logic Levels:           9  (LUT3=2 LUT5=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 6.319 - 3.572 ) 
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 1.237ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.917ns (routing 1.130ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=916, routed)         2.165     3.306    dut_inst/clk_c
    SLICE_X101Y463       FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_14[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y463       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.402 f  dut_inst/ret_array_2_4.idx_ret_14[4]/Q
                         net (fo=3, routed)           0.204     3.606    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/muon_i_o_o_134
    SLICE_X100Y463       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.802 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m811_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.298     4.100    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/N_812_0
    SLICE_X100Y463       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     4.200 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m831_lut6_2_o5_lut6_2_o6/O
                         net (fo=3, routed)           0.384     4.584    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/N_813_0
    SLICE_X107Y461       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.085     4.669 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m838_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.195     4.864    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/N_839_0
    SLICE_X107Y461       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     4.962 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m823_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.051     5.013    dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/N_90_0
    SLICE_X107Y461       LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.138     5.151 f  dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=3, routed)           0.207     5.358    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/i201_i
    SLICE_X107Y461       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     5.421 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m836_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.166     5.587    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/N_94_0
    SLICE_X107Y460       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     5.651 f  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.215     5.866    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/idx_14_1
    SLICE_X104Y460       LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.091     5.957 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.369     6.326    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/idx_8_0
    SLICE_X106Y459       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     6.424 f  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=1, routed)           0.059     6.483    shift_reg_tap_o/idx_lut6_2_o5[4]
    SLICE_X106Y459       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=916, routed)         1.917     6.319    shift_reg_tap_o/clk_c
    SLICE_X106Y459       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[125]/C
                         clock pessimism              0.457     6.776    
                         clock uncertainty           -0.035     6.741    
    SLICE_X106Y459       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.768    shift_reg_tap_o/sr_p.sr_1[125]
  -------------------------------------------------------------------
                         required time                          6.768    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_4.idx_ret_14[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[138]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 1.052ns (33.249%)  route 2.112ns (66.751%))
  Logic Levels:           9  (LUT3=2 LUT5=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 6.319 - 3.572 ) 
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 1.237ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.917ns (routing 1.130ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=916, routed)         2.165     3.306    dut_inst/clk_c
    SLICE_X101Y463       FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_14[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y463       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.402 r  dut_inst/ret_array_2_4.idx_ret_14[4]/Q
                         net (fo=3, routed)           0.204     3.606    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/muon_i_o_o_134
    SLICE_X100Y463       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.802 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m811_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.298     4.100    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/N_812_0
    SLICE_X100Y463       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     4.200 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m831_lut6_2_o5_lut6_2_o6/O
                         net (fo=3, routed)           0.384     4.584    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/N_813_0
    SLICE_X107Y461       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.085     4.669 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m838_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.195     4.864    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/N_839_0
    SLICE_X107Y461       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     4.962 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m823_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.051     5.013    dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/N_90_0
    SLICE_X107Y461       LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.138     5.151 r  dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=3, routed)           0.207     5.358    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/i201_i
    SLICE_X107Y461       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     5.421 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m836_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.166     5.587    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/N_94_0
    SLICE_X107Y460       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     5.651 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.215     5.866    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/idx_14_1
    SLICE_X104Y460       LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.091     5.957 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.369     6.326    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/idx_8_0
    SLICE_X106Y459       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     6.447 r  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=1, routed)           0.023     6.470    shift_reg_tap_o/idx_lut6_2_o6_0[4]
    SLICE_X106Y459       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=916, routed)         1.917     6.319    shift_reg_tap_o/clk_c
    SLICE_X106Y459       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[138]/C
                         clock pessimism              0.457     6.776    
                         clock uncertainty           -0.035     6.741    
    SLICE_X106Y459       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     6.768    shift_reg_tap_o/sr_p.sr_1[138]
  -------------------------------------------------------------------
                         required time                          6.768    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_4.idx_ret_14[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[138]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 1.052ns (33.249%)  route 2.112ns (66.751%))
  Logic Levels:           9  (LUT3=2 LUT5=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 6.319 - 3.572 ) 
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 1.237ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.917ns (routing 1.130ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=916, routed)         2.165     3.306    dut_inst/clk_c
    SLICE_X101Y463       FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_14[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y463       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.402 f  dut_inst/ret_array_2_4.idx_ret_14[4]/Q
                         net (fo=3, routed)           0.204     3.606    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/muon_i_o_o_134
    SLICE_X100Y463       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.802 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m811_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.298     4.100    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/N_812_0
    SLICE_X100Y463       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     4.200 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m831_lut6_2_o5_lut6_2_o6/O
                         net (fo=3, routed)           0.384     4.584    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/N_813_0
    SLICE_X107Y461       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.085     4.669 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m838_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.195     4.864    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/N_839_0
    SLICE_X107Y461       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     4.962 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m823_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.051     5.013    dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/N_90_0
    SLICE_X107Y461       LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.138     5.151 f  dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=3, routed)           0.207     5.358    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/i201_i
    SLICE_X107Y461       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     5.421 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m836_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.166     5.587    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/N_94_0
    SLICE_X107Y460       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     5.651 f  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.215     5.866    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/idx_14_1
    SLICE_X104Y460       LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.091     5.957 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.369     6.326    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/idx_8_0
    SLICE_X106Y459       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     6.447 f  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=1, routed)           0.023     6.470    shift_reg_tap_o/idx_lut6_2_o6_0[4]
    SLICE_X106Y459       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=916, routed)         1.917     6.319    shift_reg_tap_o/clk_c
    SLICE_X106Y459       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[138]/C
                         clock pessimism              0.457     6.776    
                         clock uncertainty           -0.035     6.741    
    SLICE_X106Y459       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     6.768    shift_reg_tap_o/sr_p.sr_1[138]
  -------------------------------------------------------------------
                         required time                          6.768    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_4.idx_ret_14[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.900ns (28.763%)  route 2.229ns (71.237%))
  Logic Levels:           7  (LUT3=4 LUT5=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 6.329 - 3.572 ) 
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 1.237ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.927ns (routing 1.130ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=916, routed)         2.165     3.306    dut_inst/clk_c
    SLICE_X101Y463       FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_14[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y463       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.402 r  dut_inst/ret_array_2_4.idx_ret_14[4]/Q
                         net (fo=3, routed)           0.204     3.606    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/muon_i_o_o_134
    SLICE_X100Y463       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.802 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m811_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.298     4.100    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/N_812_0
    SLICE_X100Y463       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     4.200 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m831_lut6_2_o5_lut6_2_o6/O
                         net (fo=3, routed)           0.384     4.584    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/N_813_0
    SLICE_X107Y461       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.085     4.669 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m838_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.198     4.867    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/N_839_0
    SLICE_X107Y461       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     4.980 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m885/O
                         net (fo=3, routed)           0.354     5.334    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m885
    SLICE_X103Y460       LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     5.498 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m892_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.297     5.795    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m892
    SLICE_X102Y463       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     5.859 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/m894_lut6_2_o6_lut6_2_o6/O
                         net (fo=2, routed)           0.168     6.027    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/m894
    SLICE_X102Y460       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.082     6.109 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o6_lut6_2_o5[4]/O
                         net (fo=1, routed)           0.326     6.435    shift_reg_tap_o/idx_lut6_2_o5_0[4]
    SLICE_X102Y460       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=916, routed)         1.927     6.329    shift_reg_tap_o/clk_c
    SLICE_X102Y460       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[34]/C
                         clock pessimism              0.457     6.786    
                         clock uncertainty           -0.035     6.750    
    SLICE_X102Y460       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     6.777    shift_reg_tap_o/sr_p.sr_1[34]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X102Y467  dut_inst/ret_array_1_0.pt_ret[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X102Y468  dut_inst/ret_array_1_0.pt_ret[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X102Y468  dut_inst/ret_array_1_0.pt_ret[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X100Y466  dut_inst/ret_array_1_0.pt_ret[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X106Y464  dut_inst/ret_array_2_4.idx_ret[11]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X108Y459  shift_reg_tap_o/sr_p.sr_1[162]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X111Y464  dut_inst/ret_array_1_4.idx_ret[12]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X101Y467  dut_inst/ret_array_1_4.idx_ret_90/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X106Y464  dut_inst/ret_array_2_4.idx_ret[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X102Y467  dut_inst/ret_array_1_0.pt_ret[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X102Y468  dut_inst/ret_array_1_0.pt_ret[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X102Y468  dut_inst/ret_array_1_0.pt_ret[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X100Y466  dut_inst/ret_array_1_0.pt_ret[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X107Y466  dut_inst/ret_array_1_0.pt_ret_3[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X101Y469         lsfr_1/shiftreg_vector[141]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X101Y469         lsfr_1/shiftreg_vector[142]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X101Y469         lsfr_1/shiftreg_vector[143]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y470         lsfr_1/shiftreg_vector[151]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y470         lsfr_1/shiftreg_vector[152]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y470         lsfr_1/shiftreg_vector[153]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y469         lsfr_1/shiftreg_vector[141]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y469         lsfr_1/shiftreg_vector[142]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y469         lsfr_1/shiftreg_vector[143]/C



