{"sha": "08ae38e0f33eb78917983e36e335586518b07235", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDhhZTM4ZTBmMzNlYjc4OTE3OTgzZTM2ZTMzNTU4NjUxOGIwNzIzNQ==", "commit": {"author": {"name": "Andrew Pinski", "email": "pinskia@gmail.com", "date": "2011-04-01T18:36:17Z"}, "committer": {"name": "Michael Meissner", "email": "meissner@gcc.gnu.org", "date": "2011-04-01T18:36:17Z"}, "message": "Fix 48262\n\nCo-Authored-By: Michael Meissner <meissner@linux.vnet.ibm.com>\n\nFrom-SVN: r171847", "tree": {"sha": "b76accc9ba4ae8403021017ae17791498e86dac7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b76accc9ba4ae8403021017ae17791498e86dac7"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/08ae38e0f33eb78917983e36e335586518b07235", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/08ae38e0f33eb78917983e36e335586518b07235", "html_url": "https://github.com/Rust-GCC/gccrs/commit/08ae38e0f33eb78917983e36e335586518b07235", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/08ae38e0f33eb78917983e36e335586518b07235/comments", "author": {"login": "pinskia", "id": 8496799, "node_id": "MDQ6VXNlcjg0OTY3OTk=", "avatar_url": "https://avatars.githubusercontent.com/u/8496799?v=4", "gravatar_id": "", "url": "https://api.github.com/users/pinskia", "html_url": "https://github.com/pinskia", "followers_url": "https://api.github.com/users/pinskia/followers", "following_url": "https://api.github.com/users/pinskia/following{/other_user}", "gists_url": "https://api.github.com/users/pinskia/gists{/gist_id}", "starred_url": "https://api.github.com/users/pinskia/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/pinskia/subscriptions", "organizations_url": "https://api.github.com/users/pinskia/orgs", "repos_url": "https://api.github.com/users/pinskia/repos", "events_url": "https://api.github.com/users/pinskia/events{/privacy}", "received_events_url": "https://api.github.com/users/pinskia/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "bdb0b0f61c5af3ae2d7dbdeca6089bd6ad79d50e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bdb0b0f61c5af3ae2d7dbdeca6089bd6ad79d50e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bdb0b0f61c5af3ae2d7dbdeca6089bd6ad79d50e"}], "stats": {"total": 33, "additions": 23, "deletions": 10}, "files": [{"sha": "09091ea6b55af550ab3f56f61f5b10c1e1eca2ad", "filename": "gcc/ChangeLog", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/08ae38e0f33eb78917983e36e335586518b07235/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/08ae38e0f33eb78917983e36e335586518b07235/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=08ae38e0f33eb78917983e36e335586518b07235", "patch": "@@ -1,3 +1,16 @@\n+2011-04-01  Andrew Pinski  <pinskia@gmail.com>\n+\t    Michael Meissner  <meissner@linux.vnet.ibm.com>\n+\n+\tPR target/48262\n+\t* config/rs6000/vector.md (movmisalign<mode>): Allow for memory\n+\toperands, as per the specifications.\n+\n+\t* config/rs6000/altivec.md (vec_extract_evenv4si): Correct modes.\n+\t(vec_extract_evenv4sf): Ditto.\n+\t(vec_extract_evenv8hi): Ditto.\n+\t(vec_extract_evenv16qi): Ditto.\n+\t(vec_extract_oddv4si): Ditto.\n+\n 2011-03-31  Mark Wielaard  <mjw@redhat.com>\n \n \t* dwarf2out.c (dwarf2out_finish): Don't add low_pc and/or"}, {"sha": "5e803f61727c215038f1d42b659432bbef2425a4", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/08ae38e0f33eb78917983e36e335586518b07235/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/08ae38e0f33eb78917983e36e335586518b07235/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=08ae38e0f33eb78917983e36e335586518b07235", "patch": "@@ -2422,7 +2422,7 @@\n \n (define_expand \"vec_extract_evenv4si\"\n  [(set (match_operand:V4SI 0 \"register_operand\" \"\")\n-        (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"\")\n                       (match_operand:V4SI 2 \"register_operand\" \"\")]\n \t\t      UNSPEC_EXTEVEN_V4SI))]\n   \"TARGET_ALTIVEC\"\n@@ -2455,7 +2455,7 @@\n \n (define_expand \"vec_extract_evenv4sf\"\n  [(set (match_operand:V4SF 0 \"register_operand\" \"\")\n-        (unspec:V8HI [(match_operand:V4SF 1 \"register_operand\" \"\")\n+        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"\")\n                       (match_operand:V4SF 2 \"register_operand\" \"\")]\n                       UNSPEC_EXTEVEN_V4SF))]\n   \"TARGET_ALTIVEC\"\n@@ -2487,7 +2487,7 @@\n }\")\n \n (define_expand \"vec_extract_evenv8hi\"\n- [(set (match_operand:V4SI 0 \"register_operand\" \"\")\n+ [(set (match_operand:V8HI 0 \"register_operand\" \"\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"\")\n                       (match_operand:V8HI 2 \"register_operand\" \"\")]\n                       UNSPEC_EXTEVEN_V8HI))]\n@@ -2520,9 +2520,9 @@\n }\")\n \n (define_expand \"vec_extract_evenv16qi\"\n- [(set (match_operand:V4SI 0 \"register_operand\" \"\")\n-        (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"\")\n-                      (match_operand:V16QI 2 \"register_operand\" \"\")]\n+ [(set (match_operand:V16QI 0 \"register_operand\" \"\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"\")\n+                       (match_operand:V16QI 2 \"register_operand\" \"\")]\n                       UNSPEC_EXTEVEN_V16QI))]\n   \"TARGET_ALTIVEC\"\n   \"\n@@ -2554,7 +2554,7 @@\n \n (define_expand \"vec_extract_oddv4si\"\n  [(set (match_operand:V4SI 0 \"register_operand\" \"\")\n-        (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"\")\n                       (match_operand:V4SI 2 \"register_operand\" \"\")]\n                       UNSPEC_EXTODD_V4SI))]\n   \"TARGET_ALTIVEC\"\n@@ -2587,7 +2587,7 @@\n \n (define_expand \"vec_extract_oddv4sf\"\n  [(set (match_operand:V4SF 0 \"register_operand\" \"\")\n-        (unspec:V8HI [(match_operand:V4SF 1 \"register_operand\" \"\")\n+        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"\")\n                       (match_operand:V4SF 2 \"register_operand\" \"\")]\n                       UNSPEC_EXTODD_V4SF))]\n   \"TARGET_ALTIVEC\""}, {"sha": "a3a8e124dd37e7ce2af6f777b8694cc8dff0ca09", "filename": "gcc/config/rs6000/vector.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/08ae38e0f33eb78917983e36e335586518b07235/gcc%2Fconfig%2Frs6000%2Fvector.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/08ae38e0f33eb78917983e36e335586518b07235/gcc%2Fconfig%2Frs6000%2Fvector.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Fvector.md?ref=08ae38e0f33eb78917983e36e335586518b07235", "patch": "@@ -871,8 +871,8 @@\n ;; Under VSX, vectors of 4/8 byte alignments do not need to be aligned\n ;; since the load already handles it.\n (define_expand \"movmisalign<mode>\"\n- [(set (match_operand:VEC_N 0 \"vfloat_operand\" \"\")\n-       (match_operand:VEC_N 1 \"vfloat_operand\" \"\"))]\n+ [(set (match_operand:VEC_N 0 \"nonimmediate_operand\" \"\")\n+       (match_operand:VEC_N 1 \"any_operand\" \"\"))]\n  \"VECTOR_MEM_VSX_P (<MODE>mode) && TARGET_ALLOW_MOVMISALIGN\"\n  \"\")\n "}]}