verilog work "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/regfile.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/PC.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/memory.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/ID_EXEstage.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/EXE_WBstage.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/control.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/alu.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/pipelined_regfile_4stage.v"
verilog work "C:/Users/HTANANDA001/Downloads/lab3/lab3_codes/Four stage pipeline codes/test_bench_4_stage_pipeline.v"
verilog work "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v"
