

================================================================
== Vitis HLS Report for 'max_pooling'
================================================================
* Date:           Sun Jan 17 13:41:52 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn_hls_pynq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      793|      793|  7.930 us|  7.930 us|  793|  793|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool_for_rows_pool_for_cols  |      791|      791|        12|          4|          1|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 4, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_stream_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_stream_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln15 = br void" [05-Vitis-HLS/pool.cc:15]   --->   Operation 17 'br' 'br_ln15' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void, i8 %add_ln15, void %.split6" [05-Vitis-HLS/pool.cc:15]   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.91ns)   --->   "%add_ln15 = add i8 %indvar_flatten, i8 1" [05-Vitis-HLS/pool.cc:15]   --->   Operation 19 'add' 'add_ln15' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.55ns)   --->   "%icmp_ln15 = icmp_eq  i8 %indvar_flatten, i8 196" [05-Vitis-HLS/pool.cc:15]   --->   Operation 21 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.split6, void" [05-Vitis-HLS/pool.cc:15]   --->   Operation 22 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 23 [1/1] (3.56ns)   --->   "%conv_to_pool_stream_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %conv_to_pool_stream_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'conv_to_pool_stream_V_read' <Predicate = (!icmp_ln15)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>

State 4 <SV = 3> <Delay = 5.43>
ST_4 : Operation 24 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %conv_to_pool_stream_V_read, i32 1.17549e-38" [05-Vitis-HLS/pool.cc:28]   --->   Operation 24 'fcmp' 'tmp_1' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (3.56ns)   --->   "%conv_to_pool_stream_V_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %conv_to_pool_stream_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'read' 'conv_to_pool_stream_V_read_1' <Predicate = (!icmp_ln15)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>

State 5 <SV = 4> <Delay = 5.43>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %conv_to_pool_stream_V_read" [05-Vitis-HLS/pool.cc:28]   --->   Operation 26 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28, i32 23, i32 30" [05-Vitis-HLS/pool.cc:28]   --->   Operation 27 'partselect' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28" [05-Vitis-HLS/pool.cc:28]   --->   Operation 28 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp_ne  i8 %tmp, i8 255" [05-Vitis-HLS/pool.cc:28]   --->   Operation 29 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln15)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp_eq  i23 %trunc_ln28, i23 0" [05-Vitis-HLS/pool.cc:28]   --->   Operation 30 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln15)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %conv_to_pool_stream_V_read, i32 1.17549e-38" [05-Vitis-HLS/pool.cc:28]   --->   Operation 31 'fcmp' 'tmp_1' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (3.56ns)   --->   "%conv_to_pool_stream_V_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %conv_to_pool_stream_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'conv_to_pool_stream_V_read_2' <Predicate = (!icmp_ln15)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, i1 %icmp_ln28" [05-Vitis-HLS/pool.cc:28]   --->   Operation 33 'or' 'or_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, i1 %tmp_1" [05-Vitis-HLS/pool.cc:28]   --->   Operation 34 'and' 'and_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, i32 %conv_to_pool_stream_V_read, i32 1.17549e-38" [05-Vitis-HLS/pool.cc:28]   --->   Operation 35 'select' 'select_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 36 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %conv_to_pool_stream_V_read_1, i32 %select_ln28" [05-Vitis-HLS/pool.cc:28]   --->   Operation 36 'fcmp' 'tmp_4' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (3.56ns)   --->   "%conv_to_pool_stream_V_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %conv_to_pool_stream_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'read' 'conv_to_pool_stream_V_read_3' <Predicate = (!icmp_ln15)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>

State 7 <SV = 6> <Delay = 7.10>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast i32 %conv_to_pool_stream_V_read_1" [05-Vitis-HLS/pool.cc:28]   --->   Operation 38 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_1, i32 23, i32 30" [05-Vitis-HLS/pool.cc:28]   --->   Operation 39 'partselect' 'tmp_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1" [05-Vitis-HLS/pool.cc:28]   --->   Operation 40 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast i32 %select_ln28" [05-Vitis-HLS/pool.cc:28]   --->   Operation 41 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_2, i32 23, i32 30" [05-Vitis-HLS/pool.cc:28]   --->   Operation 42 'partselect' 'tmp_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 43 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp_ne  i8 %tmp_2, i8 255" [05-Vitis-HLS/pool.cc:28]   --->   Operation 44 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln15)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp_eq  i23 %trunc_ln28_1, i23 0" [05-Vitis-HLS/pool.cc:28]   --->   Operation 45 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln15)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, i1 %icmp_ln28_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 46 'or' 'or_ln28_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp_ne  i8 %tmp_3, i8 255" [05-Vitis-HLS/pool.cc:28]   --->   Operation 47 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln15)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp_eq  i23 %trunc_ln28_2, i23 0" [05-Vitis-HLS/pool.cc:28]   --->   Operation 48 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln15)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, i1 %icmp_ln28_4" [05-Vitis-HLS/pool.cc:28]   --->   Operation 49 'or' 'or_ln28_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, i1 %or_ln28_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 50 'and' 'and_ln28_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %conv_to_pool_stream_V_read_1, i32 %select_ln28" [05-Vitis-HLS/pool.cc:28]   --->   Operation 51 'fcmp' 'tmp_4' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, i1 %tmp_4" [05-Vitis-HLS/pool.cc:28]   --->   Operation 52 'and' 'and_ln28_2' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, i32 %conv_to_pool_stream_V_read_1, i32 %select_ln28" [05-Vitis-HLS/pool.cc:28]   --->   Operation 53 'select' 'select_ln28_1' <Predicate = (!icmp_ln15)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.43>
ST_9 : Operation 54 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %conv_to_pool_stream_V_read_2, i32 %select_ln28_1" [05-Vitis-HLS/pool.cc:28]   --->   Operation 54 'fcmp' 'tmp_7' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.10>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast i32 %conv_to_pool_stream_V_read_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 55 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_3, i32 23, i32 30" [05-Vitis-HLS/pool.cc:28]   --->   Operation 56 'partselect' 'tmp_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3" [05-Vitis-HLS/pool.cc:28]   --->   Operation 57 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast i32 %select_ln28_1" [05-Vitis-HLS/pool.cc:28]   --->   Operation 58 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_4, i32 23, i32 30" [05-Vitis-HLS/pool.cc:28]   --->   Operation 59 'partselect' 'tmp_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_4" [05-Vitis-HLS/pool.cc:28]   --->   Operation 60 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp_ne  i8 %tmp_5, i8 255" [05-Vitis-HLS/pool.cc:28]   --->   Operation 61 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln15)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp_eq  i23 %trunc_ln28_3, i23 0" [05-Vitis-HLS/pool.cc:28]   --->   Operation 62 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln15)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, i1 %icmp_ln28_6" [05-Vitis-HLS/pool.cc:28]   --->   Operation 63 'or' 'or_ln28_3' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (1.55ns)   --->   "%icmp_ln28_8 = icmp_ne  i8 %tmp_6, i8 255" [05-Vitis-HLS/pool.cc:28]   --->   Operation 64 'icmp' 'icmp_ln28_8' <Predicate = (!icmp_ln15)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (2.44ns)   --->   "%icmp_ln28_9 = icmp_eq  i23 %trunc_ln28_4, i23 0" [05-Vitis-HLS/pool.cc:28]   --->   Operation 65 'icmp' 'icmp_ln28_9' <Predicate = (!icmp_ln15)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, i1 %icmp_ln28_8" [05-Vitis-HLS/pool.cc:28]   --->   Operation 66 'or' 'or_ln28_4' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, i1 %or_ln28_4" [05-Vitis-HLS/pool.cc:28]   --->   Operation 67 'and' 'and_ln28_3' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %conv_to_pool_stream_V_read_2, i32 %select_ln28_1" [05-Vitis-HLS/pool.cc:28]   --->   Operation 68 'fcmp' 'tmp_7' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, i1 %tmp_7" [05-Vitis-HLS/pool.cc:28]   --->   Operation 69 'and' 'and_ln28_4' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, i32 %conv_to_pool_stream_V_read_2, i32 %select_ln28_1" [05-Vitis-HLS/pool.cc:28]   --->   Operation 70 'select' 'select_ln28_2' <Predicate = (!icmp_ln15)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast i32 %conv_to_pool_stream_V_read_3" [05-Vitis-HLS/pool.cc:28]   --->   Operation 71 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_5, i32 23, i32 30" [05-Vitis-HLS/pool.cc:28]   --->   Operation 72 'partselect' 'tmp_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_5" [05-Vitis-HLS/pool.cc:28]   --->   Operation 73 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (1.55ns)   --->   "%icmp_ln28_10 = icmp_ne  i8 %tmp_8, i8 255" [05-Vitis-HLS/pool.cc:28]   --->   Operation 74 'icmp' 'icmp_ln28_10' <Predicate = (!icmp_ln15)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (2.44ns)   --->   "%icmp_ln28_11 = icmp_eq  i23 %trunc_ln28_5, i23 0" [05-Vitis-HLS/pool.cc:28]   --->   Operation 75 'icmp' 'icmp_ln28_11' <Predicate = (!icmp_ln15)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.43>
ST_11 : Operation 76 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %conv_to_pool_stream_V_read_3, i32 %select_ln28_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 76 'fcmp' 'tmp_s' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.10>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast i32 %select_ln28_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 77 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_6, i32 23, i32 30" [05-Vitis-HLS/pool.cc:28]   --->   Operation 78 'partselect' 'tmp_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_6" [05-Vitis-HLS/pool.cc:28]   --->   Operation 79 'trunc' 'trunc_ln28_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, i1 %icmp_ln28_10" [05-Vitis-HLS/pool.cc:28]   --->   Operation 80 'or' 'or_ln28_5' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln28_12 = icmp_ne  i8 %tmp_9, i8 255" [05-Vitis-HLS/pool.cc:28]   --->   Operation 81 'icmp' 'icmp_ln28_12' <Predicate = (!icmp_ln15)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (2.44ns)   --->   "%icmp_ln28_13 = icmp_eq  i23 %trunc_ln28_6, i23 0" [05-Vitis-HLS/pool.cc:28]   --->   Operation 82 'icmp' 'icmp_ln28_13' <Predicate = (!icmp_ln15)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, i1 %icmp_ln28_12" [05-Vitis-HLS/pool.cc:28]   --->   Operation 83 'or' 'or_ln28_6' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, i1 %or_ln28_6" [05-Vitis-HLS/pool.cc:28]   --->   Operation 84 'and' 'and_ln28_5' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %conv_to_pool_stream_V_read_3, i32 %select_ln28_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 85 'fcmp' 'tmp_s' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, i1 %tmp_s" [05-Vitis-HLS/pool.cc:28]   --->   Operation 86 'and' 'and_ln28_6' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, i32 %conv_to_pool_stream_V_read_3, i32 %select_ln28_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 87 'select' 'select_ln28_3' <Predicate = (!icmp_ln15)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.62>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pool_for_rows_pool_for_cols_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 89 'speclooptripcount' 'empty' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [05-Vitis-HLS/pool.cc:12]   --->   Operation 91 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (3.62ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %pool_to_flat_stream_V, i32 %select_ln28_3" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'write' 'write_ln174' <Predicate = (!icmp_ln15)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [05-Vitis-HLS/pool.cc:35]   --->   Operation 94 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.5ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', 05-Vitis-HLS/pool.cc:15) with incoming values : ('add_ln15', 05-Vitis-HLS/pool.cc:15) [7]  (1.59 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', 05-Vitis-HLS/pool.cc:15) with incoming values : ('add_ln15', 05-Vitis-HLS/pool.cc:15) [7]  (0 ns)
	'add' operation ('add_ln15', 05-Vitis-HLS/pool.cc:15) [8]  (1.92 ns)

 <State 3>: 3.56ns
The critical path consists of the following:
	fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [17]  (3.56 ns)

 <State 4>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', 05-Vitis-HLS/pool.cc:28) [24]  (5.43 ns)

 <State 5>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', 05-Vitis-HLS/pool.cc:28) [24]  (5.43 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'or' operation ('or_ln28', 05-Vitis-HLS/pool.cc:28) [23]  (0 ns)
	'and' operation ('and_ln28', 05-Vitis-HLS/pool.cc:28) [25]  (0 ns)
	'select' operation ('select_ln28', 05-Vitis-HLS/pool.cc:28) [26]  (0.978 ns)
	'fcmp' operation ('tmp_4', 05-Vitis-HLS/pool.cc:28) [41]  (5.43 ns)

 <State 7>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', 05-Vitis-HLS/pool.cc:28) [41]  (5.43 ns)
	'and' operation ('and_ln28_2', 05-Vitis-HLS/pool.cc:28) [42]  (0.978 ns)
	'select' operation ('select_ln28_1', 05-Vitis-HLS/pool.cc:28) [43]  (0.698 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', 05-Vitis-HLS/pool.cc:28) [58]  (5.43 ns)

 <State 10>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', 05-Vitis-HLS/pool.cc:28) [58]  (5.43 ns)
	'and' operation ('and_ln28_4', 05-Vitis-HLS/pool.cc:28) [59]  (0.978 ns)
	'select' operation ('select_ln28_2', 05-Vitis-HLS/pool.cc:28) [60]  (0.698 ns)

 <State 11>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', 05-Vitis-HLS/pool.cc:28) [75]  (5.43 ns)

 <State 12>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', 05-Vitis-HLS/pool.cc:28) [75]  (5.43 ns)
	'and' operation ('and_ln28_6', 05-Vitis-HLS/pool.cc:28) [76]  (0.978 ns)
	'select' operation ('select_ln28_3', 05-Vitis-HLS/pool.cc:28) [77]  (0.698 ns)

 <State 13>: 3.63ns
The critical path consists of the following:
	fifo write on port 'pool_to_flat_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [78]  (3.63 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
