Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: Controlunit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Controlunit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Controlunit"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Controlunit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/Controlunit is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/Controlunit.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/Controlunit.vhd".
WARNING:HDLParsers:3607 - Unit work/Controlunit/Behavioral is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/Controlunit.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/Controlunit.vhd".
WARNING:HDLParsers:3607 - Unit work/AddSub is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/AddSub.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/AddSub.vhd".
WARNING:HDLParsers:3607 - Unit work/AddSub/Behavioral is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/AddSub.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/AddSub.vhd".
WARNING:HDLParsers:3607 - Unit work/ArrayDivider is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/ArrayDivider.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/ArrayDivider.vhd".
WARNING:HDLParsers:3607 - Unit work/ArrayDivider/ArrayDividerA is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/ArrayDivider.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/ArrayDivider.vhd".
WARNING:HDLParsers:3607 - Unit work/B2BCD is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/B2BCD.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/B2BCD.vhd".
WARNING:HDLParsers:3607 - Unit work/B2BCD/B2BCDA is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/B2BCD.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/B2BCD.vhd".
WARNING:HDLParsers:3607 - Unit work/PM4 is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/PM4.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/PM4.vhd".
WARNING:HDLParsers:3607 - Unit work/PM4/PM4A is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/PM4.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/PM4.vhd".
WARNING:HDLParsers:3607 - Unit work/FA is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/FA.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/FA.vhd".
WARNING:HDLParsers:3607 - Unit work/FA/FAA is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/FA.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/FA.vhd".
WARNING:HDLParsers:3607 - Unit work/FAdiv is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/FAdiv.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/FAdiv.vhd".
WARNING:HDLParsers:3607 - Unit work/FAdiv/FAdivA is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/FAdiv.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/FAdiv.vhd".
WARNING:HDLParsers:3607 - Unit work/PA4add is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/PA4.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/PA4.vhd".
WARNING:HDLParsers:3607 - Unit work/PA4add/PA4AA is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/PA4.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/PA4.vhd".
WARNING:HDLParsers:3607 - Unit work/FAadder is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/FAadder.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/FAadder.vhd".
WARNING:HDLParsers:3607 - Unit work/FAadder/FAAA is now defined in a different file.  It was defined in "C:/Users/Gllamas/Documents/ECE424L/Calculator/FAadder.vhd", and is now defined in "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/FAadder.vhd".
Compiling vhdl file "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/FAadder.vhd" in Library work.
Architecture faaa of Entity faadder is up to date.
Compiling vhdl file "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/PA4.vhd" in Library work.
Architecture pa4aa of Entity pa4add is up to date.
Compiling vhdl file "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/FAdiv.vhd" in Library work.
Architecture fadiva of Entity fadiv is up to date.
Compiling vhdl file "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/FA.vhd" in Library work.
Architecture faa of Entity fa is up to date.
Compiling vhdl file "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/PM4.vhd" in Library work.
Architecture pm4a of Entity pm4 is up to date.
Compiling vhdl file "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/ArrayDivider.vhd" in Library work.
Architecture arraydividera of Entity arraydivider is up to date.
Compiling vhdl file "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/AddSub.vhd" in Library work.
Architecture behavioral of Entity addsub is up to date.
Compiling vhdl file "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/B2BCD.vhd" in Library work.
Architecture b2bcda of Entity b2bcd is up to date.
Compiling vhdl file "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/Controlunit.vhd" in Library work.
Entity <controlunit> compiled.
Entity <controlunit> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Controlunit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PM4> in library <work> (architecture <pm4a>).

Analyzing hierarchy for entity <ArrayDivider> in library <work> (architecture <arraydividera>).

Analyzing hierarchy for entity <AddSub> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <B2BCD> in library <work> (architecture <b2bcda>).

Analyzing hierarchy for entity <FA> in library <work> (architecture <faa>).

Analyzing hierarchy for entity <FAdiv> in library <work> (architecture <fadiva>).

Analyzing hierarchy for entity <PA4add> in library <work> (architecture <pa4aa>).

Analyzing hierarchy for entity <FAadder> in library <work> (architecture <faaa>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Controlunit> in library <work> (Architecture <behavioral>).
Entity <Controlunit> analyzed. Unit <Controlunit> generated.

Analyzing Entity <PM4> in library <work> (Architecture <pm4a>).
Entity <PM4> analyzed. Unit <PM4> generated.

Analyzing Entity <FA> in library <work> (Architecture <faa>).
Entity <FA> analyzed. Unit <FA> generated.

Analyzing Entity <ArrayDivider> in library <work> (Architecture <arraydividera>).
Entity <ArrayDivider> analyzed. Unit <ArrayDivider> generated.

Analyzing Entity <FAdiv> in library <work> (Architecture <fadiva>).
Entity <FAdiv> analyzed. Unit <FAdiv> generated.

Analyzing Entity <AddSub> in library <work> (Architecture <behavioral>).
Entity <AddSub> analyzed. Unit <AddSub> generated.

Analyzing Entity <PA4add> in library <work> (Architecture <pa4aa>).
Entity <PA4add> analyzed. Unit <PA4add> generated.

Analyzing Entity <FAadder> in library <work> (Architecture <faaa>).
Entity <FAadder> analyzed. Unit <FAadder> generated.

Analyzing Entity <B2BCD> in library <work> (Architecture <b2bcda>).
Entity <B2BCD> analyzed. Unit <B2BCD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <B2BCD>.
    Related source file is "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/B2BCD.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <PD0>.
    Found 4-bit register for signal <PD1>.
    Found 4-bit register for signal <PD2>.
    Found 4-bit register for signal <QD0>.
    Found 4-bit register for signal <QD1>.
    Found 4-bit register for signal <RD0>.
    Found 4-bit register for signal <RD1>.
    Found 8-bit register for signal <A>.
    Found 8-bit subtractor for signal <A$share0000> created at line 36.
    Found 4-bit register for signal <D1>.
    Found 4-bit adder for signal <D1$share0000> created at line 36.
    Found 4-bit register for signal <D2>.
    Found 4-bit adder for signal <D2$addsub0000> created at line 39.
    Found 8-bit comparator greater for signal <state$cmp_gt0000> created at line 38.
    Found 8-bit comparator greater for signal <state$cmp_gt0001> created at line 40.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  44 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <B2BCD> synthesized.


Synthesizing Unit <FA>.
    Related source file is "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/FA.vhd".
    Found 1-bit xor3 for signal <sout>.
    Summary:
	inferred   1 Xor(s).
Unit <FA> synthesized.


Synthesizing Unit <FAdiv>.
    Related source file is "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/FAdiv.vhd".
    Found 1-bit xor3 for signal <Sout>.
    Found 1-bit xor2 for signal <x>.
    Summary:
	inferred   1 Xor(s).
Unit <FAdiv> synthesized.


Synthesizing Unit <FAadder>.
    Related source file is "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/FAadder.vhd".
    Found 1-bit xor3 for signal <s>.
    Summary:
	inferred   1 Xor(s).
Unit <FAadder> synthesized.


Synthesizing Unit <PM4>.
    Related source file is "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/PM4.vhd".
WARNING:Xst:653 - Signal <sin> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <cin> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <PM4> synthesized.


Synthesizing Unit <ArrayDivider>.
    Related source file is "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/ArrayDivider.vhd".
WARNING:Xst:653 - Signal <sin> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <bi> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:646 - Signal <S3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <S2<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <S1<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <S<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ArrayDivider> synthesized.


Synthesizing Unit <PA4add>.
    Related source file is "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/PA4.vhd".
    Found 1-bit xor2 for signal <ov>.
Unit <PA4add> synthesized.


Synthesizing Unit <AddSub>.
    Related source file is "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/AddSub.vhd".
WARNING:Xst:646 - Signal <ov> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit xor2 for signal <z>.
Unit <AddSub> synthesized.


Synthesizing Unit <Controlunit>.
    Related source file is "C:/Users/Josue Llamas/Desktop/ECE/ECE424L/Calculator/Controlunit.vhd".
Unit <Controlunit> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 10
 4-bit register                                        : 9
 8-bit register                                        : 1
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Xors                                                 : 54
 1-bit xor2                                            : 17
 1-bit xor3                                            : 36
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <dev4/state/FSM> on signal <state[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00001
 s1    | 00010
 s2    | 00100
 s3    | 01000
 s4    | 10000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 44
 Flip-Flops                                            : 44
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Xors                                                 : 54
 1-bit xor2                                            : 17
 1-bit xor3                                            : 36
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Controlunit> ...

Optimizing unit <B2BCD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Controlunit, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Controlunit.ngr
Top Level Output File Name         : Controlunit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 147
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 22
#      LUT3                        : 18
#      LUT3_D                      : 1
#      LUT4                        : 77
#      LUT4_D                      : 4
#      LUT4_L                      : 4
#      MUXCY                       : 6
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 7
# FlipFlops/Latches                : 49
#      FD                          : 9
#      FDE                         : 28
#      FDS                         : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 9
#      OBUF                        : 28
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       71  out of   4656     1%  
 Number of Slice Flip Flops:             49  out of   9312     0%  
 Number of 4 input LUTs:                128  out of   9312     1%  
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    232    16%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 49    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.536ns (Maximum Frequency: 132.698MHz)
   Minimum input arrival time before clock: 15.213ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.536ns (frequency: 132.698MHz)
  Total number of paths / destination ports: 1051 / 89
-------------------------------------------------------------------------
Delay:               7.536ns (Levels of Logic = 11)
  Source:            dev4/A_2 (FF)
  Destination:       dev4/A_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: dev4/A_2 to dev4/A_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             10   0.514   0.819  dev4/A_2 (dev4/A_2)
     LUT3_D:I1->LO         1   0.612   0.103  dev4/state_cmp_gt00001_SW0 (N105)
     LUT4:I3->O           10   0.612   0.780  dev4/state_cmp_gt00001 (dev4/state_cmp_gt0000)
     LUT3:I2->O            1   0.612   0.000  dev4/Msub_A_share0000_lut<1> (dev4/Msub_A_share0000_lut<1>)
     MUXCY:S->O            1   0.404   0.000  dev4/Msub_A_share0000_cy<1> (dev4/Msub_A_share0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  dev4/Msub_A_share0000_cy<2> (dev4/Msub_A_share0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  dev4/Msub_A_share0000_cy<3> (dev4/Msub_A_share0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  dev4/Msub_A_share0000_cy<4> (dev4/Msub_A_share0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  dev4/Msub_A_share0000_cy<5> (dev4/Msub_A_share0000_cy<5>)
     MUXCY:CI->O           0   0.052   0.000  dev4/Msub_A_share0000_cy<6> (dev4/Msub_A_share0000_cy<6>)
     XORCY:CI->O           1   0.699   0.360  dev4/Msub_A_share0000_xor<7> (dev4/A_share0000<7>)
     LUT4:I3->O            1   0.612   0.357  dev4/A_mux0001<7>3 (dev4/A_mux0001<7>3)
     FDS:S                     0.795          dev4/A_7
    ----------------------------------------
    Total                      7.536ns (5.117ns logic, 2.418ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1879 / 18
-------------------------------------------------------------------------
Offset:              15.213ns (Levels of Logic = 14)
  Source:            a<2> (PAD)
  Destination:       dev4/A_0 (FF)
  Destination Clock: clk rising

  Data Path: a<2> to dev4/A_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.106   1.016  a_2_IBUF (a_2_IBUF)
     LUT2:I0->O            3   0.612   0.481  dev2/FA1/cout_and0002_SW0 (N49)
     LUT4:I2->O            5   0.612   0.568  dev2/FA1/cout_and0002 (Q<3>)
     LUT4:I2->O            2   0.612   0.383  dev2/FA7/cout1 (dev2/c2<2>)
     LUT4:I3->O            1   0.612   0.387  dev2/FA5/cout_SW2 (N80)
     LUT3:I2->O            8   0.612   0.712  dev2/FA5/cout (Q<2>)
     LUT3:I1->O            2   0.612   0.532  dev2/FA12/cout1 (dev2/c3<1>)
     LUT4:I0->O            2   0.612   0.383  dev2/FA11/cout1 (dev2/c3<2>)
     LUT4:I3->O            2   0.612   0.532  dev2/FA9/cout39 (dev2/FA9/cout39)
     LUT4:I0->O            4   0.612   0.502  dev2/FA9/cout84 (Q<1>)
     LUT4:I3->O            1   0.612   0.000  dev4/A_mux0001<0>95_SW0_SW0_F (N100)
     MUXF5:I0->O           1   0.278   0.360  dev4/A_mux0001<0>95_SW0_SW0 (N90)
     LUT4:I3->O            1   0.612   0.360  dev4/A_mux0001<0>95_SW0 (N76)
     LUT4:I3->O            1   0.612   0.000  dev4/A_mux0001<0>1281 (dev4/A_mux0001<0>128)
     FDS:D                     0.268          dev4/A_0
    ----------------------------------------
    Total                     15.213ns (8.996ns logic, 6.217ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            dev4/PD0_3 (FF)
  Destination:       PD0<3> (PAD)
  Source Clock:      clk rising

  Data Path: dev4/PD0_3 to PD0<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  dev4/PD0_3 (dev4/PD0_3)
     OBUF:I->O                 3.169          PD0_3_OBUF (PD0<3>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.01 secs
 
--> 

Total memory usage is 259552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    1 (   0 filtered)

