---
layout: page
permalink: /technology/asynchronous_logic
---

<div>
<content>
</content>
</div>
<div>
<content>
</content>
</div>

## Asynchronous-Logic

Async2Secure has employed the novel US patented Asynchronous-Logic Quasi-Delay-
Insensitive Sense-Amplifier Half-Buffer (SAHB) circuit design technique invented by Prof. Bah
Hwee Gwee and his PhD student, Dr. Kwen Siong Chong.

This technique provides highly secured Vertical and Horizontal Hiding simultaneously to
countermeasure against Side Channel Attacks.

The details of this SAHB technology are as follows:

1.  Dual-Rail Encoding
2.  Power dominant SA block
3.  Operational robustness
4.  Customized for low power/area/delay overheads

Over the years, we have successfully prototyped and measured some IC chips. Their
measurement results have been published in well-recognized IC design journals and
conferences.

<div class="container">
    <div class="row">
        <div class="col-sm">
            <img class="mx-auto d-block" src="/assets/technology/async_logics/image--062.png" width="80%" height="80%">
            <p class="text-center">SAHB Evaluation Block</p>
        </div>
        <div class="col-sm">
            <img class="mx-auto d-block" src="/assets/technology/async_logics/image--063.png" width="80%" height="80%">
             <p class="text-center">SAHB Sense Amplifier Block</p>
        </div>
    </div>
</div>

<div class="container">
    <div class="row">
        <div class="col-sm">
            <img class="mx-auto d-block" src="/assets/technology/async_logics/rsz_image--043.png" width="80%" height="80%">
            <p class="text-center">Adaptive VDD System</p>
        </div>
        <div class="col-sm">
            <img class="mx-auto d-block" src="/assets/technology/async_logics/image--059.png" width="80%" height="80%">
             <p class="text-center">Filter Bank</p>
        </div>
                <div class="col-sm">
            <img class="mx-auto d-block" src="/assets/technology/async_logics/image--060.jpg" width="80%" height="80%">
             <p class="text-center">64-Bit Adder</p>
        </div>
                <div class="col-sm">
            <img class="mx-auto d-block" src="/assets/technology/async_logics/image--061.jpg" width="80%" height="80%">
             <p class="text-center">16-Bit NoC Router</p>
        </div>
    </div>
</div>

<br>
## Filed Patents

1.  J.S. Chang, B.H. Gwee and K.S. Chong, “Digital Cell,” US Patent No. US 8,994,406 B2, File on, 19 Dec 2012, Granted on
    31 Mar 2015.
2.  J.S. Chang, B.H. Gwee and K.S. Chong, “Asynchronous-Logic for Full Dynamic Voltage Scaling,” US Patent No. US
    8,791,717 B2, File on, 14 Jul 2011, Granted on 29 Jul 2014.
3.  J.S. Chang, B.H. Gwee and K.S. Chong, “Dual-Rail Asynchronous-Logic Quasi-Delay-Insensitive (QDI) Pre-Charged Static
    Digital Circuits,” US Provisional Patent Application, 19 Jan 2012.
4.  J.S. Chang, B.H. Gwee and K.S. Chong, “Sense-Amplifier Quasi-Delay-Insensitive (SAQDI) Asynchronous-Logic,” US
    Provisional Patent Application No. 61/577,367, 19 Dec 2011.

## Published Papers

1. W.G. Ho, K.-S. Chong, K.Z.L. Ne, and B.H. Gwee, “Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer
   Approach for NoC Router Design,” IEEE Transactions on Very Large Scale Integration Systems, v26, n1, pp. 196-200, Jan
2.
3. K.S. Chong, W.G. Ho, T. Lin, B.H. Gwee, and J.S. Chang, “Sense-Amplifier Half-Buffer (SAHB): A Low Power High-
   Performance Asynchronous-Logic QDI Cell Template,” IEEE Transactions on Very Large Scale Integration Systems,
   (Regular Paper), v25, n2, pp. 402-415, Feb 2017.
4. W.G. Ho, K.S. Chong, K. Z. L. Ne, B.H. Gwee and J.S. Chang, “Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-
   Buffer Approach for NoC Router Design,” IEEE International Symposium on Circuits and Systems, ISCAS’2018, Florence,
   Italy 27-30 May 2018.
5. W.G. Ho, K.S. Chong, B.H. Gwee and J.S. Chang, “Low-Power High Speed Robust Asynchronous-Logic QDI Sense
   Amplifier Half-Buffer Circuits for Power Management Applications,” IEEE International Symposium on Circuits and
   Systems, ISCAS’2017, Baltimore, Maryland, USA, 28-31 May 2017.
6. W.G. Ho, K.S. Chong, T. Lin, B.H. Gwee and J.S. Chang, “Energy-Delay Efficient Asynchronous-Logic 16x16-Bit Pipelined
   Multiplier Based on Sense Amplifier-Based Pass Transistor Logic,” IEEE International Symposium on Circuits and Systems,
   ISCAS’2012, pp. 492-495, Seoul, Korea, 20-23 May 2012.
7. W.G. Ho, K.S. Chong, B.H. Gwee, J.S. Chang, Y. Sun, K.L. Chang, “Improved Asynchronous-Logic Dual-Rail Sense
   Amplifier-Based Pass Transistor Logic with High Speed and Low Power Operation,” IEEE International Symposium on
   Circuits and Systems, ISCAS’2011, pp. 1936-1939, Rio de Janeiro, Brazil, 15-18 May 2011.
