

================================================================
== Vivado HLS Report for 'Loop_Border_proc'
================================================================
* Date:           Fri Nov  5 09:20:00 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj_conv
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 4.628 ns |   0.83 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        2|  2070606| 13.320 ns | 13.790 ms |    2|  2070606|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- Border_L  |        0|  2070604|         5|          1|          1| 0 ~ 2070601 |    yes   |
        +------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      4|        0|      622|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        4|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      120|    -|
|Register             |        0|      -|      636|       96|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        4|      4|      636|      838|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |borderbuf_U  |Loop_Border_proc_lbW  |        4|  0|   0|    0|  1910|   32|     1|        61120|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |        4|  0|   0|    0|  1910|   32|     1|        61120|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_208_p2                   |     *    |      4|  0|  20|          32|          32|
    |add_ln175_1_fu_267_p2             |     +    |      0|  0|  11|          11|           1|
    |add_ln175_fu_261_p2               |     +    |      0|  0|  64|          64|           1|
    |add_ln179_fu_194_p2               |     +    |      0|  0|  32|          32|           4|
    |add_ln189_fu_182_p2               |     +    |      0|  0|  32|          32|           5|
    |add_ln196_fu_188_p2               |     +    |      0|  0|  32|          32|           4|
    |add_ln199_fu_408_p2               |     +    |      0|  0|  11|          11|           4|
    |j_fu_349_p2                       |     +    |      0|  0|  11|          11|           1|
    |and_ln179_1_fu_302_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln179_fu_235_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln196_fu_429_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op58_read_state3     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln175_fu_256_p2              |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln176_fu_251_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln179_1_fu_224_p2            |   icmp   |      0|  0|  13|          11|           3|
    |icmp_ln179_2_fu_230_p2            |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln179_3_fu_285_p2            |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln179_4_fu_291_p2            |   icmp   |      0|  0|  13|          11|           3|
    |icmp_ln179_5_fu_297_p2            |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln179_fu_218_p2              |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln182_fu_334_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln186_fu_373_p2              |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln189_fu_339_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln194_fu_403_p2              |   icmp   |      0|  0|  13|          11|           3|
    |icmp_ln196_fu_344_p2              |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln179_1_fu_308_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln179_fu_241_p2                |    or    |      0|  0|   2|           1|           1|
    |dst_V_TDATA_int                   |  select  |      0|  0|  32|           1|          32|
    |l_edge_pix_fu_386_p3              |  select  |      0|  0|  32|           1|          32|
    |pix_out_8_fu_434_p3               |  select  |      0|  0|  32|           1|          32|
    |select_ln175_1_fu_314_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln175_2_fu_326_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln175_fu_277_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln186_fu_378_p3            |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln194_fu_424_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      4|  0| 622|         570|         488|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |dst_V_TDATA_blk_n        |   9|          2|    1|          2|
    |height_blk_n             |   9|          2|    1|          2|
    |i6_0_i_i_i_reg_160       |   9|          2|   11|         22|
    |indvar_flatten_reg_149   |   9|          2|   64|        128|
    |j_0_i_i_i_reg_171        |   9|          2|   11|         22|
    |vconv_V_blk_n            |   9|          2|    1|          2|
    |vconv_xlim_loc_blk_n     |   9|          2|    1|          2|
    |width_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 120|         26|   95|        192|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln179_reg_490                   |  32|   0|   32|          0|
    |add_ln189_reg_480                   |  32|   0|   32|          0|
    |add_ln196_reg_485                   |  32|   0|   32|          0|
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |bound_reg_496                       |  64|   0|   64|          0|
    |i6_0_i_i_i_reg_160                  |  11|   0|   11|          0|
    |icmp_ln175_reg_501                  |   1|   0|    1|          0|
    |icmp_ln182_reg_527                  |   1|   0|    1|          0|
    |icmp_ln189_reg_531                  |   1|   0|    1|          0|
    |icmp_ln189_reg_531_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln194_reg_546                  |   1|   0|    1|          0|
    |icmp_ln196_reg_536                  |   1|   0|    1|          0|
    |indvar_flatten_reg_149              |  64|   0|   64|          0|
    |j_0_i_i_i_reg_171                   |  11|   0|   11|          0|
    |pix_out_1_fu_86                     |  32|   0|   32|          0|
    |pix_out_fu_82                       |  32|   0|   32|          0|
    |r_edge_pix_fu_78                    |  32|   0|   32|          0|
    |select_ln175_1_reg_518              |   1|   0|    1|          0|
    |select_ln175_reg_510                |  11|   0|   11|          0|
    |select_ln175_reg_510_pp0_iter1_reg  |  11|   0|   11|          0|
    |vconv_xlim_loc_read_reg_475         |  32|   0|   32|          0|
    |width_read_reg_470                  |  32|   0|   32|          0|
    |icmp_ln175_reg_501                  |  64|  32|    1|          0|
    |icmp_ln196_reg_536                  |  64|  32|    1|          0|
    |select_ln175_1_reg_518              |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 636|  96|  447|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | Loop_Border_proc | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | Loop_Border_proc | return value |
|ap_start                |  in |    1| ap_ctrl_hs | Loop_Border_proc | return value |
|ap_done                 | out |    1| ap_ctrl_hs | Loop_Border_proc | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | Loop_Border_proc | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | Loop_Border_proc | return value |
|ap_ready                | out |    1| ap_ctrl_hs | Loop_Border_proc | return value |
|width_dout              |  in |   32|   ap_fifo  |       width      |    pointer   |
|width_empty_n           |  in |    1|   ap_fifo  |       width      |    pointer   |
|width_read              | out |    1|   ap_fifo  |       width      |    pointer   |
|height_dout             |  in |   32|   ap_fifo  |      height      |    pointer   |
|height_empty_n          |  in |    1|   ap_fifo  |      height      |    pointer   |
|height_read             | out |    1|   ap_fifo  |      height      |    pointer   |
|dst_V_TDATA             | out |   32|    axis    |       dst_V      |    pointer   |
|dst_V_TVALID            | out |    1|    axis    |       dst_V      |    pointer   |
|dst_V_TREADY            |  in |    1|    axis    |       dst_V      |    pointer   |
|vconv_xlim_loc_dout     |  in |   32|   ap_fifo  |  vconv_xlim_loc  |    pointer   |
|vconv_xlim_loc_empty_n  |  in |    1|   ap_fifo  |  vconv_xlim_loc  |    pointer   |
|vconv_xlim_loc_read     | out |    1|   ap_fifo  |  vconv_xlim_loc  |    pointer   |
|vconv_V_dout            |  in |   32|   ap_fifo  |      vconv_V     |    pointer   |
|vconv_V_empty_n         |  in |    1|   ap_fifo  |      vconv_V     |    pointer   |
|vconv_V_read            | out |    1|   ap_fifo  |      vconv_V     |    pointer   |
+------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.62>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_edge_pix = alloca i32"   --->   Operation 8 'alloca' 'r_edge_pix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pix_out = alloca i32"   --->   Operation 9 'alloca' 'pix_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pix_out_1 = alloca i32"   --->   Operation 10 'alloca' 'pix_out_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dst_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.15ns)   --->   "%borderbuf = alloca [1910 x i32], align 16" [conv.cpp:129->conv.cpp:239]   --->   Operation 13 'alloca' 'borderbuf' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%width_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %width)" [conv.cpp:196->conv.cpp:239]   --->   Operation 17 'read' 'width_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.45ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height)" [conv.cpp:179->conv.cpp:239]   --->   Operation 18 'read' 'height_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (1.45ns)   --->   "%vconv_xlim_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %vconv_xlim_loc)"   --->   Operation 19 'read' 'vconv_xlim_loc_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.66ns)   --->   "%add_ln189 = add nsw i32 %width_read, -11" [conv.cpp:189->conv.cpp:239]   --->   Operation 20 'add' 'add_ln189' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.66ns)   --->   "%add_ln196 = add nsw i32 %width_read, -6" [conv.cpp:196->conv.cpp:239]   --->   Operation 21 'add' 'add_ln196' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.66ns)   --->   "%add_ln179 = add nsw i32 %height_read, -5" [conv.cpp:179->conv.cpp:239]   --->   Operation 22 'add' 'add_ln179' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cast = zext i32 %height_read to i64" [conv.cpp:179->conv.cpp:239]   --->   Operation 23 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %width_read to i64" [conv.cpp:196->conv.cpp:239]   --->   Operation 24 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast1, %cast" [conv.cpp:196->conv.cpp:239]   --->   Operation 25 'mul' 'bound' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.60ns)   --->   "br label %0" [conv.cpp:175->conv.cpp:239]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %add_ln175, %hls_label_0_end ]" [conv.cpp:175->conv.cpp:239]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i6_0_i_i_i = phi i11 [ 0, %entry ], [ %select_ln175_2, %hls_label_0_end ]" [conv.cpp:175->conv.cpp:239]   --->   Operation 28 'phi' 'i6_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_0_i_i_i = phi i11 [ 0, %entry ], [ %j, %hls_label_0_end ]"   --->   Operation 29 'phi' 'j_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln175_1 = zext i11 %i6_0_i_i_i to i32" [conv.cpp:175->conv.cpp:239]   --->   Operation 30 'zext' 'zext_ln175_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.61ns)   --->   "%icmp_ln179 = icmp eq i11 %i6_0_i_i_i, 0" [conv.cpp:179->conv.cpp:239]   --->   Operation 31 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln179_1 = icmp ugt i11 %i6_0_i_i_i, 5" [conv.cpp:179->conv.cpp:239]   --->   Operation 32 'icmp' 'icmp_ln179_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%icmp_ln179_2 = icmp slt i32 %zext_ln175_1, %add_ln179" [conv.cpp:179->conv.cpp:239]   --->   Operation 33 'icmp' 'icmp_ln179_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln179)   --->   "%and_ln179 = and i1 %icmp_ln179_2, %icmp_ln179_1" [conv.cpp:179->conv.cpp:239]   --->   Operation 34 'and' 'and_ln179' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln179 = or i1 %icmp_ln179, %and_ln179" [conv.cpp:179->conv.cpp:239]   --->   Operation 35 'or' 'or_ln179' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i11 %j_0_i_i_i to i32" [conv.cpp:176->conv.cpp:239]   --->   Operation 36 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.85ns)   --->   "%icmp_ln176 = icmp slt i32 %zext_ln176, %width_read" [conv.cpp:176->conv.cpp:239]   --->   Operation 37 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.06ns)   --->   "%icmp_ln175 = icmp eq i64 %indvar_flatten, %bound" [conv.cpp:175->conv.cpp:239]   --->   Operation 38 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.84ns)   --->   "%add_ln175 = add i64 %indvar_flatten, 1" [conv.cpp:175->conv.cpp:239]   --->   Operation 39 'add' 'add_ln175' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln175, label %.exit, label %hls_label_0_begin" [conv.cpp:175->conv.cpp:239]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.53ns)   --->   "%add_ln175_1 = add i11 %i6_0_i_i_i, 1" [conv.cpp:175->conv.cpp:239]   --->   Operation 41 'add' 'add_ln175_1' <Predicate = (!icmp_ln175)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i11 %add_ln175_1 to i32" [conv.cpp:175->conv.cpp:239]   --->   Operation 42 'zext' 'zext_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.30ns)   --->   "%select_ln175 = select i1 %icmp_ln176, i11 %j_0_i_i_i, i11 0" [conv.cpp:175->conv.cpp:239]   --->   Operation 43 'select' 'select_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.61ns)   --->   "%icmp_ln179_3 = icmp eq i11 %add_ln175_1, 0" [conv.cpp:179->conv.cpp:239]   --->   Operation 44 'icmp' 'icmp_ln179_3' <Predicate = (!icmp_ln175)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.61ns)   --->   "%icmp_ln179_4 = icmp ugt i11 %add_ln175_1, 5" [conv.cpp:179->conv.cpp:239]   --->   Operation 45 'icmp' 'icmp_ln179_4' <Predicate = (!icmp_ln175)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.85ns)   --->   "%icmp_ln179_5 = icmp slt i32 %zext_ln175, %add_ln179" [conv.cpp:179->conv.cpp:239]   --->   Operation 46 'icmp' 'icmp_ln179_5' <Predicate = (!icmp_ln175)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln175_1)   --->   "%and_ln179_1 = and i1 %icmp_ln179_5, %icmp_ln179_4" [conv.cpp:179->conv.cpp:239]   --->   Operation 47 'and' 'and_ln179_1' <Predicate = (!icmp_ln175)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln175_1)   --->   "%or_ln179_1 = or i1 %icmp_ln179_3, %and_ln179_1" [conv.cpp:179->conv.cpp:239]   --->   Operation 48 'or' 'or_ln179_1' <Predicate = (!icmp_ln175)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln175_1 = select i1 %icmp_ln176, i1 %or_ln179, i1 %or_ln179_1" [conv.cpp:175->conv.cpp:239]   --->   Operation 49 'select' 'select_ln175_1' <Predicate = (!icmp_ln175)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln175_2 = zext i11 %select_ln175 to i32" [conv.cpp:175->conv.cpp:239]   --->   Operation 50 'zext' 'zext_ln175_2' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln175_2 = select i1 %icmp_ln176, i11 %i6_0_i_i_i, i11 %add_ln175_1" [conv.cpp:175->conv.cpp:239]   --->   Operation 51 'select' 'select_ln175_2' <Predicate = (!icmp_ln175)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %select_ln175_1, label %._crit_edge6.i.i.i, label %hls_label_0_end" [conv.cpp:179->conv.cpp:239]   --->   Operation 52 'br' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln182 = icmp slt i32 %zext_ln175_2, %vconv_xlim_loc_read" [conv.cpp:182->conv.cpp:239]   --->   Operation 53 'icmp' 'icmp_ln182' <Predicate = (!icmp_ln175 & select_ln175_1)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %1, label %._crit_edge9.i.i.i" [conv.cpp:182->conv.cpp:239]   --->   Operation 54 'br' <Predicate = (!icmp_ln175 & select_ln175_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.85ns)   --->   "%icmp_ln189 = icmp eq i32 %zext_ln175_2, %add_ln189" [conv.cpp:189->conv.cpp:239]   --->   Operation 55 'icmp' 'icmp_ln189' <Predicate = (!icmp_ln175 & select_ln175_1)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.85ns)   --->   "%icmp_ln196 = icmp slt i32 %zext_ln175_2, %add_ln196" [conv.cpp:196->conv.cpp:239]   --->   Operation 56 'icmp' 'icmp_ln196' <Predicate = (!icmp_ln175)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.53ns)   --->   "%j = add i11 %select_ln175, 1" [conv.cpp:176->conv.cpp:239]   --->   Operation 57 'add' 'j' <Predicate = (!icmp_ln175)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 58 [1/1] (1.45ns)   --->   "%tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %vconv_V)" [conv.cpp:183->conv.cpp:239]   --->   Operation 58 'read' 'tmp' <Predicate = (select_ln175_1 & icmp_ln182)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i11 %select_ln175 to i64" [conv.cpp:184->conv.cpp:239]   --->   Operation 59 'zext' 'zext_ln184' <Predicate = (select_ln175_1 & icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%borderbuf_addr = getelementptr inbounds [1910 x i32]* %borderbuf, i64 0, i64 %zext_ln184" [conv.cpp:184->conv.cpp:239]   --->   Operation 60 'getelementptr' 'borderbuf_addr' <Predicate = (select_ln175_1 & icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.15ns)   --->   "store i32 %tmp, i32* %borderbuf_addr, align 4" [conv.cpp:184->conv.cpp:239]   --->   Operation 61 'store' <Predicate = (select_ln175_1 & icmp_ln182)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store i32 %tmp, i32* %r_edge_pix" [conv.cpp:185->conv.cpp:239]   --->   Operation 62 'store' <Predicate = (select_ln175_1 & icmp_ln182)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.69>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%l_edge_pix_2 = load i32* %r_edge_pix" [conv.cpp:189->conv.cpp:239]   --->   Operation 63 'load' 'l_edge_pix_2' <Predicate = (select_ln175_1)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%pix_out_load = load i32* %pix_out" [conv.cpp:189->conv.cpp:239]   --->   Operation 64 'load' 'pix_out_load' <Predicate = (select_ln175_1 & !icmp_ln189)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%pix_out_1_load = load i32* %pix_out_1" [conv.cpp:186->conv.cpp:239]   --->   Operation 65 'load' 'pix_out_1_load' <Predicate = (select_ln175_1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.61ns)   --->   "%icmp_ln186 = icmp eq i11 %select_ln175, 0" [conv.cpp:186->conv.cpp:239]   --->   Operation 66 'icmp' 'icmp_ln186' <Predicate = (select_ln175_1)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.22ns)   --->   "%select_ln186 = select i1 %icmp_ln186, i32 %l_edge_pix_2, i32 %pix_out_1_load" [conv.cpp:186->conv.cpp:239]   --->   Operation 67 'select' 'select_ln186' <Predicate = (select_ln175_1)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.22ns)   --->   "%l_edge_pix = select i1 %icmp_ln189, i32 %l_edge_pix_2, i32 %pix_out_load" [conv.cpp:189->conv.cpp:239]   --->   Operation 68 'select' 'l_edge_pix' <Predicate = (select_ln175_1)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "store i32 %select_ln186, i32* %pix_out_1" [conv.cpp:192->conv.cpp:239]   --->   Operation 69 'store' <Predicate = (select_ln175_1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %l_edge_pix, i32* %pix_out" [conv.cpp:192->conv.cpp:239]   --->   Operation 70 'store' <Predicate = (select_ln175_1)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.61ns)   --->   "%icmp_ln194 = icmp ult i11 %select_ln175, 6" [conv.cpp:194->conv.cpp:239]   --->   Operation 71 'icmp' 'icmp_ln194' <Predicate = (!icmp_ln175)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.53ns)   --->   "%add_ln199 = add i11 %select_ln175, -5" [conv.cpp:199->conv.cpp:239]   --->   Operation 72 'add' 'add_ln199' <Predicate = (!icmp_ln175)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i11 %add_ln199 to i64" [conv.cpp:199->conv.cpp:239]   --->   Operation 73 'zext' 'zext_ln199' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%borderbuf_addr_1 = getelementptr inbounds [1910 x i32]* %borderbuf, i64 0, i64 %zext_ln199" [conv.cpp:199->conv.cpp:239]   --->   Operation 74 'getelementptr' 'borderbuf_addr_1' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (1.15ns)   --->   "%pix_out_7 = load i32* %borderbuf_addr_1, align 4" [conv.cpp:199->conv.cpp:239]   --->   Operation 75 'load' 'pix_out_7' <Predicate = (!icmp_ln175)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>

State 5 <SV = 4> <Delay = 1.38>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%pix_out_4 = load i32* %pix_out" [conv.cpp:196->conv.cpp:239]   --->   Operation 76 'load' 'pix_out_4' <Predicate = (!icmp_ln175 & !icmp_ln194)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%pix_out_6 = load i32* %pix_out_1" [conv.cpp:194->conv.cpp:239]   --->   Operation 77 'load' 'pix_out_6' <Predicate = (!icmp_ln175 & icmp_ln194)> <Delay = 0.00>
ST_5 : Operation 78 [1/2] (1.15ns)   --->   "%pix_out_7 = load i32* %borderbuf_addr_1, align 4" [conv.cpp:199->conv.cpp:239]   --->   Operation 78 'load' 'pix_out_7' <Predicate = (!icmp_ln175)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node pix_out_10)   --->   "%xor_ln194 = xor i1 %icmp_ln194, true" [conv.cpp:194->conv.cpp:239]   --->   Operation 79 'xor' 'xor_ln194' <Predicate = (!icmp_ln175 & !icmp_ln194)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node pix_out_10)   --->   "%and_ln196 = and i1 %icmp_ln196, %xor_ln194" [conv.cpp:196->conv.cpp:239]   --->   Operation 80 'and' 'and_ln196' <Predicate = (!icmp_ln175 & !icmp_ln194)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node pix_out_10)   --->   "%pix_out_8 = select i1 %and_ln196, i32 %pix_out_7, i32 %pix_out_4" [conv.cpp:196->conv.cpp:239]   --->   Operation 81 'select' 'pix_out_8' <Predicate = (!icmp_ln175 & !icmp_ln194)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.22ns) (out node of the LUT)   --->   "%pix_out_10 = select i1 %icmp_ln194, i32 %pix_out_6, i32 %pix_out_8" [conv.cpp:194->conv.cpp:239]   --->   Operation 82 'select' 'pix_out_10' <Predicate = (!icmp_ln175)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dst_V, i32 %pix_out_10)" [conv.cpp:201->conv.cpp:239]   --->   Operation 83 'write' <Predicate = (!icmp_ln175)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @Border_L_str)"   --->   Operation 84 'specloopname' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2070601, i64 0)"   --->   Operation 85 'speclooptripcount' 'empty' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_14_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [conv.cpp:176->conv.cpp:239]   --->   Operation 86 'specregionbegin' 'tmp_14_i_i' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv.cpp:178->conv.cpp:239]   --->   Operation 87 'specpipeline' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "br label %._crit_edge9.i.i.i" [conv.cpp:185->conv.cpp:239]   --->   Operation 88 'br' <Predicate = (select_ln175_1 & icmp_ln182)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [conv.cpp:192->conv.cpp:239]   --->   Operation 89 'br' <Predicate = (select_ln175_1)> <Delay = 0.00>
ST_6 : Operation 90 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dst_V, i32 %pix_out_10)" [conv.cpp:201->conv.cpp:239]   --->   Operation 90 'write' <Predicate = (!icmp_ln175)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_14_i_i)" [conv.cpp:202->conv.cpp:239]   --->   Operation 91 'specregionend' 'empty_16' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "br label %0" [conv.cpp:176->conv.cpp:239]   --->   Operation 92 'br' <Predicate = (!icmp_ln175)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 93 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vconv_xlim_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_edge_pix          (alloca           ) [ 00111110]
pix_out             (alloca           ) [ 00111110]
pix_out_1           (alloca           ) [ 00111110]
specinterface_ln0   (specinterface    ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
borderbuf           (alloca           ) [ 00111110]
specinterface_ln0   (specinterface    ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
width_read          (read             ) [ 00111110]
height_read         (read             ) [ 00000000]
vconv_xlim_loc_read (read             ) [ 00111110]
add_ln189           (add              ) [ 00111110]
add_ln196           (add              ) [ 00111110]
add_ln179           (add              ) [ 00111110]
cast                (zext             ) [ 00000000]
cast1               (zext             ) [ 00000000]
bound               (mul              ) [ 00111110]
br_ln175            (br               ) [ 01111110]
indvar_flatten      (phi              ) [ 00100000]
i6_0_i_i_i          (phi              ) [ 00100000]
j_0_i_i_i           (phi              ) [ 00100000]
zext_ln175_1        (zext             ) [ 00000000]
icmp_ln179          (icmp             ) [ 00000000]
icmp_ln179_1        (icmp             ) [ 00000000]
icmp_ln179_2        (icmp             ) [ 00000000]
and_ln179           (and              ) [ 00000000]
or_ln179            (or               ) [ 00000000]
zext_ln176          (zext             ) [ 00000000]
icmp_ln176          (icmp             ) [ 00000000]
icmp_ln175          (icmp             ) [ 00111110]
add_ln175           (add              ) [ 01111110]
br_ln175            (br               ) [ 00000000]
add_ln175_1         (add              ) [ 00000000]
zext_ln175          (zext             ) [ 00000000]
select_ln175        (select           ) [ 00111000]
icmp_ln179_3        (icmp             ) [ 00000000]
icmp_ln179_4        (icmp             ) [ 00000000]
icmp_ln179_5        (icmp             ) [ 00000000]
and_ln179_1         (and              ) [ 00000000]
or_ln179_1          (or               ) [ 00000000]
select_ln175_1      (select           ) [ 00111110]
zext_ln175_2        (zext             ) [ 00000000]
select_ln175_2      (select           ) [ 01111110]
br_ln179            (br               ) [ 00000000]
icmp_ln182          (icmp             ) [ 00111110]
br_ln182            (br               ) [ 00000000]
icmp_ln189          (icmp             ) [ 00111000]
icmp_ln196          (icmp             ) [ 00111100]
j                   (add              ) [ 01111110]
tmp                 (read             ) [ 00000000]
zext_ln184          (zext             ) [ 00000000]
borderbuf_addr      (getelementptr    ) [ 00000000]
store_ln184         (store            ) [ 00000000]
store_ln185         (store            ) [ 00000000]
l_edge_pix_2        (load             ) [ 00000000]
pix_out_load        (load             ) [ 00000000]
pix_out_1_load      (load             ) [ 00000000]
icmp_ln186          (icmp             ) [ 00000000]
select_ln186        (select           ) [ 00000000]
l_edge_pix          (select           ) [ 00000000]
store_ln192         (store            ) [ 00000000]
store_ln192         (store            ) [ 00000000]
icmp_ln194          (icmp             ) [ 00100100]
add_ln199           (add              ) [ 00000000]
zext_ln199          (zext             ) [ 00000000]
borderbuf_addr_1    (getelementptr    ) [ 00100100]
pix_out_4           (load             ) [ 00000000]
pix_out_6           (load             ) [ 00000000]
pix_out_7           (load             ) [ 00000000]
xor_ln194           (xor              ) [ 00000000]
and_ln196           (and              ) [ 00000000]
pix_out_8           (select           ) [ 00000000]
pix_out_10          (select           ) [ 00100010]
specloopname_ln0    (specloopname     ) [ 00000000]
empty               (speclooptripcount) [ 00000000]
tmp_14_i_i          (specregionbegin  ) [ 00000000]
specpipeline_ln178  (specpipeline     ) [ 00000000]
br_ln185            (br               ) [ 00000000]
br_ln192            (br               ) [ 00000000]
write_ln201         (write            ) [ 00000000]
empty_16            (specregionend    ) [ 00000000]
br_ln176            (br               ) [ 01111110]
ret_ln0             (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vconv_xlim_loc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_loc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vconv_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Border_L_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="r_edge_pix_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_edge_pix/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="pix_out_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_out/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="pix_out_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_out_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="borderbuf_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="borderbuf/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="width_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="height_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="vconv_xlim_loc_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vconv_xlim_loc_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln201/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="borderbuf_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="11" slack="0"/>
<pin id="129" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="borderbuf_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="145" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="147" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln184/3 pix_out_7/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="borderbuf_addr_1_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="11" slack="0"/>
<pin id="142" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="borderbuf_addr_1/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="indvar_flatten_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="indvar_flatten_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="64" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i6_0_i_i_i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="1"/>
<pin id="162" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i6_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i6_0_i_i_i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="j_0_i_i_i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="1"/>
<pin id="173" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="j_0_i_i_i_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="11" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln189_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln196_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln179_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="cast1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="bound_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln175_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln179_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="0" index="1" bw="11" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln179_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="0"/>
<pin id="226" dir="0" index="1" bw="11" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln179_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_2/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="and_ln179_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="or_ln179_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln176_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln176_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="1"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln175_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="1"/>
<pin id="259" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln175_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln175_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln175_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln175_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="11" slack="0"/>
<pin id="280" dir="0" index="2" bw="11" slack="0"/>
<pin id="281" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln175/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln179_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="0" index="1" bw="11" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_3/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln179_4_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="11" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_4/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln179_5_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_5/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="and_ln179_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="or_ln179_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179_1/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln175_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln175_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln175_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175_2/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln175_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="11" slack="0"/>
<pin id="329" dir="0" index="2" bw="11" slack="0"/>
<pin id="330" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln175_2/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln182_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln189_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="1"/>
<pin id="342" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln196_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="1"/>
<pin id="347" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="j_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln184_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln184/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln185_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="2"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="l_edge_pix_2_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="3"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_edge_pix_2/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="pix_out_load_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="3"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_out_load/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="pix_out_1_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="3"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_out_1_load/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln186_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="2"/>
<pin id="375" dir="0" index="1" bw="11" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln186_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="l_edge_pix_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="2"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="32" slack="0"/>
<pin id="390" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l_edge_pix/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln192_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="3"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln192_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="3"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln194_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="2"/>
<pin id="405" dir="0" index="1" bw="11" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln194/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln199_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="2"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln199_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln199/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="pix_out_4_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="4"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_out_4/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="pix_out_6_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="4"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_out_6/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="xor_ln194_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln194/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="and_ln196_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="3"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln196/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="pix_out_8_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="32" slack="0"/>
<pin id="438" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_out_8/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="pix_out_10_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="32" slack="0"/>
<pin id="446" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_out_10/5 "/>
</bind>
</comp>

<comp id="450" class="1005" name="r_edge_pix_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="2"/>
<pin id="452" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r_edge_pix "/>
</bind>
</comp>

<comp id="456" class="1005" name="pix_out_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="3"/>
<pin id="458" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="pix_out "/>
</bind>
</comp>

<comp id="463" class="1005" name="pix_out_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="3"/>
<pin id="465" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="pix_out_1 "/>
</bind>
</comp>

<comp id="470" class="1005" name="width_read_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="475" class="1005" name="vconv_xlim_loc_read_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vconv_xlim_loc_read "/>
</bind>
</comp>

<comp id="480" class="1005" name="add_ln189_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln189 "/>
</bind>
</comp>

<comp id="485" class="1005" name="add_ln196_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln196 "/>
</bind>
</comp>

<comp id="490" class="1005" name="add_ln179_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln179 "/>
</bind>
</comp>

<comp id="496" class="1005" name="bound_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="1"/>
<pin id="498" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="501" class="1005" name="icmp_ln175_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="2"/>
<pin id="503" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln175 "/>
</bind>
</comp>

<comp id="505" class="1005" name="add_ln175_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln175 "/>
</bind>
</comp>

<comp id="510" class="1005" name="select_ln175_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="11" slack="1"/>
<pin id="512" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln175 "/>
</bind>
</comp>

<comp id="518" class="1005" name="select_ln175_1_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln175_1 "/>
</bind>
</comp>

<comp id="522" class="1005" name="select_ln175_2_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="11" slack="0"/>
<pin id="524" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln175_2 "/>
</bind>
</comp>

<comp id="527" class="1005" name="icmp_ln182_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln182 "/>
</bind>
</comp>

<comp id="531" class="1005" name="icmp_ln189_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="2"/>
<pin id="533" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln189 "/>
</bind>
</comp>

<comp id="536" class="1005" name="icmp_ln196_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="3"/>
<pin id="538" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln196 "/>
</bind>
</comp>

<comp id="541" class="1005" name="j_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="11" slack="0"/>
<pin id="543" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="546" class="1005" name="icmp_ln194_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln194 "/>
</bind>
</comp>

<comp id="552" class="1005" name="borderbuf_addr_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="1"/>
<pin id="554" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="borderbuf_addr_1 "/>
</bind>
</comp>

<comp id="557" class="1005" name="pix_out_10_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pix_out_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="58" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="112" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="44" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="94" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="94" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="100" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="100" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="94" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="200" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="164" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="164" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="164" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="214" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="230" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="224" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="218" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="235" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="175" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="153" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="153" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="164" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="251" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="175" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="267" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="267" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="273" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="291" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="285" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="251" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="241" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="308" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="277" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="251" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="164" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="267" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="322" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="322" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="322" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="277" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="48" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="355" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="363"><net_src comp="112" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="364" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="370" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="364" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="367" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="378" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="386" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="408" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="428"><net_src comp="56" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="131" pin="7"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="418" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="421" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="448"><net_src comp="434" pin="3"/><net_sink comp="442" pin=2"/></net>

<net id="449"><net_src comp="442" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="453"><net_src comp="78" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="459"><net_src comp="82" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="462"><net_src comp="456" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="466"><net_src comp="86" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="473"><net_src comp="94" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="478"><net_src comp="106" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="483"><net_src comp="182" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="488"><net_src comp="188" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="493"><net_src comp="194" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="499"><net_src comp="208" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="504"><net_src comp="256" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="261" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="513"><net_src comp="277" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="516"><net_src comp="510" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="517"><net_src comp="510" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="521"><net_src comp="314" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="326" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="530"><net_src comp="334" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="339" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="539"><net_src comp="344" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="544"><net_src comp="349" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="549"><net_src comp="403" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="555"><net_src comp="138" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="560"><net_src comp="442" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V | {6 }
 - Input state : 
	Port: Loop_Border_proc : width | {1 }
	Port: Loop_Border_proc : height | {1 }
	Port: Loop_Border_proc : dst_V | {}
	Port: Loop_Border_proc : vconv_xlim_loc | {1 }
	Port: Loop_Border_proc : vconv_V | {3 }
  - Chain level:
	State 1
		bound : 1
	State 2
		zext_ln175_1 : 1
		icmp_ln179 : 1
		icmp_ln179_1 : 1
		icmp_ln179_2 : 2
		and_ln179 : 3
		or_ln179 : 3
		zext_ln176 : 1
		icmp_ln176 : 2
		icmp_ln175 : 1
		add_ln175 : 1
		br_ln175 : 2
		add_ln175_1 : 1
		zext_ln175 : 2
		select_ln175 : 3
		icmp_ln179_3 : 2
		icmp_ln179_4 : 2
		icmp_ln179_5 : 3
		and_ln179_1 : 4
		or_ln179_1 : 4
		select_ln175_1 : 4
		zext_ln175_2 : 4
		select_ln175_2 : 3
		br_ln179 : 5
		icmp_ln182 : 5
		br_ln182 : 6
		icmp_ln189 : 5
		icmp_ln196 : 5
		j : 4
	State 3
		borderbuf_addr : 1
		store_ln184 : 2
	State 4
		select_ln186 : 1
		l_edge_pix : 1
		store_ln192 : 2
		store_ln192 : 2
		zext_ln199 : 1
		borderbuf_addr_1 : 2
		pix_out_7 : 3
	State 5
		pix_out_10 : 1
		write_ln201 : 2
	State 6
		empty_16 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln179_fu_218        |    0    |    0    |    13   |
|          |       icmp_ln179_1_fu_224       |    0    |    0    |    13   |
|          |       icmp_ln179_2_fu_230       |    0    |    0    |    20   |
|          |        icmp_ln176_fu_251        |    0    |    0    |    20   |
|          |        icmp_ln175_fu_256        |    0    |    0    |    29   |
|          |       icmp_ln179_3_fu_285       |    0    |    0    |    13   |
|   icmp   |       icmp_ln179_4_fu_291       |    0    |    0    |    13   |
|          |       icmp_ln179_5_fu_297       |    0    |    0    |    20   |
|          |        icmp_ln182_fu_334        |    0    |    0    |    20   |
|          |        icmp_ln189_fu_339        |    0    |    0    |    20   |
|          |        icmp_ln196_fu_344        |    0    |    0    |    20   |
|          |        icmp_ln186_fu_373        |    0    |    0    |    13   |
|          |        icmp_ln194_fu_403        |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln189_fu_182        |    0    |    0    |    32   |
|          |         add_ln196_fu_188        |    0    |    0    |    32   |
|          |         add_ln179_fu_194        |    0    |    0    |    32   |
|    add   |         add_ln175_fu_261        |    0    |    0    |    64   |
|          |        add_ln175_1_fu_267       |    0    |    0    |    11   |
|          |             j_fu_349            |    0    |    0    |    11   |
|          |         add_ln199_fu_408        |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|          |       select_ln175_fu_277       |    0    |    0    |    11   |
|          |      select_ln175_1_fu_314      |    0    |    0    |    2    |
|          |      select_ln175_2_fu_326      |    0    |    0    |    11   |
|  select  |       select_ln186_fu_378       |    0    |    0    |    32   |
|          |        l_edge_pix_fu_386        |    0    |    0    |    32   |
|          |         pix_out_8_fu_434        |    0    |    0    |    32   |
|          |        pix_out_10_fu_442        |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |           bound_fu_208          |    4    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|          |         and_ln179_fu_235        |    0    |    0    |    2    |
|    and   |        and_ln179_1_fu_302       |    0    |    0    |    2    |
|          |         and_ln196_fu_429        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|    or    |         or_ln179_fu_241         |    0    |    0    |    2    |
|          |        or_ln179_1_fu_308        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|    xor   |         xor_ln194_fu_424        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |      width_read_read_fu_94      |    0    |    0    |    0    |
|   read   |     height_read_read_fu_100     |    0    |    0    |    0    |
|          | vconv_xlim_loc_read_read_fu_106 |    0    |    0    |    0    |
|          |         tmp_read_fu_112         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_118        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           cast_fu_200           |    0    |    0    |    0    |
|          |           cast1_fu_204          |    0    |    0    |    0    |
|          |       zext_ln175_1_fu_214       |    0    |    0    |    0    |
|   zext   |        zext_ln176_fu_247        |    0    |    0    |    0    |
|          |        zext_ln175_fu_273        |    0    |    0    |    0    |
|          |       zext_ln175_2_fu_322       |    0    |    0    |    0    |
|          |        zext_ln184_fu_355        |    0    |    0    |    0    |
|          |        zext_ln199_fu_413        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    4    |    0    |   604   |
|----------|---------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|borderbuf|    4   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln175_reg_505     |   64   |
|     add_ln179_reg_490     |   32   |
|     add_ln189_reg_480     |   32   |
|     add_ln196_reg_485     |   32   |
|  borderbuf_addr_1_reg_552 |   11   |
|       bound_reg_496       |   64   |
|     i6_0_i_i_i_reg_160    |   11   |
|     icmp_ln175_reg_501    |    1   |
|     icmp_ln182_reg_527    |    1   |
|     icmp_ln189_reg_531    |    1   |
|     icmp_ln194_reg_546    |    1   |
|     icmp_ln196_reg_536    |    1   |
|   indvar_flatten_reg_149  |   64   |
|     j_0_i_i_i_reg_171     |   11   |
|         j_reg_541         |   11   |
|     pix_out_10_reg_557    |   32   |
|     pix_out_1_reg_463     |   32   |
|      pix_out_reg_456      |   32   |
|     r_edge_pix_reg_450    |   32   |
|   select_ln175_1_reg_518  |    1   |
|   select_ln175_2_reg_522  |   11   |
|    select_ln175_reg_510   |   11   |
|vconv_xlim_loc_read_reg_475|   32   |
|     width_read_reg_470    |   32   |
+---------------------------+--------+
|           Total           |   552  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_118 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_131 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  1.206  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   604  |    -   |
|   Memory  |    4   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   552  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    4   |    1   |   552  |   622  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
