// Seed: 711034223
module module_0 (
    input wand id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    input wire id_5,
    output wand id_6,
    input tri id_7
);
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input wor id_3,
    input wor id_4,
    output uwire id_5,
    input uwire id_6,
    output tri id_7,
    input supply0 id_8,
    input tri id_9,
    input tri id_10,
    input supply1 id_11,
    output wire id_12,
    output wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    output tri1 id_16
);
  assign id_16 = id_3 ? id_11 : 1;
  assign id_13 = id_8 ? 1'd0 : 1;
  wire id_18;
  module_0(
      id_4, id_11, id_0, id_4, id_8, id_3, id_13, id_10
  );
  wire id_19;
  integer id_20;
endmodule
