Fitter Route Stage Report for qts_qsfp_sdi
Sun Feb  4 17:18:05 2024
Quartus Prime Version 23.3.0 Build 104 09/20/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Nets with Highest Wire Count
  3. Delay Chain Summary
  4. Routing Usage Summary
  5. Route Messages
  6. Estimated Delay Added for Hold Timing Summary
  7. Estimated Delay Added for Hold Timing Details
  8. Global Router Congestion Hotspot Summary
  9. Global Router Wire Utilization Map
 10. Peak Wire Demand Summary
 11. Peak Wire Demand Details
 12. Peak Total Grid Crossings



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Nets with Highest Wire Count                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------+
; Net                                                                                                                                                                                                                       ; Number of Wires Used ; Fanout ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------+
; system_reset_n[0]                                                                                                                                                                                                         ; 190                  ; 99     ;
; ~GND                                                                                                                                                                                                                      ; 187                  ; 424    ;
; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|lc_pll_pld_adapt_inst~O_LOCK                                                                                                                                      ; 148                  ; 13     ;
; cpu_resetn~input                                                                                                                                                                                                          ; 136                  ; 10     ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[2]                                                                                                                           ; 125                  ; 103    ;
; q_sys_i|qsfp_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_1|lc_pll_pld_adapt_inst~O_LOCK                                                                                                                                     ; 113                  ; 15     ;
; q_sys_i|qsfp_xcvr_atx_pll1|q_sys_xcvr_atx_pll_s10_htile_2|lc_pll_pld_adapt_inst~O_LOCK                                                                                                                                    ; 112                  ; 15     ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|offload_shift_ena~xsyn ; 102                  ; 356    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                 ;
+--------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name               ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+--------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; user_led_g[0]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_led_g[1]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_led_g[2]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_tx_p[1]        ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[1]       ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[3]       ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_rstn          ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[2]       ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[0]       ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_tx_p[0]        ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_led_g[3]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; lt_io_scl          ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_led_r[0]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_led_r[1]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_led_r[2]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_led_r[3]      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; user_dipsw[0]      ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; user_dipsw[1]      ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; user_dipsw[2]      ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; user_dipsw[3]      ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; user_pb[0]         ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; user_pb[1]         ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; user_pb[2]         ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; sdi_tx_sd_hdn      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_mf0_bypass     ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_mf1_auto_sleep ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_mf2_mute       ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_clk148_up      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_clk148_down    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_interruptn    ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; qsfp_mod_prsn      ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; qsfp_scl           ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_mod_seln      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_lp_mode       ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; lt_io_sda          ; Bidir    ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_sda           ; Bidir    ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; cpu_resetn         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; clk_50             ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; clk_fpga_100m      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; sdi_rx_p[1]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[1]       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[3]       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[2]       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[0]       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; sdi_rx_p[0]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk_sdi_p       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk_qsfp_p      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; sdi_tx_p[1](n)     ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[1](n)    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[3](n)    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[2](n)    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; qsfp_tx_p[0](n)    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; sdi_tx_p[0](n)     ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; clk_fpga_100m(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; sdi_rx_p[1](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[1](n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[3](n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[2](n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; qsfp_rx_p[0](n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; sdi_rx_p[0](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk_sdi_p(n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk_qsfp_p(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+--------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+---------------------------------------------------------------+
; Routing Usage Summary                                         ;
+--------------------------------+------------------------------+
; Routing Resource Type          ; Usage                        ;
+--------------------------------+------------------------------+
; Block Input Muxes              ; 668 / 675,444 ( < 1 % )      ;
; Block interconnects            ; 91,528 / 9,132,912 ( 1 % )   ;
; C16 interconnects              ; 441 / 226,512 ( < 1 % )      ;
; C2 interconnects               ; 8,968 / 1,359,072 ( < 1 % )  ;
; C3 interconnects               ; 14,478 / 2,758,032 ( < 1 % ) ;
; C4 interconnects               ; 20,173 / 1,772,208 ( 1 % )   ;
; CLOCK_INVERTs                  ; 55 / 7,616 ( < 1 % )         ;
; DCM_muxes                      ; 38 / 1,632 ( 2 % )           ;
; Direct links                   ; 30,402 / 9,132,912 ( < 1 % ) ;
; GAP Interconnects              ; 301 / 267,192 ( < 1 % )      ;
; GAPs                           ; 10 / 29,304 ( < 1 % )        ;
; HIO Buffers                    ; 534 / 209,664 ( < 1 % )      ;
; Horizontal Buffers             ; 136 / 176,364 ( < 1 % )      ;
; Horizontal_clock_segment_muxes ; 152 / 7,488 ( 2 % )          ;
; Programmable Inverts           ; 797 / 318,960 ( < 1 % )      ;
; R10 interconnects              ; 15,526 / 2,456,208 ( < 1 % ) ;
; R2 interconnects               ; 11,002 / 2,265,120 ( < 1 % ) ;
; R24 interconnects              ; 183 / 293,040 ( < 1 % )      ;
; R24/C16 interconnect drivers   ; 418 / 453,024 ( < 1 % )      ;
; R4 interconnects               ; 19,951 / 3,248,028 ( < 1 % ) ;
; Row Clock Tap-Offs             ; 3,083 / 725,544 ( < 1 % )    ;
; Switchbox_clock_muxes          ; 606 / 41,600 ( 1 % )         ;
; Vertical_seam_tap_muxes        ; 471 / 22,848 ( 2 % )         ;
+--------------------------------+------------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 23.3.0 Build 104 09/20/2023 SC Pro Edition
    Info: Processing started: Sun Feb  4 17:06:04 2024
    Info: System process ID: 12900
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off qts_qsfp_sdi -c qts_qsfp_sdi
Info: Using INI file C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/quartus.ini
Info: The application is running in 'DNI' mode.
Info: qfit2_default_script.tcl version: #1
Info: Project  = qts_qsfp_sdi
Info: Revision = qts_qsfp_sdi
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170193): Fitter routing operations beginning
Info (20215): Router estimated peak short interconnect demand : 42% of up directional wire in region X16_Y392 to X23_Y399
    Info (20265): Estimated peak short right directional wire demand : 14% in region X16_Y320 to X23_Y327
    Info (20265): Estimated peak short left directional wire demand : 13% in region X16_Y400 to X23_Y407
    Info (20265): Estimated peak short up directional wire demand : 42% in region X16_Y392 to X23_Y399
    Info (20265): Estimated peak short down directional wire demand : 29% in region X40_Y336 to X47_Y343
Info (20215): Router estimated peak long high speed interconnect demand : 100% of left directional wire in region X32_Y400 to X39_Y407
    Info (20265): Estimated peak long high speed right directional wire demand : 74% in region X8_Y304 to X15_Y311
    Info (20265): Estimated peak long high speed left directional wire demand : 100% in region X32_Y400 to X39_Y407
    Info (20265): Estimated peak long high speed up directional wire demand : 89% in region X16_Y288 to X23_Y295
    Info (20265): Estimated peak long high speed down directional wire demand : 97% in region X8_Y400 to X15_Y407
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (170239): Router is attempting to preserve 0.06 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (11888): Total time spent on timing analysis during Routing is 12.73 seconds.
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|*
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1
Info (16607): Fitter routing operations ending: elapsed time is 00:02:29


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                      ; Destination Clock(s)                                                                                 ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tck                                                                                  ; altera_reserved_tck                                                                                  ; 189.0             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 111.7             ;
; clk_fpga_100m                                                                                        ; clk_fpga_100m                                                                                        ; 98.9              ;
; altera_reserved_tck,I/O                                                                              ; altera_reserved_tck                                                                                  ; 95.0              ;
; clk_50                                                                                               ; clk_fpga_100m                                                                                        ; 56.0              ;
; clk_50                                                                                               ; clk_50                                                                                               ; 55.0              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 48.6              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 29.0              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 27.2              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 27.1              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 25.6              ;
; clk_fpga_100m                                                                                        ; clk_50                                                                                               ; 24.0              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0,clk_50                                      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 7.8               ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                   ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg                                                                                                                                                                                    ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[15]                                                                                    ; 2.123             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[98]                                                                                                                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[98]                                                                                                               ; 0.506             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[96]                                                                                                                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[96]                                                                                                               ; 0.488             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[13]                                                                                                                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[13]                                                                                                               ; 0.487             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[15]                                                                                                                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[15]                                                                                                               ; 0.483             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[1]                                                                                                                                           ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[1]                                                                                                                ; 0.465             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[99]                                                                                                                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[99]                                                                                                               ; 0.461             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[25]                                                                                                                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[25]                                                                                                               ; 0.448             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[9]                                                                                                                                           ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[9]                                                                                                                ; 0.446             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[111]                                                                                                                                         ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[111]                                                                                                              ; 0.442             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[21]                                                                                                                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[21]                                                                                                               ; 0.430             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[29]                                                                                                                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[29]                                                                                                                        ; 0.407             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[97]                                                                                                                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[97]                                                                                                               ; 0.401             ;
; q_sys_i|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[1]                                                                                                                                                                                                 ; q_sys_i|master_0|master_0|transacto|p2m|out_data[1]                                                                                                                                                                                                    ; 0.358             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[9]                                                                                                                                                                                                              ; q_sys_i|master_0|master_0|transacto|p2m|out_data[1]                                                                                                                                                                                                    ; 0.358             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[17]                                                                                                                                                                                                             ; q_sys_i|master_0|master_0|transacto|p2m|out_data[1]                                                                                                                                                                                                    ; 0.358             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[1]                                                                                                                                                                                                              ; q_sys_i|master_0|master_0|transacto|p2m|out_data[1]                                                                                                                                                                                                    ; 0.358             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[10]                                                                                                                                                                                                             ; q_sys_i|master_0|master_0|transacto|p2m|out_data[2]                                                                                                                                                                                                    ; 0.344             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[2]                                                                                                                                                                                                              ; q_sys_i|master_0|master_0|transacto|p2m|out_data[2]                                                                                                                                                                                                    ; 0.344             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[18]                                                                                                                                                                                                             ; q_sys_i|master_0|master_0|transacto|p2m|out_data[2]                                                                                                                                                                                                    ; 0.344             ;
; q_sys_i|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[2]                                                                                                                                                                                                 ; q_sys_i|master_0|master_0|transacto|p2m|out_data[2]                                                                                                                                                                                                    ; 0.344             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[5]                                                                                                                                           ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[5]                                                                                                                ; 0.343             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[5]                                                                                                                                                                                                              ; q_sys_i|master_0|master_0|transacto|p2m|out_data[5]                                                                                                                                                                                                    ; 0.338             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[21]                                                                                                                                                                                                             ; q_sys_i|master_0|master_0|transacto|p2m|out_data[5]                                                                                                                                                                                                    ; 0.338             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[13]                                                                                                                                                                                                             ; q_sys_i|master_0|master_0|transacto|p2m|out_data[5]                                                                                                                                                                                                    ; 0.338             ;
; q_sys_i|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[5]                                                                                                                                                                                                 ; q_sys_i|master_0|master_0|transacto|p2m|out_data[5]                                                                                                                                                                                                    ; 0.338             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[6]                                                                                                                                                                                                              ; q_sys_i|master_0|master_0|transacto|p2m|out_data[6]                                                                                                                                                                                                    ; 0.336             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[14]                                                                                                                                                                                                             ; q_sys_i|master_0|master_0|transacto|p2m|out_data[6]                                                                                                                                                                                                    ; 0.336             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[22]                                                                                                                                                                                                             ; q_sys_i|master_0|master_0|transacto|p2m|out_data[6]                                                                                                                                                                                                    ; 0.336             ;
; q_sys_i|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[6]                                                                                                                                                                                                 ; q_sys_i|master_0|master_0|transacto|p2m|out_data[6]                                                                                                                                                                                                    ; 0.336             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[0]                                                                                                                                                                                                              ; q_sys_i|master_0|master_0|transacto|p2m|out_data[0]                                                                                                                                                                                                    ; 0.333             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[16]                                                                                                                                                                                                             ; q_sys_i|master_0|master_0|transacto|p2m|out_data[0]                                                                                                                                                                                                    ; 0.333             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[8]                                                                                                                                                                                                              ; q_sys_i|master_0|master_0|transacto|p2m|out_data[0]                                                                                                                                                                                                    ; 0.333             ;
; q_sys_i|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[0]                                                                                                                                                                                                 ; q_sys_i|master_0|master_0|transacto|p2m|out_data[0]                                                                                                                                                                                                    ; 0.333             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[12]                                                                                                                                                                                                             ; q_sys_i|master_0|master_0|transacto|p2m|out_data[4]                                                                                                                                                                                                    ; 0.332             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[20]                                                                                                                                                                                                             ; q_sys_i|master_0|master_0|transacto|p2m|out_data[4]                                                                                                                                                                                                    ; 0.332             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[4]                                                                                                                                                                                                              ; q_sys_i|master_0|master_0|transacto|p2m|out_data[4]                                                                                                                                                                                                    ; 0.332             ;
; q_sys_i|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[4]                                                                                                                                                                                                 ; q_sys_i|master_0|master_0|transacto|p2m|out_data[4]                                                                                                                                                                                                    ; 0.332             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[3]                                                                                                                                                                                                              ; q_sys_i|master_0|master_0|transacto|p2m|out_data[3]                                                                                                                                                                                                    ; 0.332             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[11]                                                                                                                                                                                                             ; q_sys_i|master_0|master_0|transacto|p2m|out_data[3]                                                                                                                                                                                                    ; 0.332             ;
; q_sys_i|master_0|master_0|transacto|p2m|read_data_buffer[19]                                                                                                                                                                                                             ; q_sys_i|master_0|master_0|transacto|p2m|out_data[3]                                                                                                                                                                                                    ; 0.332             ;
; q_sys_i|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[3]                                                                                                                                                                                                 ; q_sys_i|master_0|master_0|transacto|p2m|out_data[3]                                                                                                                                                                                                    ; 0.332             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3]                                                                                                                                                        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]                                                                                                                                      ; 0.310             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[17]                                                                                                                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|my_ones_counter|stage0[17]                                                                                                               ; 0.305             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_loopback                 ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[0]       ; 0.302             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_rx_analogreset           ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[0]       ; 0.302             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[3]                                                                                                                                                        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[3]                                                                                                                                                                             ; 0.277             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|read_data_buffer[19]                                                                                                                                                                                      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[3]                                                                                                                                                                             ; 0.277             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|read_data_buffer[11]                                                                                                                                                                                      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[3]                                                                                                                                                                             ; 0.277             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|read_data_buffer[3]                                                                                                                                                                                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[3]                                                                                                                                                                             ; 0.277             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_loopback                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[0]      ; 0.276             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[40]       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[0]      ; 0.276             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[24]       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[0]      ; 0.276             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_rx_analogreset          ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[0]      ; 0.276             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[45]       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[5]      ; 0.269             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|bg_cal_reg[5]                           ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[5]      ; 0.269             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[45]       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[5]      ; 0.269             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[13]       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[5]      ; 0.269             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[0]                                                                                                                                                        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[0]                                                                                                                                                                             ; 0.266             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|read_data_buffer[16]                                                                                                                                                                                      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[0]                                                                                                                                                                             ; 0.266             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|read_data_buffer[8]                                                                                                                                                                                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[0]                                                                                                                                                                             ; 0.266             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|read_data_buffer[0]                                                                                                                                                                                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[0]                                                                                                                                                                             ; 0.266             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|bg_cal_reg[3]                           ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]~LRTM ; 0.266             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset         ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]~LRTM ; 0.266             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_set_ltr_override        ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]~LRTM ; 0.266             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[44]       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[4]      ; 0.264             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|bg_cal_reg[4]                           ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[4]      ; 0.264             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[44]       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[4]      ; 0.264             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_rx_analogreset_override ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[4]      ; 0.264             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[12]       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[4]      ; 0.264             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline_001|gen_inst[0].core|data1[2]                                                                                                                                                        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[2]                                                                                                                                                                             ; 0.261             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|read_data_buffer[10]                                                                                                                                                                                      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[2]                                                                                                                                                                             ; 0.261             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|read_data_buffer[18]                                                                                                                                                                                      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[2]                                                                                                                                                                             ; 0.261             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|read_data_buffer[2]                                                                                                                                                                                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[2]                                                                                                                                                                             ; 0.261             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|command[2]                                                                                                                                                                                                ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[2]                                                                                                                                                                             ; 0.261             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[6]        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[6]      ; 0.257             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[22]       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[6]      ; 0.257             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[22]       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[6]      ; 0.257             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[43]       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]      ; 0.254             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|bg_cal_reg[3]                           ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]      ; 0.254             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_set_ltr_override        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]      ; 0.254             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset         ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]      ; 0.254             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[11]       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[3]      ; 0.254             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]                                                                                                                                                        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]                                                                                                                                      ; 0.253             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[4]        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[4]      ; 0.252             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[20]       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[4]      ; 0.252             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[20]       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[4]      ; 0.252             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[15]       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[7]      ; 0.252             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[31]       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[7]      ; 0.252             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[12]       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[4]      ; 0.251             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[28]       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[4]      ; 0.251             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|cntr[27]~LRTM                                                                                                                                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|cntr[27]~LRTM                                                                                                                              ; 0.250             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_set_ltd_override         ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[2]       ; 0.249             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[34]        ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[2]       ; 0.249             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[26]        ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[2]       ; 0.249             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_bit_snapshot[34]        ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[2]       ; 0.249             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_status_reg_en.r_avmm_busy              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[2]       ; 0.249             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[10]        ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[2]       ; 0.249             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[29]       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[5]      ; 0.249             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_snapshot[37]       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[5]      ; 0.249             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


--------------------------------------------
; Global Router Congestion Hotspot Summary ;
--------------------------------------------
No congestion hotspots found where global router short wire usage exceeded 100%.
If the design is hard to route, use other techniques to analyze congestion. Refer to the Estimated Delay Added for Hold Timing section in the Fitter report and routing utilization in the Chip Planner.


--------------------------------------
; Global Router Wire Utilization Map ;
--------------------------------------
This report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Peak Wire Demand Summary                                                      ;
+-----------------+-----------+-----------------------------------+-------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ;
+-----------------+-----------+-----------------------------------+-------------+
; short           ; right     ; [(16, 320), (23, 327)]            ; 14.663 %    ;
; short           ; left      ; [(16, 400), (23, 407)]            ; 13.727 %    ;
; short           ; up        ; [(16, 392), (23, 399)]            ; 42.361 %    ;
; short           ; down      ; [(40, 336), (47, 343)]            ; 29.630 %    ;
; long high speed ; right     ; [(8, 304), (15, 311)]             ; 74.167 %    ;
; long high speed ; left      ; [(32, 400), (39, 407)]            ; 100.000 %   ;
; long high speed ; up        ; [(16, 288), (23, 295)]            ; 89.062 %    ;
; long high speed ; down      ; [(8, 400), (15, 407)]             ; 97.500 %    ;
+-----------------+-----------+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Wire Demand Details                                                                                                                                                                                                                                                                                                      ;
+-----------------+-----------+-----------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ; Net Names                                                                                                                                                                                                                                     ;
+-----------------+-----------+-----------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; short           ; right     ; [(16, 320), (23, 327)]            ; 14.663 %    ;    High Routing Fan-Out                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|i4036~2                                                                                                                  ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|Decoder_0~0                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|Decoder_0~1                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|Decoder_0~4                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|Decoder_0~3                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]                                                                                                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]                                                                                                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]                                                                                                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]                                                                                                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7]                                                                                                                         ;
; short           ; right     ; [(16, 320), (23, 327)]            ; 14.663 %    ;    Long Distance                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|acq_trigger_in_reg[302]                                                                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_enable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|prbs_reset~0 ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|i4036~2                                                                                                                  ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|Decoder_0~0                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|Decoder_0~1                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|Decoder_0~4                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|Decoder_0~3                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|i4036~3                                                                                                                  ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain_out                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|mux_pipeline_004|gen_inst[0].core|full1                                                                                                                                         ;
; short           ; left      ; [(16, 400), (23, 407)]            ; 13.727 %    ;    High Routing Fan-Out                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_138~5xsyn                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_138~6                                                                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Decoder_0~3                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_GET_LOCK                                                                                                               ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_2~1                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|prbs_in[6]~8                                                                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|prbs_in[4]~7                                                                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|prbs_in[2]~12                                                                                                                   ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|prbs_in[14]~3                                                                                                                   ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_3~1                                           ;
; short           ; left      ; [(16, 400), (23, 407)]            ; 13.727 %    ;    Long Distance                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_7~1                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_3~1                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_11                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_5~1                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_10~1                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_9                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_3~1                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_13                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_16                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_2~1                                           ;
; short           ; up        ; [(16, 392), (23, 399)]            ; 42.361 %    ;    High Routing Fan-Out                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Decoder_0~4                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Decoder_0~1xsyn                                                                                                                 ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_138~5xsyn                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]                                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7]                                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]                                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]                                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|rtl~22                                                                                                               ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]                                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]                                                                                                                          ;
; short           ; up        ; [(16, 392), (23, 399)]            ; 42.361 %    ;    Long Distance                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_4~1                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_18                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_14                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_13                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_2~1                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_3~1                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|avmm_read[0]~1                                                                             ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_16                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_17                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_disable_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_arbiber_enable.alt_xcvr_rcfg_arb|reduce_or_8~1                                           ;
; short           ; down      ; [(40, 336), (47, 343)]            ; 29.630 %    ;    High Routing Fan-Out                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|nativephy_loopback_cont_0_csr_translator|read_latency_shift_reg[0]                                                                                                                                 ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|xcvr_native_s10_0_reconfig_avmm_agent_rsp_fifo|mem_used[1]                                                                                                                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|qsfp_xcvr_test_3_mm_bridge_0_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|rsp_mux_001|Select_130~13_ERTM                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|rsp_mux_001|Select_130~13_ERTM2                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|nativephy_loopback_cont_0_csr_agent|m0_read~0                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out                                                                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|router_001|reduce_nor_1                                                                                                                                                                            ;
; short           ; down      ; [(40, 336), (47, 343)]            ; 29.630 %    ;    Long Distance                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|nativephy_loopback_cont_0_csr_translator|read_latency_shift_reg[0]                                                                                                                                 ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|mux_pipeline_001|gen_inst[0].core|data1[28]                                                                                                                                                                         ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|default_pma_settings_conf_0|default_pma_settings_conf_0|slave_readdata[4]                                                                                                                                            ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|qsfp_xcvr_test_3_mm_bridge_0_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|rsp_mux_001|Select_130~13_ERTM                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|rsp_mux_001|Select_130~13_ERTM2                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|nativephy_loopback_cont_0_csr_agent|m0_read~0                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|nativephy_loopback_cont_0|nativephy_loopback_cont_0|contrl[30]~1xsyn                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; q_sys_i|mm_interconnect_0|agent_pipeline_006|gen_inst[0].core|data1[31]                                                                                                                                                                       ;
; long high speed ; right     ; [(8, 304), (15, 311)]             ; 74.167 %    ;    High Routing Fan-Out                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[24]                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[32]                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[48]                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[56]                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[8]                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[16]                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[44]                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[28]                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[36]                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_st_converter_0|xcvr_st_converter_0|rx_data_a[52]                                                                                                                                                                ;
; long high speed ; right     ; [(8, 304), (15, 311)]             ; 74.167 %    ;    Long Distance                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_chnl_cal_done                                 ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_rx_fabric_data_out[36]                        ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_hdpldadapt_pld_pma_pfdmode_lock                   ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_rx_fabric_data_out[35]                        ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|reset_out_reg[0]                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_avmm1_readdatavalid                           ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_hdpldadapt_pld_pma_rxpll_lock                     ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_avmm1_cmdfifo_wr_pfull                        ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_avmm1_readdata[0]                             ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_avmm1_readdata[1]                             ;
; long high speed ; left      ; [(32, 400), (39, 407)]            ; 100.000 %   ;    High Routing Fan-Out                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|enable_register                                                                                                                 ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain_out                                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Decoder_0~7                                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|tx_parallel_data[3]                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|tx_parallel_data[4]                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|tx_parallel_data[5]                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|tx_parallel_data[6]                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|tx_parallel_data[7]                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|tx_parallel_data[8]                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|tx_parallel_data[9]                                                                                                                                                           ;
; long high speed ; left      ; [(32, 400), (39, 407)]            ; 100.000 %   ;    Long Distance                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain_out                                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|enable_register                                                                                                                 ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_138~137                                                                                                                  ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|tx_parallel_data[3]                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|tx_parallel_data[4]                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|tx_parallel_data[5]                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|tx_parallel_data[6]                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|tx_parallel_data[7]                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|tx_parallel_data[8]                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_st_converter_0|xcvr_st_converter_0|tx_parallel_data[9]                                                                                                                                                           ;
; long high speed ; up        ; [(16, 288), (23, 295)]            ; 89.062 %    ;    High Routing Fan-Out                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|prbs_in[5]~0                                                                                                                   ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|prbs_in[1]~11                                                                                                                  ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[28]                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[25]                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[26]                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[1]                                                                                                               ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[13]                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[17]                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[25]                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[29]                                                                                                              ;
; long high speed ; up        ; [(16, 288), (23, 295)]            ; 89.062 %    ;    Long Distance                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|prbs_in[5]~0                                                                                                                   ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|prbs_in[1]~11                                                                                                                  ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i4043~0                                                                                                                        ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i3657                                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_138~89xsyn                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|i2960~0                                                                                                                        ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_138~418                                                                                                                 ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[28]                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[25]                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[26]                                                                                                              ;
; long high speed ; down      ; [(8, 400), (15, 407)]             ; 97.500 %    ;    High Routing Fan-Out                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|lc_pll_pld_adapt_inst~O_LOCK                                                                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_avmm1_busy                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_avmm1_busy                                      ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].ct1_hssi_avmm2_if_inst~O_AVMMBUSY                                                                                                               ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_avmm1_readdatavalid                             ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_avmm1_readdatavalid                             ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].ct1_hssi_avmm2_if_inst~O_AVMM_READDATAVALID                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_hdpldadapt_pld_pma_rxpll_lock                       ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_rx_fabric_data_out[36]                          ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|out_pld_avmm1_readdata[3]                               ;
; long high speed ; down      ; [(8, 400), (15, 407)]             ; 97.500 %    ;    Long Distance                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|lc_pll_pld_adapt_inst~O_LOCK                                                                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].ct1_hssi_avmm2_if_inst~O_AVMM_READDATAVALID                                                                                                     ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].ct1_hssi_avmm2_if_inst~O_AVMMBUSY                                                                                                               ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].ct1_hssi_avmm2_if_inst~O_AVMM_CMDFIFO_WR_PFULL                                                                                                  ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|pld_cal_done[0]                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].ct1_hssi_avmm2_if_inst~O_AVMMREADDATA3                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].ct1_hssi_avmm2_if_inst~O_AVMMREADDATA4                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].ct1_hssi_avmm2_if_inst~O_AVMMREADDATA5                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].ct1_hssi_avmm2_if_inst~O_AVMMREADDATA6                                                                                                          ;
;     --          ;           ;                                   ;             ; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].ct1_hssi_avmm2_if_inst~O_AVMMREADDATA7                                                                                                          ;
+-----------------+-----------+-----------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Total Grid Crossings                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Net Name                                                                                                                                               ; Total Grid Crossings ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|lc_pll_pld_adapt_inst~O_LOCK                                                                   ; 67                   ;
; q_sys_i|qsfp_xcvr_atx_pll1|q_sys_xcvr_atx_pll_s10_htile_2|lc_pll_pld_adapt_inst~O_LOCK                                                                 ; 66                   ;
; q_sys_i|qsfp_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_1|lc_pll_pld_adapt_inst~O_LOCK                                                                  ; 62                   ;
; cpu_resetn~input                                                                                                                                       ; 52                   ;
; heart_beat_cnt[26]                                                                                                                                     ; 50                   ;
; system_reset_n[0]                                                                                                                                      ; 45                   ;
; ~GND                                                                                                                                                   ; 40                   ;
; q_sys_i|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                      ; 37                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[2]                                                        ; 25                   ;
; q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7]~0                                     ; 23                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all    ; 22                   ;
; q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid                             ; 21                   ;
; q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7]~0                         ; 21                   ;
; q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                               ; 21                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|conf_reset                                                                     ; 19                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                                                    ; 17                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]                                                    ; 17                   ;
; ~VCC                                                                                                                                                   ; 16                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[31]                                         ; 16                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[24]                                         ; 16                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[14]                                         ; 16                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[26]                                         ; 16                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[18]                                         ; 16                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[30]                                         ; 16                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[39]                                         ; 16                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[71]                                         ; 16                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[7]                                          ; 16                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[42]                                         ; 16                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[41]                                         ; 16                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[1].core|full1                                             ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[15]                                         ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[22]                                         ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[12]                                         ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[20]                                         ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[11]                                         ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[49]                                         ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[38]                                         ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[5]                                          ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[44]                                         ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[48]                                         ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[45]                                         ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[40]                                         ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[69]                                         ; 15                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_reset_0|agent_reset                                                                               ; 14                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|config_valid ; 14                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[27]                                         ; 14                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[28]                                         ; 14                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[8]                                          ; 14                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[21]                                         ; 14                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|mm_interconnect_0|limiter_pipeline|gen_inst[0].core|data1[16]                                         ; 14                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


