<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759725278190 {padding: 0px;}
div.rbtoc1759725278190 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759725278190 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759725278190'>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:AXI4/5-Overview'>Overview</a></li>
<li><a href='#nativeInterface:AXI4/5-StimulusDescription'>Stimulus Description</a></li>
<li><a href='#nativeInterface:AXI4/5-FunctionalCheckandCoverage'>Functional Check and Coverage</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:AXI4/5-CoherentNormal-AccessTransactions'>Coherent Normal-Access Transactions</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:AXI4/5-WideReads'>Wide Reads</a></li>
<li><a href='#nativeInterface:AXI4/5-NarrowReads'>Narrow Reads</a></li>
<li><a href='#nativeInterface:AXI4/5-WideWrites'>Wide Writes</a></li>
<li><a href='#nativeInterface:AXI4/5-NarrowWrites'>Narrow Writes</a></li>
</ul>
</li>
<li><a href='#nativeInterface:AXI4/5-Non-CoherentNormal-AccessTransactions'>Non-Coherent Normal-Access Transactions</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:AXI4/5-WideReads.1'>Wide Reads</a></li>
<li><a href='#nativeInterface:AXI4/5-NarrowReads.1'>Narrow Reads</a></li>
<li><a href='#nativeInterface:AXI4/5-WideWrites.1'>Wide Writes</a></li>
<li><a href='#nativeInterface:AXI4/5-NarrowWrites.1'>Narrow Writes</a></li>
</ul>
</li>
<li><a href='#nativeInterface:AXI4/5-Exclusive-AccessTransactions(AlwaysNon-Coherent)'>Exclusive-Access Transactions (Always Non-Coherent)</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface:AXI4/5-WideReads.2'>Wide Reads</a></li>
<li><a href='#nativeInterface:AXI4/5-NarrowReads.2'>Narrow Reads</a></li>
<li><a href='#nativeInterface:AXI4/5-WideWrites.2'>Wide Writes</a></li>
<li><a href='#nativeInterface:AXI4/5-NarrowWrites.2'>Narrow Writes</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#nativeInterface:AXI4/5-DirectedTestcase'>Directed Testcase</a></li>
<li><a href='#nativeInterface:AXI4/5-Configs'>Configs</a></li>
</ul>
<li><a href='#nativeInterface:AXI4/5-AxIDlimitto20-bit:'>AxID limit to 20-bit:</a></li>
</ul>
</div><h2 id="nativeInterface:AXI4/5-Overview">Overview</h2><p>The AMBA AXI protocol supports high-performance, high-frequency system designs for communication between Manager and Subordinate components.</p><p><strong>Reference Documents: </strong><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs" data-linked-resource-id="59605622" data-linked-resource-version="151" data-linked-resource-type="page">Arch Ncore 3.6 Docs</a> </p><p><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">Ncore 3.6 Supplemental Architecture Specification_079</a> Rev:0.79, January the 11th 2024</p><p class="media-group"><a href="/wiki/spaces/ENGR/pages/395313154/nativeInterface+AXI+4+5?preview=%2F395313154%2F395313165%2FIHI0022H_c_amba_axi_protocol_spec.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">IHI0022H_c_amba_axi_prot…</span></a></p><p><a class="external-link" data-card-appearance="inline" href="https://developer.arm.com/documentation/ihi0022/hc/?lang=en" rel="nofollow">https://developer.arm.com/documentation/ihi0022/hc/?lang=en</a>  AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><h2 id="nativeInterface:AXI4/5-StimulusDescription">Stimulus Description</h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="c7edc519-0240-4a0b-83a1-9162e448ae35" class="confluenceTable"><colgroup><col style="width: 197.0px;"/><col style="width: 272.0px;"/><col style="width: 148.0px;"/><col style="width: 126.0px;"/><col style="width: 177.0px;"/><col style="width: 111.0px;"/><col style="width: 87.0px;"/><col style="width: 111.0px;"/><col style="width: 73.0px;"/><col style="width: 120.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of the field </strong></p></th><th class="confluenceTh"><p><strong>Description </strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>axaddr</p></td><td class="confluenceTd"><p>addr will be covered in the following distinct bins-</p><ol start="1"><li><p>cache-aligned (ex. for 64B cacheline-size, addr[5:0]=0)</p></li><li><p>cache-unaligned &amp;&amp; burst-size aligned</p></li></ol><p>(ex. for 64B cacheline and 16B bus-size, addr[5:4]!=0 &amp;&amp; addr[3:0]==0</p><p>3. cache-unaligned &amp;&amp; burst-size unaligned</p><p>(ex. for 64B cacheline and 16B bus-size, addr[5:4]!=0 and addr[3:0]!=0)</p><p /></td><td class="confluenceTd"><p>randomized in address_manager based on address regions:</p><p><u>coherent addr</u></p><p>addr_mgr.get_coh_addr</p><p /><p><u>non-coherent dmi addr</u></p><p>addr_mgr.get_noncoh_addr</p><p /><p><u>IO coherent/DII addr</u></p><p>addr_mgr.get_iocoh_addr</p><p /><p>For WRAP burst: The start address must be aligned to the size of each transfer.</p><p>For INCR burst: Completely unaligned start address possible</p><p>For EXCLUSIVE ops- address must be aligned to total number of bytes in the transaction.</p><p>ex. for a 128B exclusive, addr[6:0]==0.</p><p>EXCLUSIVE ops are always non-coherent RDNOSNP, WRNOSNP (ie. issued from addresses that map to GPRAR.NC=1 region)</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure</p><p>A7.2 Exclusive accesses</p><p>A7.2.4 Exclusive access restrictions</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axaddr</p></td><td class="confluenceTd"><p>addr_mgr.svh</p><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axlen </p></td><td class="confluenceTd"><p>Burst-Length indicates number of data transfers or beats</p><p>Burst_Length = axlen + 1</p></td><td class="confluenceTd"><p>For INCR: 0-255</p><p>For WRAP: 1,3,7,15</p><p>For EXCLUSIVE ops, following should hold true: axlen &lt;= 15</p><p>(2 ** axsize) x Burst_Length &lt;= 128B</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure</p><p>Burst length</p><p>A7.2 Exclusive accesses</p><p>A7.2.4 Exclusive access restrictions</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axlen</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axsize</p></td><td class="confluenceTd"><p>The maximum number of bytes to transfer in each data transfer, or beat</p></td><td class="confluenceTd"><p>The size of any transfer must not exceed the data bus width of either agent in the transaction</p><p>if axlen=0, narrow transfers are possible.  arsize=0,1,2...log2(bus-wdth)</p><p>if axlen&gt;0, wide transfers, entire bus width should be utilized for the transfer</p><p>arsize=log2(bus-width)</p><p>Narrow bursts are limited to only a single beat</p><p>For EXCLUSIVE ops, following should hold true:</p><p>(2 ** axsize) x axlen &lt;= 128B</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure</p><p>A7.2 Exclusive accesses</p><p>A7.2.4 Exclusive access restrictions</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axsize</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axburst</p></td><td class="confluenceTd"><p>burst_type defines how the address for each transfer in a burst changes with respect to previous transfer</p></td><td class="confluenceTd"><p>INCR, WRAP</p><p>burst must not cross 4K boundary</p><p>FIXED burst_type is not supported</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure</p><p>Burst type</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%203.4%20Supplemental%20Architecture%20Specification.pdf?version=2&amp;modificationDate=1677813553692&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore 3.4 Supplemental Architecture Specification.pdf</a> Rev: 0.87, March 2, 2023</p><p>1.2 Burst limitations</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axburst</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axcache</p></td><td class="confluenceTd"><p>axcache values define the memory attribute signalling</p><p>0 - Bufferable</p><p>1 - Modifiable</p><p>2 - Read Allocate</p><p>3 - Write Allocate</p></td><td class="confluenceTd"><p>all values from Table A4-5 Memory type encoding</p><p /><p>For EXCLUSIVE ops-</p><ol start="1"><li><p>The value of the AxCACHE signals must guarantee that the slave that is monitoring the exclusive access sees the transaction. For example, an exclusive access must not have an AxCACHE value that indicates that the transaction is Cacheable, i.e AxCACHE[3:2] = 'b00</p></li><li><p>If there is a buffer or cache which might respond to an exclusive access before it reaches the monitor, then the exclusive access must be Non-bufferable  i.e AxCACHE[0]=0</p></li></ol></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A4.4 Memory types</p><p>Table A4-5 Memory type encoding</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axcache</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axid</p></td><td class="confluenceTd"><p>transaction ID</p></td><td class="confluenceTd"><p>axid_collision: all transactions issued with same axid (add check in ioaiu_scoreboard)</p><p /><p /></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A4.8 Legacy considerations</p><p>In AXI4, all Device transactions using the same ID to the same Subordinate must be ordered with respect to each other.</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axid_collision</p><p>#Check.IOAIU.axid_collision</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axlock</p></td><td class="confluenceTd"><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="402" src="https://arterisip.atlassian.net/wiki/download/attachments/395313154/image-20221021-195116.png?api=v2"></span><p /></td><td class="confluenceTd"><p>randomize both values with the following distribution-</p><p>0: 90%</p><p>1: 10%</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A7.3 Locked accesses<br/>AXI4 does not support locked transactions. </p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axlock</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axprot</p></td><td class="confluenceTd"><p /><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="446" src="https://arterisip.atlassian.net/wiki/download/attachments/395313154/protection_encoding.JPG?api=v2"></span></td><td class="confluenceTd"><p>completely randomize axprot[2:0]</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A4.7 Access permissions</p><p>Table A4-6 Protection encoding</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axprot</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axqos</p></td><td class="confluenceTd"><p>AxQOS is used as a priority indicator for the associated write or read transaction. A higher value indicates a higher priority transaction.</p></td><td class="confluenceTd"><p>randomize to the following values by default</p><p>0b0000 - 5% (interface does not participate in any qos scheme)</p><p>0b0000 - 0b1111 - 95%</p><p>user can specify a deterministic value.</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A8.1.1 QoS interface signals</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axqos</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axregion</p></td><td class="confluenceTd"><p>Indicates region identifier. wRegion is set to 0 in mobileye config, hence no effect, since regions in Ncore are set via software writes to GPRARs.</p></td><td class="confluenceTd"><p>completely randomize</p><p /></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A8.2 Multiple region signaling</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axregion</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axuser</p></td><td class="confluenceTd"><p>The user signals can be used to<br/>augment information to a transaction</p></td><td class="confluenceTd"><p>completely randomize</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A8.3 User-defined signaling</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axuser</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="nativeInterface:AXI4/5-FunctionalCheckandCoverage">Functional Check and Coverage</h2><h3 id="nativeInterface:AXI4/5-CoherentNormal-AccessTransactions">Coherent Normal-Access Transactions</h3><h4 id="nativeInterface:AXI4/5-WideReads">Wide Reads</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="1f4ca713-ef6b-4a57-a858-6085a180eb4b" class="confluenceTable"><colgroup><col style="width: 257.0px;"/><col style="width: 140.0px;"/><col style="width: 467.0px;"/><col style="width: 264.0px;"/><col style="width: 127.0px;"/><col style="width: 61.0px;"/><col style="width: 78.0px;"/><col style="width: 86.0px;"/><col style="width: 82.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent device, non-bufferable wide normal read transaction</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst iff (arcache == 'b0000 &amp;&amp; arsize ==log2(bus-width) &amp;&amp; isCoherent==1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent device, bufferable wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst iff (arcache == 'b0001 &amp;&amp; arsize ==log2(bus-width) &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst iff (arcache == 'b0010 &amp;&amp; arsize ==log2(bus-width) &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, bufferable wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x arlen x arburst iff (arsize==log2(bus-width) &amp;&amp; arcache=='b0011 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, write through write allocate, wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x arlen x arburst iff (arsize==log2(bus-width) &amp;&amp; arcache=='b1010 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate, wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x arlen x arburst iff (arsize==log2(bus-width) &amp;&amp; arcache=='b1110 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate, wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x arlen x arburst iff (arsize==log2(bus-width) &amp;&amp; arcache=='b0111 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back write allocate, wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x arlen x arburst iff (arsize==log2(bus-width) &amp;&amp; arcache=='b1011 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate, wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x arlen x arburst iff (arsize==log2(bus-width) &amp;&amp; arcache=='b1111 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.wr_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.s</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface:AXI4/5-NarrowReads">Narrow Reads</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="511c76d0-53ed-45af-87db-f39af72f3ed2" class="confluenceTable"><colgroup><col style="width: 257.0px;"/><col style="width: 140.0px;"/><col style="width: 417.0px;"/><col style="width: 291.0px;"/><col style="width: 150.0px;"/><col style="width: 61.0px;"/><col style="width: 85.0px;"/><col style="width: 79.0px;"/><col style="width: 82.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent device, non-bufferable, narrow normal read transaction</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p></td><td class="confluenceTd"><p>cross addr_type x arburst iff (arcache == 'b0000 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; isCoherent ==1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent device, bufferable, narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst iff (arcache == 'b0001 &amp;&amp; arsize &lt;log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; isCoherent ==1 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable narrow, normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst iff (arcache == 'b0010 &amp;&amp; arsize &lt;log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; isCoherent ==1 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable narrow, normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_narrow x arlen x arburst iff (arsize&lt;log2(bus-width) &amp;&amp; arcache=='b0011 &amp;&amp; arlen==0&amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through write allocate narrow ,normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_narrow x arlen x arburst iff (arsize&lt;log2(bus-width) &amp;&amp; arcache=='b1010 &amp;&amp; arlen==0&amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate, narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_narrow x arlen x arburst iff (arsize&lt;log2(bus-width) &amp;&amp; arcache=='b1110 &amp;&amp; arlen==0&amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate, narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_narrow x arlen x arburst iff (arsize&lt;log2(bus-width) &amp;&amp; arcache=='b0111&amp;&amp; arlen==0 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back write allocate ,narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_narrow x arlen x arburst iff (arsize&lt;log2(bus-width) &amp;&amp; arcache=='b1011&amp;&amp; arlen==0 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back read and write allocate , narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_narrow x arlen x arburst iff (arsize&lt;log2(bus-width) &amp;&amp; arcache=='b1111 &amp;&amp; arlen==0&amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nr_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface:AXI4/5-WideWrites">Wide Writes </h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="3d8de239-45e6-4284-bc84-d393b2391bd9" class="confluenceTable"><colgroup><col style="width: 257.0px;"/><col style="width: 140.0px;"/><col style="width: 467.0px;"/><col style="width: 264.0px;"/><col style="width: 127.0px;"/><col style="width: 61.0px;"/><col style="width: 77.0px;"/><col style="width: 87.0px;"/><col style="width: 82.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent device, non-bufferable wide normal write transaction</p></td><td rowspan="10" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst iff (awcache == 'b0000 &amp;&amp; awsize ==log2(bus-width) &amp;&amp; isCoherent==1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent device, bufferable wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst iff (awcache == 'b0001 &amp;&amp; awsize ==log2(bus-width) &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst iff (awcache == 'b0010 &amp;&amp; awsize ==log2(bus-width) &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize==log2(bus-width) &amp;&amp; awcache=='b0011 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through no allocate / read allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize==log2(bus-width) &amp;&amp; awcache=='b0110 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wtralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through write allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize==log2(bus-width) &amp;&amp; awcache=='b1010 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize==log2(bus-width) &amp;&amp; awcache=='b1110 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize==log2(bus-width) &amp;&amp; awcache=='b0111 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize==log2(bus-width) &amp;&amp; awcache=='b1011 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back read and write allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize==log2(bus-width) &amp;&amp; awcache=='b1111 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface:AXI4/5-NarrowWrites">Narrow Writes</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="bec7d653-ea72-4a32-b2e2-bbe18a189a7e" class="confluenceTable"><colgroup><col style="width: 257.0px;"/><col style="width: 140.0px;"/><col style="width: 467.0px;"/><col style="width: 264.0px;"/><col style="width: 127.0px;"/><col style="width: 61.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent device, non-bufferable narrow normal write transaction</p></td><td rowspan="10" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p></td><td class="confluenceTd"><p>cross addr_type x awburst iff (awcache == 'b0000 &amp;&amp; awsize &lt; log2(bus-width )&amp;&amp; awlen==0 &amp;&amp; isCoherent ==1 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent device, bufferable narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst iff (awcache == 'b0001 &amp;&amp; awsize ==log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; isCoherent ==1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst iff (awcache == 'b0010 &amp;&amp; awsize ==log2(bus-width) &amp;&amp; awlen==0&amp;&amp; awlen==0 &amp;&amp; isCoherent ==1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize&lt;log2(bus-width) &amp;&amp; awcache=='b0011&amp;&amp; awlen==0 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through no allocate / read allocate narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize&lt;log2(bus-width) &amp;&amp; awcache=='b0110 &amp;&amp; awlen==0&amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wtralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through write allocate narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize&lt;log2(bus-width) &amp;&amp; awcache=='b1010 &amp;&amp; awlen==0&amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize&lt;log2(bus-width) &amp;&amp; awcache=='b1110 &amp;&amp; awlen==0&amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize&lt;log2(bus-width) &amp;&amp; awcache=='b0111&amp;&amp; awlen==0 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back write allocate narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize&lt;log2(bus-width) &amp;&amp; awcache=='b1011 &amp;&amp; awlen==0&amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize&lt;log2(bus-width) &amp;&amp; awcache=='b1111&amp;&amp; awlen==0 &amp;&amp; isCoherent == 1)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="nativeInterface:AXI4/5-Non-CoherentNormal-AccessTransactions">Non-Coherent Normal-Access Transactions</h3><h4 id="nativeInterface:AXI4/5-WideReads.1">Wide Reads</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="a76711c4-5c86-41e6-a2e1-92afc05bd90a" class="confluenceTable"><colgroup><col style="width: 257.0px;"/><col style="width: 140.0px;"/><col style="width: 467.0px;"/><col style="width: 264.0px;"/><col style="width: 127.0px;"/><col style="width: 61.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Noncoherent device, non-bufferable wide normal read transaction</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst iff (arcache == 'b0000 &amp;&amp; arsize ==log2(bus-width) &amp;&amp; isCoherent==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent device, bufferable wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst iff (arcache == 'b0001 &amp;&amp; arsize ==log2(bus-width) &amp;&amp; isCoherent == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, non-cacheable, non-bufferable wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst iff (arcache == 'b0010 &amp;&amp; arsize ==log2(bus-width) &amp;&amp; isCoherent == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Non-cacheable, Bufferable wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x arlen x arburst iff (arsize==log2(bus-width) &amp;&amp; arcache=='b0011 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through write allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x arlen x arburst iff (arsize==log2(bus-width) &amp;&amp; arcache=='b1010 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through read &amp; write allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x arlen x arburst iff (arsize==log2(bus-width) &amp;&amp; arcache=='b1110 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal,Write back no allocate / read allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x arlen x arburst iff (arsize==log2(bus-width) &amp;&amp; arcache=='b0111 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back write allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x arlen x arburst iff (arsize==log2(bus-width) &amp;&amp; arcache=='b1011 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back read and write allocate wide normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x arlen x arburst iff (arsize==log2(bus-width) &amp;&amp; arcache=='b1111 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.wr_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface:AXI4/5-NarrowReads.1">Narrow Reads</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="1a595d5c-7063-49c0-8da9-4c937acd0f31" class="confluenceTable"><colgroup><col style="width: 257.0px;"/><col style="width: 140.0px;"/><col style="width: 467.0px;"/><col style="width: 264.0px;"/><col style="width: 127.0px;"/><col style="width: 61.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Noncoherent device, non-bufferable narrow normal read transaction</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p></td><td class="confluenceTd"><p>cross addr_type x arburst iff (arcache == 'b0000 &amp;&amp; arsize &lt; log2(bus-width &amp;&amp; arlen==0) &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent device, bufferable narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arburst iff (arcache == 'b0001 &amp;&amp; arsize ==log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, non-cacheable, non-bufferable narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst iff (arcache == 'b0010 &amp;&amp; arsize ==log2(bus-width) &amp;&amp; arlen==0 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Non-cacheable, Bufferable narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_narrow x arlen x arburst iff (arsize&lt;log2(bus-width) &amp;&amp; arcache=='b0011 &amp;&amp; arlen==0&amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal,Write through write allocate narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_narrow x arlen x arburst iff (arsize&lt;log2(bus-width) &amp;&amp; arcache=='b1010 &amp;&amp; arlen==0&amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through read &amp; write allocate narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_narrow x arlen x arburst iff (arsize&lt;log2(bus-width) &amp;&amp; arcache=='b1110 &amp;&amp; arlen==0&amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back no allocate / read allocate narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_narrow x arlen x arburst iff (arsize&lt;log2(bus-width) &amp;&amp; arcache=='b0111 &amp;&amp; arlen==0&amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal,Write back write allocate narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_narrow x arlen x arburst iff (arsize&lt;log2(bus-width) &amp;&amp; arcache=='b1011 &amp;&amp; arlen==0&amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back read and write allocate narrow normal read transaction</p></td><td class="confluenceTd"><p>cross addr_type_narrow x arlen x arburst iff (arsize&lt;log2(bus-width) &amp;&amp; arcache=='b1111 &amp;&amp; arlen==0&amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nr_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface:AXI4/5-WideWrites.1">Wide Writes</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="106a6687-a3ec-44f5-a9fc-8c8c6ce7ddd2" class="confluenceTable"><colgroup><col style="width: 257.0px;"/><col style="width: 140.0px;"/><col style="width: 467.0px;"/><col style="width: 264.0px;"/><col style="width: 127.0px;"/><col style="width: 61.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Noncoherent device, non-bufferable wide normal write transaction</p></td><td rowspan="10" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst iff (awcache == 'b0000 &amp;&amp; awsize ==log2(bus-width) &amp;&amp; isCoherent==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent device, bufferable wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst iff (awcache == 'b0001 &amp;&amp; awsize ==log2(bus-width) &amp;&amp; isCoherent == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, non-cacheable, non-bufferable wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst iff (awcache == 'b0010 &amp;&amp; awsize ==log2(bus-width) &amp;&amp; isCoherent == 0 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal,Non-cacheable, Bufferable wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize==log2(bus-width) &amp;&amp; awcache=='b0011 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through no allocate / read allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize==log2(bus-width) &amp;&amp; awcache=='b0110 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wtralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through write allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize==log2(bus-width) &amp;&amp; awcache=='b1010)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through read &amp; write allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize==log2(bus-width) &amp;&amp; awcache=='b1110 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back no allocate / read allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize==log2(bus-width) &amp;&amp; awcache=='b0111 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back write allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize==log2(bus-width) &amp;&amp; awcache=='b1011 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back read and write allocate wide normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize==log2(bus-width) &amp;&amp; awcache=='b1111 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface:AXI4/5-NarrowWrites.1">Narrow Writes</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="19f8c77e-a45c-415e-a3f4-74fec1b2d604" class="confluenceTable"><colgroup><col style="width: 257.0px;"/><col style="width: 140.0px;"/><col style="width: 407.0px;"/><col style="width: 326.0px;"/><col style="width: 119.0px;"/><col style="width: 65.0px;"/><col style="width: 90.0px;"/><col style="width: 76.0px;"/><col style="width: 82.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc </strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Noncoherent device, non-bufferable narrow normal write transaction</p></td><td rowspan="10" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p></td><td class="confluenceTd"><p>cross addr_type x awburst iff (awcache == 'b0000 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0) &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent device, bufferable narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst iff (awcache == 'b0001 &amp;&amp; awsize ==log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, non-cacheable, non-bufferable narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst iff (awcache == 'b0010 &amp;&amp; awsize ==log2(bus-width) &amp;&amp; awlen==0 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Non-cacheable, Bufferable narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize&lt;log2(bus-width) &amp;&amp; awcache=='b0011 &amp;&amp; awlen==0  &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal,Write through no allocate / read allocate narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize&lt;log2(bus-width) &amp;&amp; awcache=='b0110 &amp;&amp; awlen==0 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wtralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through write allocate narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize&lt;log2(bus-width) &amp;&amp; awcache=='b1010 &amp;&amp; awlen==0 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through read &amp; write allocate narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize&lt;log2(bus-width) &amp;&amp; awcache=='b1110 &amp;&amp; awlen==0 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back no allocate / read allocate narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize&lt;log2(bus-width) &amp;&amp; awcache=='b0111 &amp;&amp; awlen==0 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back write allocate narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize&lt;log2(bus-width) &amp;&amp; awcache=='b1011 &amp;&amp; awlen==0 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back read and write allocate narrow normal write transaction</p></td><td class="confluenceTd"><p>cross addr_type_wide x awlen x awburst iff (awsize&lt;log2(bus-width) &amp;&amp; awcache=='b1111 &amp;&amp; awlen==0 &amp;&amp; isCoherent ==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="nativeInterface:AXI4/5-Exclusive-AccessTransactions(AlwaysNon-Coherent)">Exclusive-Access Transactions (Always Non-Coherent)</h3><h4 id="nativeInterface:AXI4/5-WideReads.2">Wide Reads</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="3690abff-5adc-4496-91e7-b1feb7d33d28" class="confluenceTable"><colgroup><col style="width: 262.0px;"/><col style="width: 140.0px;"/><col style="width: 467.0px;"/><col style="width: 263.0px;"/><col style="width: 123.0px;"/><col style="width: 61.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>device, non-bufferable wide exclusive read transaction</p></td><td rowspan="4" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p /><p>A7.2 Exclusive accesses A7.2.4 Exclusive access restrictions</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x tgt_type iff (arcache == 'b0000 &amp;&amp; arsize ==log2(bus-width))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.wr_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>normal, non-cacheable, non-bufferable wide exclusive read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x tgt_type iff (arcache == 'b0010 &amp;&amp; arsize ==log2(bus-width))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.wr_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>bufferable wide exclusive read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x tgt_type iff (arcache == 'b0001 &amp;&amp; arsize ==log2(bus-width))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.wr_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Non-cacheable, Bufferable wide exclusive read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x tgt_type iff (arcache == 'b0011 &amp;&amp; arsize ==log2(bus-width))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.wr_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface:AXI4/5-NarrowReads.2">Narrow Reads</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="e3efb28e-113c-41fc-9f20-d00c40b6acb1" class="confluenceTable"><colgroup><col style="width: 264.0px;"/><col style="width: 140.0px;"/><col style="width: 467.0px;"/><col style="width: 254.0px;"/><col style="width: 109.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>device, non-bufferable narrow exclusive read transaction</p></td><td rowspan="4" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p /><p>A7.2 Exclusive accesses A7.2.4 Exclusive access restrictions</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x tgt_typeiff (arcache == 'b0000 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nr_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>normal, non-cacheable, non-bufferable narrow exclusive read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst x tgt_type iff (arcache == 'b0010 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nr_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>bufferable narrow exclusive read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x tgt_typeiff (arcache == 'b0001 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nr_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Non-cacheable, Bufferable narrow exclusive read transaction</p></td><td class="confluenceTd"><p>cross addr_type x arlen x arburst  x tgt_typeiff (arcache == 'b0011 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; arlen==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nr_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface:AXI4/5-WideWrites.2">Wide Writes</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="473535c1-f454-41ae-a15f-b4eefca22edc" class="confluenceTable"><colgroup><col style="width: 264.0px;"/><col style="width: 140.0px;"/><col style="width: 467.0px;"/><col style="width: 255.0px;"/><col style="width: 108.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>device, non-bufferable wide exclusive write transaction</p></td><td rowspan="4" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p /><p>A7.2 Exclusive accesses A7.2.4 Exclusive access restrictions</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst iff (awcache == 'b0000 &amp;&amp; awsize == log2(bus-width))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.ww_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>normal, non-cacheable, non-bufferable wide exclusive write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst iff (awcache == 'b0010 &amp;&amp; awsize == log2(bus-width))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.ww_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>bufferable wide exclusive write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst iff (awcache == 'b0001 &amp;&amp; awsize == log2(bus-width))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.ww_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Non-cacheable, Bufferable wide exclusive write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst iff (awcache == 'b0011 &amp;&amp; awsize == log2(bus-width))</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.ww_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface:AXI4/5-NarrowWrites.2">Narrow Writes</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="8343bdfa-b7d7-4ec1-9049-7fc257a2e87a" class="confluenceTable"><colgroup><col style="width: 263.0px;"/><col style="width: 141.0px;"/><col style="width: 467.0px;"/><col style="width: 255.0px;"/><col style="width: 108.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>device, non-bufferable narrow exclusive write transaction</p></td><td rowspan="4" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p /><p>A7.2 Exclusive accesses A7.2.4 Exclusive access restrictions</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x tgt_type iff (awcache == 'b0000 &amp;&amp; arsize &lt; log2(bus-width) &amp;&amp; awlen==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nw_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>normal, non-cacheable, non-bufferable narrow exclusive write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x arburst x tgt_typeiff (awcache == 'b0010 &amp;&amp; arsize &lt; log2(bus-width)&amp;&amp; awlen==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nw_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>bufferable narrow exclusive write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x tgt_type iff (awcache == 'b0001 &amp;&amp; arsize &lt; log2(bus-width)&amp;&amp; awlen==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nw_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Non-cacheable, Bufferable narrow exclusive write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x tgt_type iff (awcache == 'b0011 &amp;&amp; arsize &lt; log2(bus-width)&amp;&amp; awlen==0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohExcTxns.nw_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="nativeInterface:AXI4/5-DirectedTestcase">Directed Testcase</h2><p>This section will be populated post coverage analysis as we discover coverage holes that don't seem to be hit by random testcases.</p><h2 id="nativeInterface:AXI4/5-Configs">Configs</h2><p>Below are the configs and testcases this feature will be exercised, and coverage collected/analyzed and closed.</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="3cdd24f0-d0ad-4ffa-a7ab-9b09740d4395" class="confluenceTable"><colgroup><col style="width: 795.0px;"/><col style="width: 627.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Configs Name/Description</strong></p></th><th class="confluenceTh"><p><strong>Testcases Name/Description</strong></p></th></tr><tr><td class="confluenceTd"><p>hw_cfg_02_ioc_64b → 1-core AXI4 w/ proxyCache</p></td><td rowspan="3" class="confluenceTd"><p>coh_noncoh_rd → random coh and noncoh read transactions</p><p>coh_noncoh_wr → random coh and noncoh write transactions</p><p>coh_noncoh_rd_wr→ random coh and noncoh read and write transactions</p><p>coh_noncoh_rd_wr_snp → random coh and noncoh read/write transactions with incoming SMI snoop traffic</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_meye_q7_ioc_4c → 4-core Multi-port AXI4 w/proxyCache</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_meye_q7_aux1_axi4_1/config1 → Single-port AXI4 w/o proxyCache</p></td></tr></tbody></table></div><h1 id="nativeInterface:AXI4/5-AxIDlimitto20-bit:">AxID limit to 20-bit:</h1><p>Verification is done by running lot of random traffic on all IOAIU interfaces with wArId/wAwId=20 and make sure all is clean (tests passed). axi4, ace_lite, ace_lite_e – all 1000 iterations pass. Update ioc_regr is also 100% clean. All configs are updated, and all planned verification is done.</p><p>Reference JIRAs: 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14649"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_395313154_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14649" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-14649</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
  

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14585"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_395313154_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14585" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-14585</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
  </p><p /><p />