// Seed: 351393248
module module_0 (
    output tri1  id_0,
    output tri0  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  wand  id_5,
    input  wire  id_6,
    output tri0  id_7,
    input  wand  id_8,
    input  tri0  id_9,
    input  tri   id_10,
    input  wire  id_11,
    input  tri   id_12,
    input  tri0  id_13,
    output uwire id_14
);
  wire id_16;
endmodule
module module_1 (
    input wire id_0,
    input wor  id_1
);
  id_3 :
  assert property (@(negedge 1) id_1)
  else id_3 = id_1 & 1;
  module_0(
      id_3, id_3, id_1, id_0, id_3, id_1, id_3, id_3, id_3, id_3, id_1, id_0, id_0, id_3, id_3
  );
  wire id_4;
  wire id_5;
endmodule
