From e4e921da8fe2225af3be2afd08190185fabe6ff1 Mon Sep 17 00:00:00 2001
From: MajorTom <493281372@qq.com>
Date: Thu, 10 Jun 2021 12:41:40 +0800
Subject: [PATCH] add H3-Zero suppport

---
 arch/arm/boot/dts/Makefile                   |   1 +
 arch/arm/boot/dts/sun8i-h3-h3-zero.dts | 138 +++++++++++++++++++
 2 files changed, 139 insertions(+)
 create mode 100644 arch/arm/boot/dts/sun8i-h3-h3-zero.dts

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index 42688609b..e5da2b231 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -1040,6 +1040,7 @@ dtb-$(CONFIG_MACH_SUN8I) += \
 	sun8i-h3-nanopi-neo.dtb \
 	sun8i-h3-nanopi-neo-air.dtb \
 	sun8i-h3-nanopi-r1.dtb \
+	sun8i-h3-h3-zero.dtb \
 	sun8i-h3-orangepi-2.dtb \
 	sun8i-h3-orangepi-lite.dtb \
 	sun8i-h3-orangepi-one.dtb \
diff --git a/arch/arm/boot/dts/sun8i-h3-h3-zero.dts b/arch/arm/boot/dts/sun8i-h3-h3-zero.dts
new file mode 100644
index 000000000..e35e7351c
--- /dev/null
+++ b/arch/arm/boot/dts/sun8i-h3-h3-zero.dts
@@ -0,0 +1,138 @@
+#include "sun8i-h3-nanopi.dtsi"
+
+/ {
+	model = "MajorTom's H3 Zero";
+	compatible = "majortom,h3-zero", "allwinner,sun8i-h3";
+
+	leds {
+		compatible = "gpio-leds";
+
+		pwr {
+			label = "h3-zero:red:pwr";
+			gpios = <&r_pio 0 10 GPIO_ACTIVE_HIGH>; /* PL10 */
+			linux,default-trigger = "default-on";
+		};
+
+		status {
+			label = "h3-zero:green:status";
+			gpios = <&pio 0 10 GPIO_ACTIVE_HIGH>; /* PA10 */
+			linux,default-trigger = "heartbeat";
+		};
+	};
+
+	vdd_cpux: gpio-regulator {
+		compatible = "regulator-gpio";
+		pinctrl-names = "default";
+		regulator-name = "vdd-cpux";
+		regulator-type = "voltage";
+		regulator-boot-on;
+		regulator-always-on;
+		regulator-min-microvolt = <1100000>;
+		regulator-max-microvolt = <1300000>;
+		regulator-ramp-delay = <50>; /* 4ms */
+		gpios = <&r_pio 0 6 GPIO_ACTIVE_HIGH>; /* PL6 */
+		gpios-states = <0x1>;
+		states = <1100000 0x0
+			  1300000 0x1>;
+	};
+
+};
+
+&cpu0 {
+	cpu-supply = <&vdd_cpux>;
+};
+
+&codec {
+	allwinner,audio-routing =
+		"Line Out", "LINEOUT",
+		"MIC1", "Mic",
+		"Mic",  "MBIAS";
+	status = "okay";
+};
+
+&de {
+	status = "okay";
+};
+
+&mmc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&mmc2_8bit_pins>;
+	vmmc-supply = <&reg_vcc3v3>;
+	bus-width = <8>;
+	non-removable;
+	cap-mmc-hw-reset;
+	status = "okay";
+};
+
+&mmc2_8bit_pins {
+	/* Increase drive strength for DDR modes */
+	drive-strength = <40>;
+	/* eMMC is missing pull-ups */
+	bias-pull-up;
+};
+
+&ehci0 {
+	status = "okay";
+};
+
+&ehci1 {
+	status = "okay";
+};
+
+&ehci2 {
+	status = "okay";
+};
+
+&ehci3 {
+	status = "okay";
+};
+
+&emac {
+	phy-handle = <&int_mii_phy>;
+	phy-mode = "mii";
+	allwinner,leds-active-low;
+	status = "okay";
+};
+
+&ohci0 {
+	status = "okay";
+};
+
+&ohci1 {
+	status = "okay";
+};
+
+&ohci2 {
+	status = "okay";
+};
+
+&ohci3 {
+	status = "okay";
+};
+
+&usb_otg {
+	status = "okay";
+	dr_mode = "peripheral";
+};
+
+&usbphy {
+	usb0_id_det-gpios = <&pio 6 12 GPIO_ACTIVE_HIGH>; /* PG12 */
+};
+
+&spi0 {
+    status = "okay";
+
+    st7789vw@0 {
+            compatible = "sitronix,st7789vw";
+            reg = <0>;
+            spi-max-frequency = <96000000>;
+            rotate = <0>;
+            bgr;
+            fps = <60>;
+            buswidth = <8>;
+            reset-gpios = <&pio 0 1 GPIO_ACTIVE_LOW>; /* PA1 */
+            dc-gpios = <&pio 0 0 GPIO_ACTIVE_HIGH>; /* PA0 */
+            debug = <0>;
+			status = "okay";
+    };
+};
-- 
2.25.1

