// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conrr_layer5 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        corr4_out_V_valid_V_dout,
        corr4_out_V_valid_V_empty_n,
        corr4_out_V_valid_V_read,
        corr4_out_V_data_V_dout,
        corr4_out_V_data_V_empty_n,
        corr4_out_V_data_V_read,
        corr4_out_V_keep_V_dout,
        corr4_out_V_keep_V_empty_n,
        corr4_out_V_keep_V_read,
        corr4_out_V_user_V_dout,
        corr4_out_V_user_V_empty_n,
        corr4_out_V_user_V_read,
        corr4_out_V_last_V_dout,
        corr4_out_V_last_V_empty_n,
        corr4_out_V_last_V_read,
        corr4_out_V_id_V_dout,
        corr4_out_V_id_V_empty_n,
        corr4_out_V_id_V_read,
        corr4_out_V_dest_V_dout,
        corr4_out_V_dest_V_empty_n,
        corr4_out_V_dest_V_read,
        corr5_out_V_valid_V_din,
        corr5_out_V_valid_V_full_n,
        corr5_out_V_valid_V_write,
        corr5_out_V_data_V_din,
        corr5_out_V_data_V_full_n,
        corr5_out_V_data_V_write,
        corr5_out_V_keep_V_din,
        corr5_out_V_keep_V_full_n,
        corr5_out_V_keep_V_write,
        corr5_out_V_user_V_din,
        corr5_out_V_user_V_full_n,
        corr5_out_V_user_V_write,
        corr5_out_V_last_V_din,
        corr5_out_V_last_V_full_n,
        corr5_out_V_last_V_write,
        corr5_out_V_id_V_din,
        corr5_out_V_id_V_full_n,
        corr5_out_V_id_V_write,
        corr5_out_V_dest_V_din,
        corr5_out_V_dest_V_full_n,
        corr5_out_V_dest_V_write
);

parameter    ap_ST_fsm_state1 = 31'd1;
parameter    ap_ST_fsm_state2 = 31'd2;
parameter    ap_ST_fsm_state3 = 31'd4;
parameter    ap_ST_fsm_state4 = 31'd8;
parameter    ap_ST_fsm_state5 = 31'd16;
parameter    ap_ST_fsm_state6 = 31'd32;
parameter    ap_ST_fsm_state7 = 31'd64;
parameter    ap_ST_fsm_state8 = 31'd128;
parameter    ap_ST_fsm_state9 = 31'd256;
parameter    ap_ST_fsm_state10 = 31'd512;
parameter    ap_ST_fsm_state11 = 31'd1024;
parameter    ap_ST_fsm_state12 = 31'd2048;
parameter    ap_ST_fsm_state13 = 31'd4096;
parameter    ap_ST_fsm_state14 = 31'd8192;
parameter    ap_ST_fsm_state15 = 31'd16384;
parameter    ap_ST_fsm_state16 = 31'd32768;
parameter    ap_ST_fsm_state17 = 31'd65536;
parameter    ap_ST_fsm_state18 = 31'd131072;
parameter    ap_ST_fsm_state19 = 31'd262144;
parameter    ap_ST_fsm_state20 = 31'd524288;
parameter    ap_ST_fsm_state21 = 31'd1048576;
parameter    ap_ST_fsm_state22 = 31'd2097152;
parameter    ap_ST_fsm_state23 = 31'd4194304;
parameter    ap_ST_fsm_state24 = 31'd8388608;
parameter    ap_ST_fsm_state25 = 31'd16777216;
parameter    ap_ST_fsm_state26 = 31'd33554432;
parameter    ap_ST_fsm_state27 = 31'd67108864;
parameter    ap_ST_fsm_state28 = 31'd134217728;
parameter    ap_ST_fsm_state29 = 31'd268435456;
parameter    ap_ST_fsm_state30 = 31'd536870912;
parameter    ap_ST_fsm_state31 = 31'd1073741824;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [0:0] corr4_out_V_valid_V_dout;
input   corr4_out_V_valid_V_empty_n;
output   corr4_out_V_valid_V_read;
input  [11:0] corr4_out_V_data_V_dout;
input   corr4_out_V_data_V_empty_n;
output   corr4_out_V_data_V_read;
input  [3:0] corr4_out_V_keep_V_dout;
input   corr4_out_V_keep_V_empty_n;
output   corr4_out_V_keep_V_read;
input  [0:0] corr4_out_V_user_V_dout;
input   corr4_out_V_user_V_empty_n;
output   corr4_out_V_user_V_read;
input  [0:0] corr4_out_V_last_V_dout;
input   corr4_out_V_last_V_empty_n;
output   corr4_out_V_last_V_read;
input  [0:0] corr4_out_V_id_V_dout;
input   corr4_out_V_id_V_empty_n;
output   corr4_out_V_id_V_read;
input  [0:0] corr4_out_V_dest_V_dout;
input   corr4_out_V_dest_V_empty_n;
output   corr4_out_V_dest_V_read;
output  [0:0] corr5_out_V_valid_V_din;
input   corr5_out_V_valid_V_full_n;
output   corr5_out_V_valid_V_write;
output  [11:0] corr5_out_V_data_V_din;
input   corr5_out_V_data_V_full_n;
output   corr5_out_V_data_V_write;
output  [3:0] corr5_out_V_keep_V_din;
input   corr5_out_V_keep_V_full_n;
output   corr5_out_V_keep_V_write;
output  [0:0] corr5_out_V_user_V_din;
input   corr5_out_V_user_V_full_n;
output   corr5_out_V_user_V_write;
output  [0:0] corr5_out_V_last_V_din;
input   corr5_out_V_last_V_full_n;
output   corr5_out_V_last_V_write;
output  [0:0] corr5_out_V_id_V_din;
input   corr5_out_V_id_V_full_n;
output   corr5_out_V_id_V_write;
output  [0:0] corr5_out_V_dest_V_din;
input   corr5_out_V_dest_V_full_n;
output   corr5_out_V_dest_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg corr4_out_V_valid_V_read;
reg corr4_out_V_data_V_read;
reg corr4_out_V_keep_V_read;
reg corr4_out_V_user_V_read;
reg corr4_out_V_last_V_read;
reg corr4_out_V_id_V_read;
reg corr4_out_V_dest_V_read;
reg corr5_out_V_valid_V_write;
reg corr5_out_V_data_V_write;
reg corr5_out_V_keep_V_write;
reg corr5_out_V_user_V_write;
reg corr5_out_V_last_V_write;
reg corr5_out_V_id_V_write;
reg corr5_out_V_dest_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [30:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [9:0] out_layer_data_V_5_address0;
reg    out_layer_data_V_5_ce0;
reg    out_layer_data_V_5_we0;
reg   [11:0] out_layer_data_V_5_d0;
wire   [11:0] out_layer_data_V_5_q0;
wire   [3:0] biases_layer5_V_address0;
reg    biases_layer5_V_ce0;
wire   [2:0] biases_layer5_V_q0;
wire   [10:0] weights_layer5_V_address0;
reg    weights_layer5_V_ce0;
wire   [5:0] weights_layer5_V_q0;
reg    corr4_out_V_valid_V_blk_n;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln631_fu_2070_p2;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln650_fu_2204_p2;
reg    corr4_out_V_data_V_blk_n;
reg    corr4_out_V_keep_V_blk_n;
reg    corr4_out_V_user_V_blk_n;
reg    corr4_out_V_last_V_blk_n;
reg    corr4_out_V_id_V_blk_n;
reg    corr4_out_V_dest_V_blk_n;
reg    corr5_out_V_valid_V_blk_n;
wire    ap_CS_fsm_state31;
reg    corr5_out_V_data_V_blk_n;
reg    corr5_out_V_keep_V_blk_n;
reg    corr5_out_V_user_V_blk_n;
reg    corr5_out_V_last_V_blk_n;
reg    corr5_out_V_id_V_blk_n;
reg    corr5_out_V_dest_V_blk_n;
wire   [6:0] current_line_fu_1642_p2;
reg   [6:0] current_line_reg_2908;
wire    ap_CS_fsm_state2;
wire   [3:0] i_fu_1654_p2;
reg   [3:0] i_reg_2916;
wire    ap_CS_fsm_state3;
wire   [10:0] zext_ln609_fu_1668_p1;
reg   [10:0] zext_ln609_reg_2921;
wire   [0:0] icmp_ln608_fu_1648_p2;
wire   [0:0] icmp_ln616_fu_1672_p2;
reg   [0:0] icmp_ln616_reg_2926;
wire   [0:0] icmp_ln628_fu_1678_p2;
reg   [0:0] icmp_ln628_reg_2930;
wire   [0:0] icmp_ln647_fu_1684_p2;
reg   [0:0] icmp_ln647_reg_2934;
wire   [0:0] and_ln666_fu_1696_p2;
reg   [0:0] and_ln666_reg_2938;
wire  signed [12:0] sext_ln321_fu_1732_p1;
reg  signed [12:0] sext_ln321_reg_2942;
wire   [0:0] or_ln647_fu_1736_p2;
reg   [0:0] or_ln647_reg_2948;
wire   [6:0] j_fu_1748_p2;
wire    ap_CS_fsm_state4;
wire   [3:0] current_input_channe_6_fu_1774_p2;
reg   [3:0] current_input_channe_6_reg_2963;
wire    ap_CS_fsm_state5;
wire   [7:0] zext_ln618_fu_1780_p1;
reg   [7:0] zext_ln618_reg_2968;
wire   [0:0] icmp_ln613_fu_1768_p2;
wire   [0:0] grp_fu_1588_p2;
reg   [0:0] icmp_ln683_reg_2974;
wire   [1:0] filter_line_fu_1790_p2;
reg   [1:0] filter_line_reg_2981;
wire    ap_CS_fsm_state6;
wire   [12:0] add_ln321_56_fu_1859_p2;
reg   [12:0] add_ln321_56_reg_2986;
wire   [0:0] icmp_ln618_fu_1784_p2;
wire   [12:0] add_ln321_58_fu_1928_p2;
reg   [12:0] add_ln321_58_reg_2991;
wire   [12:0] add_ln321_60_fu_1955_p2;
reg   [12:0] add_ln321_60_reg_2996;
reg   [11:0] img_channel_valid_V_47_reg_3001;
reg   [11:0] img_channel_valid_V_48_reg_3006;
reg   [11:0] img_channel_valid_V_49_reg_3011;
reg   [11:0] img_channel_valid_V_50_reg_3016;
reg   [11:0] img_channel_data_V_a_34_reg_3021;
reg   [11:0] img_channel_data_V_a_35_reg_3026;
reg   [11:0] img_channel_data_V_a_36_reg_3031;
reg   [11:0] img_channel_data_V_a_37_reg_3036;
reg   [11:0] img_channel_keep_V_a_35_reg_3041;
reg   [11:0] img_channel_keep_V_a_36_reg_3046;
reg   [11:0] img_channel_keep_V_a_37_reg_3051;
reg   [11:0] img_channel_keep_V_a_38_reg_3056;
reg   [11:0] img_channel_user_V_a_33_reg_3061;
reg   [11:0] img_channel_user_V_a_34_reg_3066;
reg   [11:0] img_channel_user_V_a_35_reg_3071;
reg   [11:0] img_channel_user_V_a_36_reg_3076;
reg   [11:0] img_channel_last_V_a_35_reg_3081;
reg   [11:0] img_channel_last_V_a_36_reg_3086;
reg   [11:0] img_channel_last_V_a_37_reg_3091;
reg   [11:0] img_channel_last_V_a_38_reg_3096;
reg   [11:0] img_channel_id_V_add_35_reg_3101;
reg   [11:0] img_channel_id_V_add_36_reg_3106;
reg   [11:0] img_channel_id_V_add_37_reg_3111;
reg   [11:0] img_channel_id_V_add_38_reg_3116;
reg   [11:0] img_channel_dest_V_a_35_reg_3121;
reg   [11:0] img_channel_dest_V_a_36_reg_3126;
reg   [11:0] img_channel_dest_V_a_37_reg_3131;
reg   [11:0] img_channel_dest_V_a_38_reg_3136;
wire   [6:0] index_input_element_fu_2029_p2;
reg   [6:0] index_input_element_reg_3144;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln620_fu_2023_p2;
wire   [12:0] add_ln321_64_fu_2055_p2;
reg   [12:0] add_ln321_64_reg_3154;
wire   [6:0] index_input_element_16_fu_2096_p2;
wire    io_acc_block_signal_op245;
reg    ap_block_state9;
wire   [11:0] add_ln321_68_fu_2136_p2;
reg   [11:0] add_ln321_68_reg_3197;
wire    ap_CS_fsm_state10;
reg   [11:0] img_channel_valid_V_54_reg_3202;
reg   [11:0] img_channel_valid_V_55_reg_3207;
reg   [11:0] img_channel_valid_V_56_reg_3212;
reg   [11:0] img_channel_valid_V_57_reg_3217;
reg   [11:0] img_channel_data_V_a_39_reg_3222;
reg   [11:0] img_channel_data_V_a_40_reg_3227;
reg   [11:0] img_channel_data_V_a_41_reg_3232;
reg   [11:0] img_channel_data_V_a_42_reg_3237;
reg   [11:0] img_channel_keep_V_a_40_reg_3242;
reg   [11:0] img_channel_keep_V_a_41_reg_3247;
reg   [11:0] img_channel_keep_V_a_42_reg_3252;
reg   [11:0] img_channel_keep_V_a_43_reg_3257;
reg   [11:0] img_channel_user_V_a_38_reg_3262;
reg   [11:0] img_channel_user_V_a_39_reg_3267;
reg   [11:0] img_channel_user_V_a_40_reg_3272;
reg   [11:0] img_channel_user_V_a_41_reg_3277;
reg   [11:0] img_channel_last_V_a_40_reg_3282;
reg   [11:0] img_channel_last_V_a_41_reg_3287;
reg   [11:0] img_channel_last_V_a_42_reg_3292;
reg   [11:0] img_channel_last_V_a_43_reg_3297;
reg   [11:0] img_channel_id_V_add_40_reg_3302;
reg   [11:0] img_channel_id_V_add_41_reg_3307;
reg   [11:0] img_channel_id_V_add_42_reg_3312;
reg   [11:0] img_channel_id_V_add_43_reg_3317;
reg   [11:0] img_channel_dest_V_a_40_reg_3322;
reg   [11:0] img_channel_dest_V_a_41_reg_3327;
reg   [11:0] img_channel_dest_V_a_42_reg_3332;
reg   [11:0] img_channel_dest_V_a_43_reg_3337;
wire   [6:0] index_input_element_19_fu_2230_p2;
wire    io_acc_block_signal_op363;
reg    ap_block_state11;
wire   [10:0] add_ln321_73_fu_2264_p2;
reg   [10:0] add_ln321_73_reg_3350;
wire    ap_CS_fsm_state12;
wire   [12:0] add_ln321_75_fu_2287_p2;
reg   [12:0] add_ln321_75_reg_3355;
wire   [6:0] index_input_element_20_fu_2299_p2;
reg   [6:0] index_input_element_20_reg_3363;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln668_fu_2293_p2;
wire   [12:0] add_ln321_77_fu_2329_p2;
reg   [12:0] add_ln321_77_reg_3373;
wire   [10:0] add_ln321_79_fu_2368_p2;
reg   [10:0] add_ln321_79_reg_3408;
wire   [11:0] add_ln321_80_fu_2374_p2;
reg   [11:0] add_ln321_80_reg_3413;
wire   [6:0] index_input_element_21_fu_2396_p2;
reg   [6:0] index_input_element_21_reg_3421;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln676_fu_2390_p2;
wire   [11:0] add_ln321_82_fu_2426_p2;
reg   [11:0] add_ln321_82_reg_3431;
wire   [3:0] current_filter_fu_2447_p2;
reg   [3:0] current_filter_reg_3469;
wire    ap_CS_fsm_state17;
wire   [63:0] zext_ln691_fu_2453_p1;
reg   [63:0] zext_ln691_reg_3474;
wire   [0:0] icmp_ln685_fu_2441_p2;
wire   [11:0] zext_ln1265_fu_2457_p1;
reg   [11:0] zext_ln1265_reg_3479;
wire   [10:0] zext_ln687_fu_2469_p1;
reg   [10:0] zext_ln687_reg_3484;
wire   [3:0] current_input_channe_7_fu_2479_p2;
reg   [3:0] current_input_channe_7_reg_3493;
wire    ap_CS_fsm_state18;
wire   [7:0] zext_ln203_43_fu_2485_p1;
reg   [7:0] zext_ln203_43_reg_3498;
wire   [0:0] icmp_ln687_fu_2473_p2;
wire   [7:0] add_ln203_25_fu_2501_p2;
reg   [7:0] add_ln203_25_reg_3503;
wire   [3:0] subfilter_element_fu_2513_p2;
reg   [3:0] subfilter_element_reg_3516;
wire    ap_CS_fsm_state19;
wire   [11:0] add_ln203_27_fu_2554_p2;
reg   [11:0] add_ln203_27_reg_3521;
wire   [0:0] icmp_ln689_fu_2507_p2;
wire    ap_CS_fsm_state20;
wire   [1:0] input_line_fu_2579_p2;
reg   [1:0] input_line_reg_3534;
wire    ap_CS_fsm_state22;
wire   [12:0] add_ln203_29_fu_2652_p2;
reg   [12:0] add_ln203_29_reg_3539;
wire   [0:0] icmp_ln693_fu_2573_p2;
wire   [8:0] add_ln203_30_fu_2670_p2;
reg   [8:0] add_ln203_30_reg_3544;
wire   [6:0] index_input_element_18_fu_2682_p2;
reg   [6:0] index_input_element_18_reg_3552;
wire    ap_CS_fsm_state23;
wire   [0:0] icmp_ln695_fu_2676_p2;
wire   [8:0] add_ln203_32_fu_2706_p2;
reg   [8:0] add_ln203_32_reg_3562;
wire   [6:0] index_input_element_17_fu_2721_p2;
reg   [6:0] index_input_element_17_reg_3570;
wire    ap_CS_fsm_state26;
reg   [9:0] out_layer_data_V_5_a_1_reg_3575;
wire   [0:0] icmp_ln701_fu_2715_p2;
wire  signed [11:0] sext_ln1265_fu_2753_p1;
reg  signed [11:0] sext_ln1265_reg_3585;
wire    ap_CS_fsm_state28;
wire  signed [10:0] sext_ln703_fu_2757_p1;
reg  signed [10:0] sext_ln703_reg_3590;
wire   [6:0] index_input_element_15_fu_2767_p2;
reg   [6:0] index_input_element_15_reg_3598;
wire    ap_CS_fsm_state29;
reg   [9:0] out_layer_data_V_5_a_2_reg_3604;
wire   [0:0] icmp_ln706_fu_2761_p2;
wire   [11:0] aux_sum_V_fu_2791_p2;
reg   [11:0] aux_sum_V_reg_3609;
wire    ap_CS_fsm_state30;
wire   [10:0] add_ln203_fu_2796_p2;
reg   [10:0] add_ln203_reg_3615;
reg   [0:0] tmp_35_reg_3620;
reg   [3:0] subfilter_layer_V_address0;
reg    subfilter_layer_V_ce0;
reg    subfilter_layer_V_we0;
wire   [11:0] subfilter_layer_V_d0;
wire   [11:0] subfilter_layer_V_q0;
reg   [5:0] correlate_img_address0;
reg    correlate_img_ce0;
reg    correlate_img_we0;
wire   [11:0] correlate_img_q0;
reg   [11:0] img_channel_valid_V_address0;
reg    img_channel_valid_V_ce0;
reg    img_channel_valid_V_we0;
reg   [0:0] img_channel_valid_V_d0;
wire   [0:0] img_channel_valid_V_q0;
reg   [11:0] img_channel_valid_V_address1;
reg    img_channel_valid_V_ce1;
reg    img_channel_valid_V_we1;
reg   [0:0] img_channel_valid_V_d1;
wire   [0:0] img_channel_valid_V_q1;
reg   [11:0] img_channel_data_V_address0;
reg    img_channel_data_V_ce0;
reg    img_channel_data_V_we0;
reg   [11:0] img_channel_data_V_d0;
wire   [11:0] img_channel_data_V_q0;
reg   [11:0] img_channel_data_V_address1;
reg    img_channel_data_V_ce1;
reg    img_channel_data_V_we1;
reg   [11:0] img_channel_data_V_d1;
wire   [11:0] img_channel_data_V_q1;
reg   [11:0] img_channel_keep_V_address0;
reg    img_channel_keep_V_ce0;
reg    img_channel_keep_V_we0;
reg   [3:0] img_channel_keep_V_d0;
wire   [3:0] img_channel_keep_V_q0;
reg   [11:0] img_channel_keep_V_address1;
reg    img_channel_keep_V_ce1;
reg    img_channel_keep_V_we1;
reg   [3:0] img_channel_keep_V_d1;
wire   [3:0] img_channel_keep_V_q1;
reg   [11:0] img_channel_user_V_address0;
reg    img_channel_user_V_ce0;
reg    img_channel_user_V_we0;
reg   [0:0] img_channel_user_V_d0;
wire   [0:0] img_channel_user_V_q0;
reg   [11:0] img_channel_user_V_address1;
reg    img_channel_user_V_ce1;
reg    img_channel_user_V_we1;
reg   [0:0] img_channel_user_V_d1;
wire   [0:0] img_channel_user_V_q1;
reg   [11:0] img_channel_last_V_address0;
reg    img_channel_last_V_ce0;
reg    img_channel_last_V_we0;
reg   [0:0] img_channel_last_V_d0;
wire   [0:0] img_channel_last_V_q0;
reg   [11:0] img_channel_last_V_address1;
reg    img_channel_last_V_ce1;
reg    img_channel_last_V_we1;
reg   [0:0] img_channel_last_V_d1;
wire   [0:0] img_channel_last_V_q1;
reg   [11:0] img_channel_id_V_address0;
reg    img_channel_id_V_ce0;
reg    img_channel_id_V_we0;
reg   [0:0] img_channel_id_V_d0;
wire   [0:0] img_channel_id_V_q0;
reg   [11:0] img_channel_id_V_address1;
reg    img_channel_id_V_ce1;
reg    img_channel_id_V_we1;
reg   [0:0] img_channel_id_V_d1;
wire   [0:0] img_channel_id_V_q1;
reg   [11:0] img_channel_dest_V_address0;
reg    img_channel_dest_V_ce0;
reg    img_channel_dest_V_we0;
reg   [0:0] img_channel_dest_V_d0;
wire   [0:0] img_channel_dest_V_q0;
reg   [11:0] img_channel_dest_V_address1;
reg    img_channel_dest_V_ce1;
reg    img_channel_dest_V_we1;
reg   [0:0] img_channel_dest_V_d1;
wire   [0:0] img_channel_dest_V_q1;
reg   [12:0] channel_from_prev_ou_address0;
reg    channel_from_prev_ou_ce0;
reg    channel_from_prev_ou_we0;
wire   [11:0] channel_from_prev_ou_q0;
wire    grp_CORRELATE_1_fu_1571_ap_start;
wire    grp_CORRELATE_1_fu_1571_ap_done;
wire    grp_CORRELATE_1_fu_1571_ap_idle;
wire    grp_CORRELATE_1_fu_1571_ap_ready;
wire   [12:0] grp_CORRELATE_1_fu_1571_prev_output_channel_V_address0;
wire    grp_CORRELATE_1_fu_1571_prev_output_channel_V_ce0;
wire   [3:0] grp_CORRELATE_1_fu_1571_filter_V_address0;
wire    grp_CORRELATE_1_fu_1571_filter_V_ce0;
wire   [5:0] grp_CORRELATE_1_fu_1571_correlate_img_V_address0;
wire    grp_CORRELATE_1_fu_1571_correlate_img_V_ce0;
wire    grp_CORRELATE_1_fu_1571_correlate_img_V_we0;
wire   [11:0] grp_CORRELATE_1_fu_1571_correlate_img_V_d0;
reg   [6:0] current_line_0_reg_1381;
reg    ap_block_state1;
reg   [3:0] i_0_reg_1393;
wire   [0:0] icmp_ln609_fu_1742_p2;
wire   [0:0] icmp_ln605_fu_1636_p2;
reg   [6:0] j_0_reg_1404;
reg   [3:0] current_input_channe_reg_1415;
reg   [1:0] filter_line_0_reg_1427;
reg   [6:0] index_input_element_s_reg_1438;
wire    ap_CS_fsm_state8;
reg   [6:0] index_input_element1_reg_1449;
reg   [6:0] index_input_element1_4_reg_1460;
reg   [6:0] index_input_element1_5_reg_1471;
wire    ap_CS_fsm_state14;
reg   [6:0] index_input_element2_reg_1482;
wire    ap_CS_fsm_state16;
reg   [3:0] current_filter_0_reg_1493;
reg   [3:0] current_input_channe_10_reg_1504;
reg   [3:0] subfilter_element_0_reg_1515;
wire    ap_CS_fsm_state21;
reg   [1:0] input_line_0_reg_1527;
reg   [6:0] index_input_element2_9_reg_1538;
wire    ap_CS_fsm_state24;
reg   [6:0] index_input_element2_10_reg_1549;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
reg   [6:0] index_input_element2_11_reg_1560;
wire    io_acc_block_signal_op702;
reg    grp_CORRELATE_1_fu_1571_ap_start_reg;
wire   [63:0] zext_ln203_42_fu_1763_p1;
wire   [63:0] zext_ln321_93_fu_1978_p1;
wire   [63:0] zext_ln321_92_fu_1961_p1;
wire   [63:0] zext_ln321_94_fu_1995_p1;
wire   [63:0] zext_ln321_95_fu_2012_p1;
wire   [63:0] zext_ln321_97_fu_2044_p1;
wire   [63:0] zext_ln321_98_fu_2060_p1;
wire   [63:0] zext_ln321_102_fu_2085_p1;
wire   [63:0] zext_ln321_107_fu_2159_p1;
wire   [63:0] zext_ln321_106_fu_2142_p1;
wire   [63:0] zext_ln321_108_fu_2176_p1;
wire   [63:0] zext_ln321_109_fu_2193_p1;
wire   [63:0] zext_ln321_111_fu_2219_p1;
wire   [63:0] zext_ln321_117_fu_2318_p1;
wire   [63:0] zext_ln321_118_fu_2380_p1;
wire   [63:0] zext_ln321_124_fu_2415_p1;
wire   [63:0] zext_ln321_125_fu_2431_p1;
wire   [63:0] zext_ln203_47_fu_2559_p1;
wire   [63:0] zext_ln691_1_fu_2563_p1;
wire   [63:0] zext_ln203_54_fu_2701_p1;
wire   [63:0] zext_ln203_55_fu_2711_p1;
wire   [63:0] zext_ln1265_16_fu_2741_p1;
wire   [63:0] zext_ln703_fu_2727_p1;
wire   [63:0] zext_ln1265_14_fu_2782_p1;
wire   [63:0] zext_ln321_100_fu_2822_p1;
wire   [11:0] add_ln703_fu_2746_p2;
wire   [5:0] grp_fu_1578_p4;
wire   [9:0] tmp_47_fu_1660_p3;
wire   [0:0] icmp_ln666_fu_1690_p2;
wire   [10:0] tmp_fu_1702_p3;
wire   [8:0] tmp_s_fu_1714_p3;
wire   [11:0] zext_ln321_fu_1710_p1;
wire   [11:0] zext_ln321_86_fu_1722_p1;
wire   [11:0] sub_ln321_fu_1726_p2;
wire   [10:0] zext_ln203_fu_1754_p1;
wire   [10:0] add_ln203_24_fu_1758_p2;
wire   [5:0] tmp_49_fu_1796_p3;
wire   [3:0] tmp_50_fu_1808_p3;
wire   [6:0] zext_ln321_87_fu_1804_p1;
wire   [6:0] zext_ln321_88_fu_1816_p1;
wire   [6:0] sub_ln321_5_fu_1820_p2;
wire  signed [7:0] sext_ln321_11_fu_1826_p1;
wire   [7:0] add_ln321_fu_1830_p2;
wire   [6:0] trunc_ln321_fu_1835_p1;
wire   [8:0] tmp_33_fu_1847_p3;
wire  signed [12:0] sext_ln321_12_fu_1855_p1;
wire   [12:0] p_shl_cast_fu_1839_p3;
wire   [5:0] tmp_51_fu_1865_p3;
wire   [3:0] tmp_52_fu_1877_p3;
wire   [6:0] zext_ln321_89_fu_1873_p1;
wire   [6:0] zext_ln321_90_fu_1885_p1;
wire   [6:0] sub_ln321_6_fu_1889_p2;
wire  signed [7:0] sext_ln321_13_fu_1895_p1;
wire   [7:0] add_ln321_57_fu_1899_p2;
wire   [6:0] trunc_ln321_5_fu_1904_p1;
wire   [8:0] tmp_34_fu_1916_p3;
wire  signed [12:0] sext_ln321_14_fu_1924_p1;
wire   [12:0] p_shl22_cast_fu_1908_p3;
wire   [12:0] zext_ln321_91_fu_1934_p1;
wire   [12:0] add_ln321_59_fu_1938_p2;
wire   [12:0] shl_ln321_fu_1943_p2;
wire   [12:0] shl_ln321_4_fu_1949_p2;
wire   [12:0] or_ln321_fu_1972_p2;
wire   [12:0] add_ln321_61_fu_1989_p2;
wire   [12:0] add_ln321_62_fu_2006_p2;
wire   [12:0] zext_ln321_96_fu_2035_p1;
wire   [12:0] add_ln321_63_fu_2039_p2;
wire   [12:0] zext_ln321_101_fu_2076_p1;
wire   [12:0] add_ln321_66_fu_2080_p2;
wire   [9:0] tmp_57_fu_2102_p3;
wire   [4:0] tmp_58_fu_2114_p3;
wire   [10:0] zext_ln321_104_fu_2122_p1;
wire   [10:0] zext_ln321_103_fu_2110_p1;
wire   [10:0] add_ln321_67_fu_2126_p2;
wire   [11:0] zext_ln321_105_fu_2132_p1;
wire   [11:0] add_ln321_69_fu_2153_p2;
wire   [11:0] add_ln321_70_fu_2170_p2;
wire   [11:0] add_ln321_71_fu_2187_p2;
wire   [11:0] zext_ln321_110_fu_2210_p1;
wire   [11:0] add_ln321_72_fu_2214_p2;
wire   [9:0] tmp_59_fu_2240_p3;
wire   [4:0] tmp_60_fu_2252_p3;
wire   [10:0] zext_ln321_113_fu_2248_p1;
wire   [10:0] zext_ln321_114_fu_2260_p1;
wire   [12:0] zext_ln321_112_fu_2236_p1;
wire   [12:0] add_ln321_74_fu_2270_p2;
wire   [12:0] shl_ln321_5_fu_2275_p2;
wire   [12:0] shl_ln321_6_fu_2281_p2;
wire   [10:0] zext_ln321_116_fu_2309_p1;
wire   [10:0] add_ln321_76_fu_2313_p2;
wire   [12:0] zext_ln321_115_fu_2305_p1;
wire   [9:0] tmp_61_fu_2334_p3;
wire   [4:0] tmp_62_fu_2346_p3;
wire   [10:0] zext_ln321_120_fu_2354_p1;
wire   [10:0] zext_ln321_119_fu_2342_p1;
wire   [10:0] add_ln321_78_fu_2358_p2;
wire   [11:0] zext_ln321_121_fu_2364_p1;
wire   [10:0] zext_ln321_123_fu_2406_p1;
wire   [10:0] add_ln321_81_fu_2410_p2;
wire   [11:0] zext_ln321_122_fu_2402_p1;
wire   [9:0] tmp_48_fu_2461_p3;
wire   [6:0] tmp_53_fu_2489_p3;
wire   [7:0] zext_ln203_44_fu_2497_p1;
wire   [7:0] zext_ln203_45_fu_2519_p1;
wire   [7:0] add_ln203_26_fu_2523_p2;
wire   [9:0] tmp_36_fu_2536_p3;
wire   [11:0] p_shl26_cast_fu_2528_p3;
wire   [11:0] zext_ln203_46_fu_2544_p1;
wire   [11:0] sub_ln203_fu_2548_p2;
wire   [5:0] tmp_54_fu_2585_p3;
wire   [3:0] tmp_55_fu_2597_p3;
wire   [6:0] zext_ln203_48_fu_2593_p1;
wire   [6:0] zext_ln203_50_fu_2609_p1;
wire   [6:0] sub_ln203_3_fu_2613_p2;
wire  signed [7:0] sext_ln203_6_fu_2619_p1;
wire   [7:0] add_ln203_28_fu_2623_p2;
wire   [6:0] trunc_ln203_fu_2628_p1;
wire   [8:0] tmp_37_fu_2640_p3;
wire  signed [12:0] sext_ln203_7_fu_2648_p1;
wire   [12:0] p_shl28_cast_fu_2632_p3;
wire   [7:0] tmp_56_fu_2658_p3;
wire   [8:0] zext_ln203_49_fu_2605_p1;
wire   [8:0] zext_ln203_51_fu_2666_p1;
wire   [12:0] zext_ln203_53_fu_2692_p1;
wire   [12:0] add_ln203_31_fu_2696_p2;
wire   [8:0] zext_ln203_52_fu_2688_p1;
wire   [10:0] zext_ln1265_15_fu_2732_p1;
wire   [10:0] add_ln1265_5_fu_2736_p2;
wire  signed [2:0] sext_ln1265_fu_2753_p0;
wire  signed [2:0] sext_ln703_fu_2757_p0;
wire   [10:0] zext_ln1265_13_fu_2773_p1;
wire   [10:0] add_ln1265_fu_2777_p2;
wire   [10:0] trunc_ln703_fu_2787_p1;
wire   [8:0] zext_ln321_99_fu_2809_p1;
wire   [8:0] add_ln321_65_fu_2812_p2;
wire  signed [9:0] sext_ln321_15_fu_2818_p1;
wire  signed [11:0] select_ln6_fu_2836_p3;
wire   [13:0] shl_ln_fu_2846_p3;
wire  signed [14:0] sext_ln1118_1_fu_2854_p1;
wire  signed [14:0] sext_ln1118_fu_2842_p1;
wire   [0:0] icmp_ln1494_fu_2831_p2;
wire   [10:0] select_ln13_fu_2864_p3;
wire   [14:0] lhs_V_fu_2871_p3;
wire   [14:0] r_V_fu_2858_p2;
wire  signed [15:0] sext_ln1192_fu_2883_p1;
wire   [15:0] zext_ln728_fu_2879_p1;
wire   [15:0] ret_V_fu_2887_p2;
reg   [30:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 31'd1;
#0 grp_CORRELATE_1_fu_1571_ap_start_reg = 1'b0;
end

conrr_layer2_out_rcU #(
    .DataWidth( 12 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
out_layer_data_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_data_V_5_address0),
    .ce0(out_layer_data_V_5_ce0),
    .we0(out_layer_data_V_5_we0),
    .d0(out_layer_data_V_5_d0),
    .q0(out_layer_data_V_5_q0)
);

conrr_layer5_bias4jc #(
    .DataWidth( 3 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
biases_layer5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(biases_layer5_V_address0),
    .ce0(biases_layer5_V_ce0),
    .q0(biases_layer5_V_q0)
);

conrr_layer5_weig5jm #(
    .DataWidth( 6 ),
    .AddressRange( 1296 ),
    .AddressWidth( 11 ))
weights_layer5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_layer5_V_address0),
    .ce0(weights_layer5_V_ce0),
    .q0(weights_layer5_V_q0)
);

conrr_layer3_subfGfk #(
    .DataWidth( 12 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
subfilter_layer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(subfilter_layer_V_address0),
    .ce0(subfilter_layer_V_ce0),
    .we0(subfilter_layer_V_we0),
    .d0(subfilter_layer_V_d0),
    .q0(subfilter_layer_V_q0)
);

conrr_layer1_corrfYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
correlate_img_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(correlate_img_address0),
    .ce0(correlate_img_ce0),
    .we0(correlate_img_we0),
    .d0(grp_CORRELATE_1_fu_1571_correlate_img_V_d0),
    .q0(correlate_img_q0)
);

conrr_layer3_img_IfE #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_valid_V_address0),
    .ce0(img_channel_valid_V_ce0),
    .we0(img_channel_valid_V_we0),
    .d0(img_channel_valid_V_d0),
    .q0(img_channel_valid_V_q0),
    .address1(img_channel_valid_V_address1),
    .ce1(img_channel_valid_V_ce1),
    .we1(img_channel_valid_V_we1),
    .d1(img_channel_valid_V_d1),
    .q1(img_channel_valid_V_q1)
);

conrr_layer3_img_JfO #(
    .DataWidth( 12 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_data_V_address0),
    .ce0(img_channel_data_V_ce0),
    .we0(img_channel_data_V_we0),
    .d0(img_channel_data_V_d0),
    .q0(img_channel_data_V_q0),
    .address1(img_channel_data_V_address1),
    .ce1(img_channel_data_V_ce1),
    .we1(img_channel_data_V_we1),
    .d1(img_channel_data_V_d1),
    .q1(img_channel_data_V_q1)
);

conrr_layer3_img_KfY #(
    .DataWidth( 4 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_keep_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_keep_V_address0),
    .ce0(img_channel_keep_V_ce0),
    .we0(img_channel_keep_V_we0),
    .d0(img_channel_keep_V_d0),
    .q0(img_channel_keep_V_q0),
    .address1(img_channel_keep_V_address1),
    .ce1(img_channel_keep_V_ce1),
    .we1(img_channel_keep_V_we1),
    .d1(img_channel_keep_V_d1),
    .q1(img_channel_keep_V_q1)
);

conrr_layer3_img_IfE #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_user_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_user_V_address0),
    .ce0(img_channel_user_V_ce0),
    .we0(img_channel_user_V_we0),
    .d0(img_channel_user_V_d0),
    .q0(img_channel_user_V_q0),
    .address1(img_channel_user_V_address1),
    .ce1(img_channel_user_V_ce1),
    .we1(img_channel_user_V_we1),
    .d1(img_channel_user_V_d1),
    .q1(img_channel_user_V_q1)
);

conrr_layer3_img_IfE #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_last_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_last_V_address0),
    .ce0(img_channel_last_V_ce0),
    .we0(img_channel_last_V_we0),
    .d0(img_channel_last_V_d0),
    .q0(img_channel_last_V_q0),
    .address1(img_channel_last_V_address1),
    .ce1(img_channel_last_V_ce1),
    .we1(img_channel_last_V_we1),
    .d1(img_channel_last_V_d1),
    .q1(img_channel_last_V_q1)
);

conrr_layer3_img_IfE #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_id_V_address0),
    .ce0(img_channel_id_V_ce0),
    .we0(img_channel_id_V_we0),
    .d0(img_channel_id_V_d0),
    .q0(img_channel_id_V_q0),
    .address1(img_channel_id_V_address1),
    .ce1(img_channel_id_V_ce1),
    .we1(img_channel_id_V_we1),
    .d1(img_channel_id_V_d1),
    .q1(img_channel_id_V_q1)
);

conrr_layer3_img_IfE #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_dest_V_address0),
    .ce0(img_channel_dest_V_ce0),
    .we0(img_channel_dest_V_we0),
    .d0(img_channel_dest_V_d0),
    .q0(img_channel_dest_V_q0),
    .address1(img_channel_dest_V_address1),
    .ce1(img_channel_dest_V_ce1),
    .we1(img_channel_dest_V_we1),
    .d1(img_channel_dest_V_d1),
    .q1(img_channel_dest_V_q1)
);

conrr_layer2_chanBew #(
    .DataWidth( 12 ),
    .AddressRange( 5508 ),
    .AddressWidth( 13 ))
channel_from_prev_ou_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(channel_from_prev_ou_address0),
    .ce0(channel_from_prev_ou_ce0),
    .we0(channel_from_prev_ou_we0),
    .d0(img_channel_data_V_q0),
    .q0(channel_from_prev_ou_q0)
);

CORRELATE_1 grp_CORRELATE_1_fu_1571(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CORRELATE_1_fu_1571_ap_start),
    .ap_done(grp_CORRELATE_1_fu_1571_ap_done),
    .ap_idle(grp_CORRELATE_1_fu_1571_ap_idle),
    .ap_ready(grp_CORRELATE_1_fu_1571_ap_ready),
    .prev_output_channel_V_address0(grp_CORRELATE_1_fu_1571_prev_output_channel_V_address0),
    .prev_output_channel_V_ce0(grp_CORRELATE_1_fu_1571_prev_output_channel_V_ce0),
    .prev_output_channel_V_q0(channel_from_prev_ou_q0),
    .filter_V_address0(grp_CORRELATE_1_fu_1571_filter_V_address0),
    .filter_V_ce0(grp_CORRELATE_1_fu_1571_filter_V_ce0),
    .filter_V_q0(subfilter_layer_V_q0),
    .correlate_img_V_address0(grp_CORRELATE_1_fu_1571_correlate_img_V_address0),
    .correlate_img_V_ce0(grp_CORRELATE_1_fu_1571_correlate_img_V_ce0),
    .correlate_img_V_we0(grp_CORRELATE_1_fu_1571_correlate_img_V_we0),
    .correlate_img_V_d0(grp_CORRELATE_1_fu_1571_correlate_img_V_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln605_fu_1636_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CORRELATE_1_fu_1571_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln693_fu_2573_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
            grp_CORRELATE_1_fu_1571_ap_start_reg <= 1'b1;
        end else if ((grp_CORRELATE_1_fu_1571_ap_ready == 1'b1)) begin
            grp_CORRELATE_1_fu_1571_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln613_fu_1768_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (grp_fu_1588_p2 == 1'd0))) begin
        current_filter_0_reg_1493 <= 4'd0;
    end else if (((icmp_ln706_fu_2761_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        current_filter_0_reg_1493 <= current_filter_reg_3469;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln701_fu_2715_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        current_input_channe_10_reg_1504 <= current_input_channe_7_reg_3493;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln685_fu_2441_p2 == 1'd0) & (icmp_ln683_reg_2974 == 1'd0))) begin
        current_input_channe_10_reg_1504 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln608_fu_1648_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        current_input_channe_reg_1415 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln676_fu_2390_p2 == 1'd1) | (icmp_ln647_reg_2934 == 1'd0)))) begin
        current_input_channe_reg_1415 <= current_input_channe_6_reg_2963;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        current_line_0_reg_1381 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & ((icmp_ln685_fu_2441_p2 == 1'd1) | (icmp_ln683_reg_2974 == 1'd1)))) begin
        current_line_0_reg_1381 <= current_line_reg_2908;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_fu_2023_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        filter_line_0_reg_1427 <= filter_line_reg_2981;
    end else if (((icmp_ln616_reg_2926 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln613_fu_1768_p2 == 1'd0))) begin
        filter_line_0_reg_1427 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln605_fu_1636_p2 == 1'd0))) begin
        i_0_reg_1393 <= 4'd0;
    end else if (((icmp_ln609_fu_1742_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_0_reg_1393 <= i_reg_2916;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (or_ln647_reg_2948 == 1'd0))) begin
        index_input_element1_4_reg_1460 <= 7'd1;
    end else if ((~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
        index_input_element1_4_reg_1460 <= index_input_element_19_fu_2230_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln666_reg_2938) & (1'b1 == ap_CS_fsm_state12))) begin
        index_input_element1_5_reg_1471 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        index_input_element1_5_reg_1471 <= index_input_element_20_reg_3363;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln628_reg_2930 == 1'd1) & (icmp_ln616_reg_2926 == 1'd0)) | ((icmp_ln618_fu_1784_p2 == 1'd1) & (icmp_ln628_reg_2930 == 1'd1))))) begin
        index_input_element1_reg_1449 <= 7'd1;
    end else if ((~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
        index_input_element1_reg_1449 <= index_input_element_16_fu_2096_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        index_input_element2_10_reg_1549 <= index_input_element_17_reg_3570;
    end else if (((grp_CORRELATE_1_fu_1571_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        index_input_element2_10_reg_1549 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        index_input_element2_11_reg_1560 <= 7'd0;
    end else if (((io_acc_block_signal_op702 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        index_input_element2_11_reg_1560 <= index_input_element_15_reg_3598;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln693_fu_2573_p2 == 1'd0))) begin
        index_input_element2_9_reg_1538 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        index_input_element2_9_reg_1538 <= index_input_element_18_reg_3552;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((icmp_ln647_reg_2934 == 1'd1) & (1'd0 == and_ln666_reg_2938)) | ((icmp_ln668_fu_2293_p2 == 1'd1) & (icmp_ln647_reg_2934 == 1'd1))))) begin
        index_input_element2_reg_1482 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        index_input_element2_reg_1482 <= index_input_element_21_reg_3421;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln616_reg_2926 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln618_fu_1784_p2 == 1'd0))) begin
        index_input_element_s_reg_1438 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        index_input_element_s_reg_1438 <= index_input_element_reg_3144;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln689_fu_2507_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        input_line_0_reg_1527 <= 2'd0;
    end else if (((icmp_ln695_fu_2676_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        input_line_0_reg_1527 <= input_line_reg_3534;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln608_fu_1648_p2 == 1'd0))) begin
        j_0_reg_1404 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln609_fu_1742_p2 == 1'd0))) begin
        j_0_reg_1404 <= j_fu_1748_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln687_fu_2473_p2 == 1'd0))) begin
        subfilter_element_0_reg_1515 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        subfilter_element_0_reg_1515 <= subfilter_element_reg_3516;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln687_fu_2473_p2 == 1'd0))) begin
        add_ln203_25_reg_3503 <= add_ln203_25_fu_2501_p2;
        zext_ln203_43_reg_3498[3 : 0] <= zext_ln203_43_fu_2485_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln689_fu_2507_p2 == 1'd0))) begin
        add_ln203_27_reg_3521 <= add_ln203_27_fu_2554_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln693_fu_2573_p2 == 1'd0))) begin
        add_ln203_29_reg_3539[12 : 1] <= add_ln203_29_fu_2652_p2[12 : 1];
        add_ln203_30_reg_3544[8 : 2] <= add_ln203_30_fu_2670_p2[8 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln695_fu_2676_p2 == 1'd0))) begin
        add_ln203_32_reg_3562 <= add_ln203_32_fu_2706_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln203_reg_3615 <= add_ln203_fu_2796_p2;
        aux_sum_V_reg_3609 <= aux_sum_V_fu_2791_p2;
        tmp_35_reg_3620 <= aux_sum_V_fu_2791_p2[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln616_reg_2926 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln618_fu_1784_p2 == 1'd0))) begin
        add_ln321_56_reg_2986[12 : 1] <= add_ln321_56_fu_1859_p2[12 : 1];
        add_ln321_58_reg_2991[12 : 1] <= add_ln321_58_fu_1928_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln628_reg_2930 == 1'd1) & (icmp_ln616_reg_2926 == 1'd0)) | ((icmp_ln618_fu_1784_p2 == 1'd1) & (icmp_ln628_reg_2930 == 1'd1))))) begin
        add_ln321_60_reg_2996[12 : 1] <= add_ln321_60_fu_1955_p2[12 : 1];
        img_channel_data_V_a_34_reg_3021[11 : 1] <= zext_ln321_93_fu_1978_p1[11 : 1];
        img_channel_data_V_a_35_reg_3026[11 : 1] <= zext_ln321_92_fu_1961_p1[11 : 1];
        img_channel_data_V_a_36_reg_3031[11 : 1] <= zext_ln321_94_fu_1995_p1[11 : 1];
        img_channel_data_V_a_37_reg_3036[11 : 1] <= zext_ln321_95_fu_2012_p1[11 : 1];
        img_channel_dest_V_a_35_reg_3121[11 : 1] <= zext_ln321_93_fu_1978_p1[11 : 1];
        img_channel_dest_V_a_36_reg_3126[11 : 1] <= zext_ln321_92_fu_1961_p1[11 : 1];
        img_channel_dest_V_a_37_reg_3131[11 : 1] <= zext_ln321_94_fu_1995_p1[11 : 1];
        img_channel_dest_V_a_38_reg_3136[11 : 1] <= zext_ln321_95_fu_2012_p1[11 : 1];
        img_channel_id_V_add_35_reg_3101[11 : 1] <= zext_ln321_93_fu_1978_p1[11 : 1];
        img_channel_id_V_add_36_reg_3106[11 : 1] <= zext_ln321_92_fu_1961_p1[11 : 1];
        img_channel_id_V_add_37_reg_3111[11 : 1] <= zext_ln321_94_fu_1995_p1[11 : 1];
        img_channel_id_V_add_38_reg_3116[11 : 1] <= zext_ln321_95_fu_2012_p1[11 : 1];
        img_channel_keep_V_a_35_reg_3041[11 : 1] <= zext_ln321_93_fu_1978_p1[11 : 1];
        img_channel_keep_V_a_36_reg_3046[11 : 1] <= zext_ln321_92_fu_1961_p1[11 : 1];
        img_channel_keep_V_a_37_reg_3051[11 : 1] <= zext_ln321_94_fu_1995_p1[11 : 1];
        img_channel_keep_V_a_38_reg_3056[11 : 1] <= zext_ln321_95_fu_2012_p1[11 : 1];
        img_channel_last_V_a_35_reg_3081[11 : 1] <= zext_ln321_93_fu_1978_p1[11 : 1];
        img_channel_last_V_a_36_reg_3086[11 : 1] <= zext_ln321_92_fu_1961_p1[11 : 1];
        img_channel_last_V_a_37_reg_3091[11 : 1] <= zext_ln321_94_fu_1995_p1[11 : 1];
        img_channel_last_V_a_38_reg_3096[11 : 1] <= zext_ln321_95_fu_2012_p1[11 : 1];
        img_channel_user_V_a_33_reg_3061[11 : 1] <= zext_ln321_93_fu_1978_p1[11 : 1];
        img_channel_user_V_a_34_reg_3066[11 : 1] <= zext_ln321_92_fu_1961_p1[11 : 1];
        img_channel_user_V_a_35_reg_3071[11 : 1] <= zext_ln321_94_fu_1995_p1[11 : 1];
        img_channel_user_V_a_36_reg_3076[11 : 1] <= zext_ln321_95_fu_2012_p1[11 : 1];
        img_channel_valid_V_47_reg_3001[11 : 1] <= zext_ln321_93_fu_1978_p1[11 : 1];
        img_channel_valid_V_48_reg_3006[11 : 1] <= zext_ln321_92_fu_1961_p1[11 : 1];
        img_channel_valid_V_49_reg_3011[11 : 1] <= zext_ln321_94_fu_1995_p1[11 : 1];
        img_channel_valid_V_50_reg_3016[11 : 1] <= zext_ln321_95_fu_2012_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln620_fu_2023_p2 == 1'd0))) begin
        add_ln321_64_reg_3154 <= add_ln321_64_fu_2055_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (or_ln647_reg_2948 == 1'd0))) begin
        add_ln321_68_reg_3197[11 : 1] <= add_ln321_68_fu_2136_p2[11 : 1];
        img_channel_data_V_a_39_reg_3222[11 : 1] <= zext_ln321_107_fu_2159_p1[11 : 1];
        img_channel_data_V_a_40_reg_3227[11 : 1] <= zext_ln321_106_fu_2142_p1[11 : 1];
        img_channel_data_V_a_41_reg_3232[11 : 1] <= zext_ln321_108_fu_2176_p1[11 : 1];
        img_channel_data_V_a_42_reg_3237[11 : 1] <= zext_ln321_109_fu_2193_p1[11 : 1];
        img_channel_dest_V_a_40_reg_3322[11 : 1] <= zext_ln321_107_fu_2159_p1[11 : 1];
        img_channel_dest_V_a_41_reg_3327[11 : 1] <= zext_ln321_106_fu_2142_p1[11 : 1];
        img_channel_dest_V_a_42_reg_3332[11 : 1] <= zext_ln321_108_fu_2176_p1[11 : 1];
        img_channel_dest_V_a_43_reg_3337[11 : 1] <= zext_ln321_109_fu_2193_p1[11 : 1];
        img_channel_id_V_add_40_reg_3302[11 : 1] <= zext_ln321_107_fu_2159_p1[11 : 1];
        img_channel_id_V_add_41_reg_3307[11 : 1] <= zext_ln321_106_fu_2142_p1[11 : 1];
        img_channel_id_V_add_42_reg_3312[11 : 1] <= zext_ln321_108_fu_2176_p1[11 : 1];
        img_channel_id_V_add_43_reg_3317[11 : 1] <= zext_ln321_109_fu_2193_p1[11 : 1];
        img_channel_keep_V_a_40_reg_3242[11 : 1] <= zext_ln321_107_fu_2159_p1[11 : 1];
        img_channel_keep_V_a_41_reg_3247[11 : 1] <= zext_ln321_106_fu_2142_p1[11 : 1];
        img_channel_keep_V_a_42_reg_3252[11 : 1] <= zext_ln321_108_fu_2176_p1[11 : 1];
        img_channel_keep_V_a_43_reg_3257[11 : 1] <= zext_ln321_109_fu_2193_p1[11 : 1];
        img_channel_last_V_a_40_reg_3282[11 : 1] <= zext_ln321_107_fu_2159_p1[11 : 1];
        img_channel_last_V_a_41_reg_3287[11 : 1] <= zext_ln321_106_fu_2142_p1[11 : 1];
        img_channel_last_V_a_42_reg_3292[11 : 1] <= zext_ln321_108_fu_2176_p1[11 : 1];
        img_channel_last_V_a_43_reg_3297[11 : 1] <= zext_ln321_109_fu_2193_p1[11 : 1];
        img_channel_user_V_a_38_reg_3262[11 : 1] <= zext_ln321_107_fu_2159_p1[11 : 1];
        img_channel_user_V_a_39_reg_3267[11 : 1] <= zext_ln321_106_fu_2142_p1[11 : 1];
        img_channel_user_V_a_40_reg_3272[11 : 1] <= zext_ln321_108_fu_2176_p1[11 : 1];
        img_channel_user_V_a_41_reg_3277[11 : 1] <= zext_ln321_109_fu_2193_p1[11 : 1];
        img_channel_valid_V_54_reg_3202[11 : 1] <= zext_ln321_107_fu_2159_p1[11 : 1];
        img_channel_valid_V_55_reg_3207[11 : 1] <= zext_ln321_106_fu_2142_p1[11 : 1];
        img_channel_valid_V_56_reg_3212[11 : 1] <= zext_ln321_108_fu_2176_p1[11 : 1];
        img_channel_valid_V_57_reg_3217[11 : 1] <= zext_ln321_109_fu_2193_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln666_reg_2938) & (1'b1 == ap_CS_fsm_state12))) begin
        add_ln321_73_reg_3350[10 : 1] <= add_ln321_73_fu_2264_p2[10 : 1];
        add_ln321_75_reg_3355[12 : 1] <= add_ln321_75_fu_2287_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln666_reg_2938) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln668_fu_2293_p2 == 1'd0))) begin
        add_ln321_77_reg_3373 <= add_ln321_77_fu_2329_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((icmp_ln647_reg_2934 == 1'd1) & (1'd0 == and_ln666_reg_2938)) | ((icmp_ln668_fu_2293_p2 == 1'd1) & (icmp_ln647_reg_2934 == 1'd1))))) begin
        add_ln321_79_reg_3408[10 : 1] <= add_ln321_79_fu_2368_p2[10 : 1];
        add_ln321_80_reg_3413[11 : 1] <= add_ln321_80_fu_2374_p2[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln647_reg_2934 == 1'd1) & (1'b1 == ap_CS_fsm_state15) & (icmp_ln676_fu_2390_p2 == 1'd0))) begin
        add_ln321_82_reg_3431 <= add_ln321_82_fu_2426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln608_fu_1648_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        and_ln666_reg_2938 <= and_ln666_fu_1696_p2;
        icmp_ln616_reg_2926 <= icmp_ln616_fu_1672_p2;
        icmp_ln628_reg_2930 <= icmp_ln628_fu_1678_p2;
        icmp_ln647_reg_2934 <= icmp_ln647_fu_1684_p2;
        or_ln647_reg_2948 <= or_ln647_fu_1736_p2;
        sext_ln321_reg_2942[12 : 2] <= sext_ln321_fu_1732_p1[12 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln683_reg_2974 == 1'd0))) begin
        current_filter_reg_3469 <= current_filter_fu_2447_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        current_input_channe_6_reg_2963 <= current_input_channe_6_fu_1774_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        current_input_channe_7_reg_3493 <= current_input_channe_7_fu_2479_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        current_line_reg_2908 <= current_line_fu_1642_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln616_reg_2926 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        filter_line_reg_2981 <= filter_line_fu_1790_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_2916 <= i_fu_1654_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln613_fu_1768_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        icmp_ln683_reg_2974 <= grp_fu_1588_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        index_input_element_15_reg_3598 <= index_input_element_15_fu_2767_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        index_input_element_17_reg_3570 <= index_input_element_17_fu_2721_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        index_input_element_18_reg_3552 <= index_input_element_18_fu_2682_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln666_reg_2938) & (1'b1 == ap_CS_fsm_state13))) begin
        index_input_element_20_reg_3363 <= index_input_element_20_fu_2299_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln647_reg_2934 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        index_input_element_21_reg_3421 <= index_input_element_21_fu_2396_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        index_input_element_reg_3144 <= index_input_element_fu_2029_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        input_line_reg_3534 <= input_line_fu_2579_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln701_fu_2715_p2 == 1'd0))) begin
        out_layer_data_V_5_a_1_reg_3575 <= zext_ln1265_16_fu_2741_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln706_fu_2761_p2 == 1'd0))) begin
        out_layer_data_V_5_a_2_reg_3604 <= zext_ln1265_14_fu_2782_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        sext_ln1265_reg_3585 <= sext_ln1265_fu_2753_p1;
        sext_ln703_reg_3590 <= sext_ln703_fu_2757_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        subfilter_element_reg_3516 <= subfilter_element_fu_2513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln685_fu_2441_p2 == 1'd0) & (icmp_ln683_reg_2974 == 1'd0))) begin
        zext_ln1265_reg_3479[3 : 0] <= zext_ln1265_fu_2457_p1[3 : 0];
        zext_ln687_reg_3484[9 : 6] <= zext_ln687_fu_2469_p1[9 : 6];
        zext_ln691_reg_3474[3 : 0] <= zext_ln691_fu_2453_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln608_fu_1648_p2 == 1'd0))) begin
        zext_ln609_reg_2921[9 : 6] <= zext_ln609_fu_1668_p1[9 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln616_reg_2926 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln613_fu_1768_p2 == 1'd0))) begin
        zext_ln618_reg_2968[3 : 0] <= zext_ln618_fu_1780_p1[3 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln605_fu_1636_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        biases_layer5_V_ce0 = 1'b1;
    end else begin
        biases_layer5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        channel_from_prev_ou_address0 = zext_ln203_55_fu_2711_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        channel_from_prev_ou_address0 = grp_CORRELATE_1_fu_1571_prev_output_channel_V_address0;
    end else begin
        channel_from_prev_ou_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        channel_from_prev_ou_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        channel_from_prev_ou_ce0 = grp_CORRELATE_1_fu_1571_prev_output_channel_V_ce0;
    end else begin
        channel_from_prev_ou_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        channel_from_prev_ou_we0 = 1'b1;
    end else begin
        channel_from_prev_ou_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        corr4_out_V_data_V_blk_n = corr4_out_V_data_V_empty_n;
    end else begin
        corr4_out_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        corr4_out_V_data_V_read = 1'b1;
    end else begin
        corr4_out_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        corr4_out_V_dest_V_blk_n = corr4_out_V_dest_V_empty_n;
    end else begin
        corr4_out_V_dest_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        corr4_out_V_dest_V_read = 1'b1;
    end else begin
        corr4_out_V_dest_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        corr4_out_V_id_V_blk_n = corr4_out_V_id_V_empty_n;
    end else begin
        corr4_out_V_id_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        corr4_out_V_id_V_read = 1'b1;
    end else begin
        corr4_out_V_id_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        corr4_out_V_keep_V_blk_n = corr4_out_V_keep_V_empty_n;
    end else begin
        corr4_out_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        corr4_out_V_keep_V_read = 1'b1;
    end else begin
        corr4_out_V_keep_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        corr4_out_V_last_V_blk_n = corr4_out_V_last_V_empty_n;
    end else begin
        corr4_out_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        corr4_out_V_last_V_read = 1'b1;
    end else begin
        corr4_out_V_last_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        corr4_out_V_user_V_blk_n = corr4_out_V_user_V_empty_n;
    end else begin
        corr4_out_V_user_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        corr4_out_V_user_V_read = 1'b1;
    end else begin
        corr4_out_V_user_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        corr4_out_V_valid_V_blk_n = corr4_out_V_valid_V_empty_n;
    end else begin
        corr4_out_V_valid_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        corr4_out_V_valid_V_read = 1'b1;
    end else begin
        corr4_out_V_valid_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        corr5_out_V_data_V_blk_n = corr5_out_V_data_V_full_n;
    end else begin
        corr5_out_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op702 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        corr5_out_V_data_V_write = 1'b1;
    end else begin
        corr5_out_V_data_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        corr5_out_V_dest_V_blk_n = corr5_out_V_dest_V_full_n;
    end else begin
        corr5_out_V_dest_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op702 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        corr5_out_V_dest_V_write = 1'b1;
    end else begin
        corr5_out_V_dest_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        corr5_out_V_id_V_blk_n = corr5_out_V_id_V_full_n;
    end else begin
        corr5_out_V_id_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op702 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        corr5_out_V_id_V_write = 1'b1;
    end else begin
        corr5_out_V_id_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        corr5_out_V_keep_V_blk_n = corr5_out_V_keep_V_full_n;
    end else begin
        corr5_out_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op702 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        corr5_out_V_keep_V_write = 1'b1;
    end else begin
        corr5_out_V_keep_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        corr5_out_V_last_V_blk_n = corr5_out_V_last_V_full_n;
    end else begin
        corr5_out_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op702 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        corr5_out_V_last_V_write = 1'b1;
    end else begin
        corr5_out_V_last_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        corr5_out_V_user_V_blk_n = corr5_out_V_user_V_full_n;
    end else begin
        corr5_out_V_user_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op702 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        corr5_out_V_user_V_write = 1'b1;
    end else begin
        corr5_out_V_user_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        corr5_out_V_valid_V_blk_n = corr5_out_V_valid_V_full_n;
    end else begin
        corr5_out_V_valid_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op702 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        corr5_out_V_valid_V_write = 1'b1;
    end else begin
        corr5_out_V_valid_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        correlate_img_address0 = zext_ln703_fu_2727_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        correlate_img_address0 = grp_CORRELATE_1_fu_1571_correlate_img_V_address0;
    end else begin
        correlate_img_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        correlate_img_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        correlate_img_ce0 = grp_CORRELATE_1_fu_1571_correlate_img_V_ce0;
    end else begin
        correlate_img_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        correlate_img_we0 = grp_CORRELATE_1_fu_1571_correlate_img_V_we0;
    end else begin
        correlate_img_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        img_channel_data_V_address0 = zext_ln203_54_fu_2701_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_data_V_address0 = zext_ln321_124_fu_2415_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_42_reg_3237;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_41_reg_3232;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_37_reg_3036;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd1))) begin
        img_channel_data_V_address0 = img_channel_data_V_a_34_reg_3021;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
        img_channel_data_V_address0 = zext_ln321_102_fu_2085_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_data_V_address0 = zext_ln321_98_fu_2060_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_data_V_address0 = zext_ln321_97_fu_2044_p1;
    end else begin
        img_channel_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_data_V_address1 = zext_ln321_125_fu_2431_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_data_V_address1 = zext_ln321_118_fu_2380_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_data_V_address1 = zext_ln321_117_fu_2318_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_40_reg_3227;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd1))) begin
        img_channel_data_V_address1 = img_channel_data_V_a_39_reg_3222;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
        img_channel_data_V_address1 = zext_ln321_111_fu_2219_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_35_reg_3026;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_36_reg_3031;
    end else begin
        img_channel_data_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd1)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        img_channel_data_V_ce0 = 1'b1;
    end else begin
        img_channel_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd1)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_data_V_ce1 = 1'b1;
    end else begin
        img_channel_data_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_data_V_d0 = img_channel_data_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
        img_channel_data_V_d0 = corr4_out_V_data_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_data_V_d0 = img_channel_data_V_q0;
    end else begin
        img_channel_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_data_V_d1 = img_channel_data_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
        img_channel_data_V_d1 = corr4_out_V_data_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        img_channel_data_V_d1 = img_channel_data_V_q0;
    end else begin
        img_channel_data_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln647_reg_2948 == 1'd0)) | ((icmp_ln628_reg_2930 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        img_channel_data_V_we0 = 1'b1;
    end else begin
        img_channel_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state12) & (or_ln647_reg_2948 == 1'd0)) | ((icmp_ln628_reg_2930 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)))) begin
        img_channel_data_V_we1 = 1'b1;
    end else begin
        img_channel_data_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_dest_V_address0 = zext_ln321_100_fu_2822_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_dest_V_address0 = zext_ln321_124_fu_2415_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_43_reg_3337;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_42_reg_3332;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_38_reg_3136;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd1))) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_35_reg_3121;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
        img_channel_dest_V_address0 = zext_ln321_102_fu_2085_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_dest_V_address0 = zext_ln321_98_fu_2060_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_dest_V_address0 = zext_ln321_97_fu_2044_p1;
    end else begin
        img_channel_dest_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_dest_V_address1 = zext_ln321_125_fu_2431_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_dest_V_address1 = zext_ln321_118_fu_2380_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_dest_V_address1 = zext_ln321_117_fu_2318_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_41_reg_3327;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd1))) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_40_reg_3322;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
        img_channel_dest_V_address1 = zext_ln321_111_fu_2219_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_36_reg_3126;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_37_reg_3131;
    end else begin
        img_channel_dest_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd1)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        img_channel_dest_V_ce0 = 1'b1;
    end else begin
        img_channel_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd1)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_dest_V_ce1 = 1'b1;
    end else begin
        img_channel_dest_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_dest_V_d0 = img_channel_dest_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
        img_channel_dest_V_d0 = corr4_out_V_dest_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_dest_V_d0 = img_channel_dest_V_q0;
    end else begin
        img_channel_dest_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_dest_V_d1 = img_channel_dest_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
        img_channel_dest_V_d1 = corr4_out_V_dest_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        img_channel_dest_V_d1 = img_channel_dest_V_q0;
    end else begin
        img_channel_dest_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln647_reg_2948 == 1'd0)) | ((icmp_ln628_reg_2930 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        img_channel_dest_V_we0 = 1'b1;
    end else begin
        img_channel_dest_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state12) & (or_ln647_reg_2948 == 1'd0)) | ((icmp_ln628_reg_2930 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)))) begin
        img_channel_dest_V_we1 = 1'b1;
    end else begin
        img_channel_dest_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_id_V_address0 = zext_ln321_100_fu_2822_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_id_V_address0 = zext_ln321_124_fu_2415_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_43_reg_3317;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_42_reg_3312;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_38_reg_3116;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd1))) begin
        img_channel_id_V_address0 = img_channel_id_V_add_35_reg_3101;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
        img_channel_id_V_address0 = zext_ln321_102_fu_2085_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_id_V_address0 = zext_ln321_98_fu_2060_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_id_V_address0 = zext_ln321_97_fu_2044_p1;
    end else begin
        img_channel_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_id_V_address1 = zext_ln321_125_fu_2431_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_id_V_address1 = zext_ln321_118_fu_2380_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_id_V_address1 = zext_ln321_117_fu_2318_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_41_reg_3307;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd1))) begin
        img_channel_id_V_address1 = img_channel_id_V_add_40_reg_3302;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
        img_channel_id_V_address1 = zext_ln321_111_fu_2219_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_36_reg_3106;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_37_reg_3111;
    end else begin
        img_channel_id_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd1)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        img_channel_id_V_ce0 = 1'b1;
    end else begin
        img_channel_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd1)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_id_V_ce1 = 1'b1;
    end else begin
        img_channel_id_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_id_V_d0 = img_channel_id_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
        img_channel_id_V_d0 = corr4_out_V_id_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_id_V_d0 = img_channel_id_V_q0;
    end else begin
        img_channel_id_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_id_V_d1 = img_channel_id_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
        img_channel_id_V_d1 = corr4_out_V_id_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        img_channel_id_V_d1 = img_channel_id_V_q0;
    end else begin
        img_channel_id_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln647_reg_2948 == 1'd0)) | ((icmp_ln628_reg_2930 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        img_channel_id_V_we0 = 1'b1;
    end else begin
        img_channel_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state12) & (or_ln647_reg_2948 == 1'd0)) | ((icmp_ln628_reg_2930 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)))) begin
        img_channel_id_V_we1 = 1'b1;
    end else begin
        img_channel_id_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_keep_V_address0 = zext_ln321_100_fu_2822_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_keep_V_address0 = zext_ln321_124_fu_2415_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_43_reg_3257;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_42_reg_3252;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_38_reg_3056;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd1))) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_35_reg_3041;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
        img_channel_keep_V_address0 = zext_ln321_102_fu_2085_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_keep_V_address0 = zext_ln321_98_fu_2060_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_keep_V_address0 = zext_ln321_97_fu_2044_p1;
    end else begin
        img_channel_keep_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_keep_V_address1 = zext_ln321_125_fu_2431_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_keep_V_address1 = zext_ln321_118_fu_2380_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_keep_V_address1 = zext_ln321_117_fu_2318_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_41_reg_3247;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd1))) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_40_reg_3242;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
        img_channel_keep_V_address1 = zext_ln321_111_fu_2219_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_36_reg_3046;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_37_reg_3051;
    end else begin
        img_channel_keep_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd1)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        img_channel_keep_V_ce0 = 1'b1;
    end else begin
        img_channel_keep_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd1)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_keep_V_ce1 = 1'b1;
    end else begin
        img_channel_keep_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_keep_V_d0 = img_channel_keep_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
        img_channel_keep_V_d0 = corr4_out_V_keep_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_keep_V_d0 = img_channel_keep_V_q0;
    end else begin
        img_channel_keep_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_keep_V_d1 = img_channel_keep_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
        img_channel_keep_V_d1 = corr4_out_V_keep_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        img_channel_keep_V_d1 = img_channel_keep_V_q0;
    end else begin
        img_channel_keep_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln647_reg_2948 == 1'd0)) | ((icmp_ln628_reg_2930 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        img_channel_keep_V_we0 = 1'b1;
    end else begin
        img_channel_keep_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state12) & (or_ln647_reg_2948 == 1'd0)) | ((icmp_ln628_reg_2930 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)))) begin
        img_channel_keep_V_we1 = 1'b1;
    end else begin
        img_channel_keep_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_last_V_address0 = zext_ln321_100_fu_2822_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_last_V_address0 = zext_ln321_124_fu_2415_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_43_reg_3297;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_42_reg_3292;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_38_reg_3096;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd1))) begin
        img_channel_last_V_address0 = img_channel_last_V_a_35_reg_3081;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
        img_channel_last_V_address0 = zext_ln321_102_fu_2085_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_last_V_address0 = zext_ln321_98_fu_2060_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_last_V_address0 = zext_ln321_97_fu_2044_p1;
    end else begin
        img_channel_last_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_last_V_address1 = zext_ln321_125_fu_2431_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_last_V_address1 = zext_ln321_118_fu_2380_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_last_V_address1 = zext_ln321_117_fu_2318_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_41_reg_3287;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd1))) begin
        img_channel_last_V_address1 = img_channel_last_V_a_40_reg_3282;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
        img_channel_last_V_address1 = zext_ln321_111_fu_2219_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_36_reg_3086;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_37_reg_3091;
    end else begin
        img_channel_last_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd1)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        img_channel_last_V_ce0 = 1'b1;
    end else begin
        img_channel_last_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd1)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_last_V_ce1 = 1'b1;
    end else begin
        img_channel_last_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_last_V_d0 = img_channel_last_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
        img_channel_last_V_d0 = corr4_out_V_last_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_last_V_d0 = img_channel_last_V_q0;
    end else begin
        img_channel_last_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_last_V_d1 = img_channel_last_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
        img_channel_last_V_d1 = corr4_out_V_last_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        img_channel_last_V_d1 = img_channel_last_V_q0;
    end else begin
        img_channel_last_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln647_reg_2948 == 1'd0)) | ((icmp_ln628_reg_2930 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        img_channel_last_V_we0 = 1'b1;
    end else begin
        img_channel_last_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state12) & (or_ln647_reg_2948 == 1'd0)) | ((icmp_ln628_reg_2930 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)))) begin
        img_channel_last_V_we1 = 1'b1;
    end else begin
        img_channel_last_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_user_V_address0 = zext_ln321_100_fu_2822_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_user_V_address0 = zext_ln321_124_fu_2415_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_41_reg_3277;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_40_reg_3272;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_36_reg_3076;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd1))) begin
        img_channel_user_V_address0 = img_channel_user_V_a_33_reg_3061;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
        img_channel_user_V_address0 = zext_ln321_102_fu_2085_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_user_V_address0 = zext_ln321_98_fu_2060_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_user_V_address0 = zext_ln321_97_fu_2044_p1;
    end else begin
        img_channel_user_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_user_V_address1 = zext_ln321_125_fu_2431_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_user_V_address1 = zext_ln321_118_fu_2380_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_user_V_address1 = zext_ln321_117_fu_2318_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_39_reg_3267;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd1))) begin
        img_channel_user_V_address1 = img_channel_user_V_a_38_reg_3262;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
        img_channel_user_V_address1 = zext_ln321_111_fu_2219_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_34_reg_3066;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_35_reg_3071;
    end else begin
        img_channel_user_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd1)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        img_channel_user_V_ce0 = 1'b1;
    end else begin
        img_channel_user_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd1)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_user_V_ce1 = 1'b1;
    end else begin
        img_channel_user_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_user_V_d0 = img_channel_user_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
        img_channel_user_V_d0 = corr4_out_V_user_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_user_V_d0 = img_channel_user_V_q0;
    end else begin
        img_channel_user_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_user_V_d1 = img_channel_user_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
        img_channel_user_V_d1 = corr4_out_V_user_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        img_channel_user_V_d1 = img_channel_user_V_q0;
    end else begin
        img_channel_user_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln647_reg_2948 == 1'd0)) | ((icmp_ln628_reg_2930 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        img_channel_user_V_we0 = 1'b1;
    end else begin
        img_channel_user_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state12) & (or_ln647_reg_2948 == 1'd0)) | ((icmp_ln628_reg_2930 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)))) begin
        img_channel_user_V_we1 = 1'b1;
    end else begin
        img_channel_user_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_valid_V_address0 = zext_ln321_124_fu_2415_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_57_reg_3217;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_56_reg_3212;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_50_reg_3016;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd1))) begin
        img_channel_valid_V_address0 = img_channel_valid_V_47_reg_3001;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
        img_channel_valid_V_address0 = zext_ln321_102_fu_2085_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_valid_V_address0 = zext_ln321_98_fu_2060_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_valid_V_address0 = zext_ln321_97_fu_2044_p1;
    end else begin
        img_channel_valid_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_valid_V_address1 = zext_ln321_125_fu_2431_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_valid_V_address1 = zext_ln321_118_fu_2380_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_valid_V_address1 = zext_ln321_117_fu_2318_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_55_reg_3207;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd1))) begin
        img_channel_valid_V_address1 = img_channel_valid_V_54_reg_3202;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
        img_channel_valid_V_address1 = zext_ln321_111_fu_2219_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_48_reg_3006;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_49_reg_3011;
    end else begin
        img_channel_valid_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd1)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        img_channel_valid_V_ce0 = 1'b1;
    end else begin
        img_channel_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd1)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_valid_V_ce1 = 1'b1;
    end else begin
        img_channel_valid_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_valid_V_d0 = img_channel_valid_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
        img_channel_valid_V_d0 = corr4_out_V_valid_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_valid_V_d0 = img_channel_valid_V_q0;
    end else begin
        img_channel_valid_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_valid_V_d1 = img_channel_valid_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
        img_channel_valid_V_d1 = corr4_out_V_valid_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        img_channel_valid_V_d1 = img_channel_valid_V_q0;
    end else begin
        img_channel_valid_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln647_reg_2948 == 1'd0)) | ((icmp_ln628_reg_2930 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0)))) begin
        img_channel_valid_V_we0 = 1'b1;
    end else begin
        img_channel_valid_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state12) & (or_ln647_reg_2948 == 1'd0)) | ((icmp_ln628_reg_2930 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0)))) begin
        img_channel_valid_V_we1 = 1'b1;
    end else begin
        img_channel_valid_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln605_fu_1636_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        out_layer_data_V_5_address0 = out_layer_data_V_5_a_2_reg_3604;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out_layer_data_V_5_address0 = zext_ln1265_14_fu_2782_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out_layer_data_V_5_address0 = out_layer_data_V_5_a_1_reg_3575;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out_layer_data_V_5_address0 = zext_ln1265_16_fu_2741_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_layer_data_V_5_address0 = zext_ln203_42_fu_1763_p1;
    end else begin
        out_layer_data_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state4) | ((io_acc_block_signal_op702 == 1'b1) & (1'b1 == ap_CS_fsm_state31)))) begin
        out_layer_data_V_5_ce0 = 1'b1;
    end else begin
        out_layer_data_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        out_layer_data_V_5_d0 = {{ret_V_fu_2887_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out_layer_data_V_5_d0 = add_ln703_fu_2746_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_layer_data_V_5_d0 = 12'd0;
    end else begin
        out_layer_data_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | ((1'b1 == ap_CS_fsm_state4) & (icmp_ln609_fu_1742_p2 == 1'd0)) | ((io_acc_block_signal_op702 == 1'b1) & (1'b1 == ap_CS_fsm_state31)))) begin
        out_layer_data_V_5_we0 = 1'b1;
    end else begin
        out_layer_data_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        subfilter_layer_V_address0 = zext_ln691_1_fu_2563_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        subfilter_layer_V_address0 = grp_CORRELATE_1_fu_1571_filter_V_address0;
    end else begin
        subfilter_layer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        subfilter_layer_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        subfilter_layer_V_ce0 = grp_CORRELATE_1_fu_1571_filter_V_ce0;
    end else begin
        subfilter_layer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        subfilter_layer_V_we0 = 1'b1;
    end else begin
        subfilter_layer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        weights_layer5_V_ce0 = 1'b1;
    end else begin
        weights_layer5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln605_fu_1636_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln608_fu_1648_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln609_fu_1742_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln613_fu_1768_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln628_reg_2930 == 1'd1) & (icmp_ln616_reg_2926 == 1'd0)) | ((icmp_ln618_fu_1784_p2 == 1'd1) & (icmp_ln628_reg_2930 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln628_reg_2930 == 1'd0) & (icmp_ln616_reg_2926 == 1'd0)) | ((icmp_ln618_fu_1784_p2 == 1'd1) & (icmp_ln628_reg_2930 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln620_fu_2023_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            if ((~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln631_fu_2070_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (or_ln647_reg_2948 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state11 : begin
            if ((~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if ((~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln650_fu_2204_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & ((icmp_ln668_fu_2293_p2 == 1'd1) | (1'd0 == and_ln666_reg_2938)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln676_fu_2390_p2 == 1'd1) | (icmp_ln647_reg_2934 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & ((icmp_ln685_fu_2441_p2 == 1'd1) | (icmp_ln683_reg_2974 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln687_fu_2473_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln689_fu_2507_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln693_fu_2573_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln695_fu_2676_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state25 : begin
            if (((grp_CORRELATE_1_fu_1571_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln701_fu_2715_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln706_fu_2761_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((io_acc_block_signal_op702 == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1265_5_fu_2736_p2 = (zext_ln687_reg_3484 + zext_ln1265_15_fu_2732_p1);

assign add_ln1265_fu_2777_p2 = (zext_ln1265_13_fu_2773_p1 + zext_ln687_reg_3484);

assign add_ln203_24_fu_1758_p2 = (zext_ln609_reg_2921 + zext_ln203_fu_1754_p1);

assign add_ln203_25_fu_2501_p2 = (zext_ln203_43_fu_2485_p1 + zext_ln203_44_fu_2497_p1);

assign add_ln203_26_fu_2523_p2 = (zext_ln203_45_fu_2519_p1 + add_ln203_25_reg_3503);

assign add_ln203_27_fu_2554_p2 = (zext_ln1265_reg_3479 + sub_ln203_fu_2548_p2);

assign add_ln203_28_fu_2623_p2 = ($signed(sext_ln203_6_fu_2619_p1) + $signed(zext_ln203_43_reg_3498));

assign add_ln203_29_fu_2652_p2 = ($signed(sext_ln203_7_fu_2648_p1) + $signed(p_shl28_cast_fu_2632_p3));

assign add_ln203_30_fu_2670_p2 = (zext_ln203_49_fu_2605_p1 + zext_ln203_51_fu_2666_p1);

assign add_ln203_31_fu_2696_p2 = (add_ln203_29_reg_3539 + zext_ln203_53_fu_2692_p1);

assign add_ln203_32_fu_2706_p2 = (add_ln203_30_reg_3544 + zext_ln203_52_fu_2688_p1);

assign add_ln203_fu_2796_p2 = ($signed(trunc_ln703_fu_2787_p1) + $signed(sext_ln703_reg_3590));

assign add_ln321_56_fu_1859_p2 = ($signed(sext_ln321_12_fu_1855_p1) + $signed(p_shl_cast_fu_1839_p3));

assign add_ln321_57_fu_1899_p2 = ($signed(sext_ln321_13_fu_1895_p1) + $signed(zext_ln618_reg_2968));

assign add_ln321_58_fu_1928_p2 = ($signed(sext_ln321_14_fu_1924_p1) + $signed(p_shl22_cast_fu_1908_p3));

assign add_ln321_59_fu_1938_p2 = ($signed(zext_ln321_91_fu_1934_p1) + $signed(sext_ln321_reg_2942));

assign add_ln321_60_fu_1955_p2 = (shl_ln321_fu_1943_p2 + shl_ln321_4_fu_1949_p2);

assign add_ln321_61_fu_1989_p2 = (13'd64 + add_ln321_60_fu_1955_p2);

assign add_ln321_62_fu_2006_p2 = (13'd65 + add_ln321_60_fu_1955_p2);

assign add_ln321_63_fu_2039_p2 = (add_ln321_58_reg_2991 + zext_ln321_96_fu_2035_p1);

assign add_ln321_64_fu_2055_p2 = (add_ln321_56_reg_2986 + zext_ln321_96_fu_2035_p1);

assign add_ln321_65_fu_2812_p2 = ($signed(9'd280) + $signed(zext_ln321_99_fu_2809_p1));

assign add_ln321_66_fu_2080_p2 = (add_ln321_60_reg_2996 + zext_ln321_101_fu_2076_p1);

assign add_ln321_67_fu_2126_p2 = (zext_ln321_104_fu_2122_p1 + zext_ln321_103_fu_2110_p1);

assign add_ln321_68_fu_2136_p2 = (zext_ln321_105_fu_2132_p1 + 12'd1584);

assign add_ln321_69_fu_2153_p2 = (zext_ln321_105_fu_2132_p1 + 12'd1585);

assign add_ln321_70_fu_2170_p2 = (zext_ln321_105_fu_2132_p1 + 12'd1648);

assign add_ln321_71_fu_2187_p2 = (zext_ln321_105_fu_2132_p1 + 12'd1649);

assign add_ln321_72_fu_2214_p2 = (add_ln321_68_reg_3197 + zext_ln321_110_fu_2210_p1);

assign add_ln321_73_fu_2264_p2 = (zext_ln321_113_fu_2248_p1 + zext_ln321_114_fu_2260_p1);

assign add_ln321_74_fu_2270_p2 = ($signed(zext_ln321_112_fu_2236_p1) + $signed(sext_ln321_reg_2942));

assign add_ln321_75_fu_2287_p2 = (shl_ln321_5_fu_2275_p2 + shl_ln321_6_fu_2281_p2);

assign add_ln321_76_fu_2313_p2 = (add_ln321_73_reg_3350 + zext_ln321_116_fu_2309_p1);

assign add_ln321_77_fu_2329_p2 = (add_ln321_75_reg_3355 + zext_ln321_115_fu_2305_p1);

assign add_ln321_78_fu_2358_p2 = (zext_ln321_120_fu_2354_p1 + zext_ln321_119_fu_2342_p1);

assign add_ln321_79_fu_2368_p2 = (add_ln321_78_fu_2358_p2 + 11'd792);

assign add_ln321_80_fu_2374_p2 = (zext_ln321_121_fu_2364_p1 + 12'd1584);

assign add_ln321_81_fu_2410_p2 = (add_ln321_79_reg_3408 + zext_ln321_123_fu_2406_p1);

assign add_ln321_82_fu_2426_p2 = (add_ln321_80_reg_3413 + zext_ln321_122_fu_2402_p1);

assign add_ln321_fu_1830_p2 = ($signed(sext_ln321_11_fu_1826_p1) + $signed(zext_ln618_reg_2968));

assign add_ln703_fu_2746_p2 = (correlate_img_q0 + out_layer_data_V_5_q0);

assign and_ln666_fu_1696_p2 = (icmp_ln666_fu_1690_p2 & grp_fu_1588_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state11 = ((io_acc_block_signal_op363 == 1'b0) & (icmp_ln650_fu_2204_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state9 = ((io_acc_block_signal_op245 == 1'b0) & (icmp_ln631_fu_2070_p2 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign aux_sum_V_fu_2791_p2 = ($signed(out_layer_data_V_5_q0) + $signed(sext_ln1265_reg_3585));

assign biases_layer5_V_address0 = zext_ln691_reg_3474;

assign corr5_out_V_data_V_din = {{ret_V_fu_2887_p2[15:4]}};

assign corr5_out_V_dest_V_din = img_channel_dest_V_q0;

assign corr5_out_V_id_V_din = img_channel_id_V_q0;

assign corr5_out_V_keep_V_din = img_channel_keep_V_q0;

assign corr5_out_V_last_V_din = img_channel_last_V_q0;

assign corr5_out_V_user_V_din = img_channel_user_V_q0;

assign corr5_out_V_valid_V_din = 1'd0;

assign current_filter_fu_2447_p2 = (current_filter_0_reg_1493 + 4'd1);

assign current_input_channe_6_fu_1774_p2 = (current_input_channe_reg_1415 + 4'd1);

assign current_input_channe_7_fu_2479_p2 = (current_input_channe_10_reg_1504 + 4'd1);

assign current_line_fu_1642_p2 = (current_line_0_reg_1381 + 7'd1);

assign filter_line_fu_1790_p2 = (filter_line_0_reg_1427 + 2'd1);

assign grp_CORRELATE_1_fu_1571_ap_start = grp_CORRELATE_1_fu_1571_ap_start_reg;

assign grp_fu_1578_p4 = {{current_line_0_reg_1381[6:1]}};

assign grp_fu_1588_p2 = ((grp_fu_1578_p4 == 6'd0) ? 1'b1 : 1'b0);

assign i_fu_1654_p2 = (i_0_reg_1393 + 4'd1);

assign icmp_ln1494_fu_2831_p2 = (($signed(aux_sum_V_reg_3609) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln605_fu_1636_p2 = ((current_line_0_reg_1381 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln608_fu_1648_p2 = ((i_0_reg_1393 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln609_fu_1742_p2 = ((j_0_reg_1404 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln613_fu_1768_p2 = ((current_input_channe_reg_1415 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln616_fu_1672_p2 = ((current_line_0_reg_1381 > 7'd2) ? 1'b1 : 1'b0);

assign icmp_ln618_fu_1784_p2 = ((filter_line_0_reg_1427 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln620_fu_2023_p2 = ((index_input_element_s_reg_1438 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln628_fu_1678_p2 = ((current_line_0_reg_1381 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln631_fu_2070_p2 = ((index_input_element1_reg_1449 == 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln647_fu_1684_p2 = ((current_line_0_reg_1381 > 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln650_fu_2204_p2 = ((index_input_element1_4_reg_1460 == 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln666_fu_1690_p2 = ((current_line_0_reg_1381 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln668_fu_2293_p2 = ((index_input_element1_5_reg_1471 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln676_fu_2390_p2 = ((index_input_element2_reg_1482 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln685_fu_2441_p2 = ((current_filter_0_reg_1493 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln687_fu_2473_p2 = ((current_input_channe_10_reg_1504 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln689_fu_2507_p2 = ((subfilter_element_0_reg_1515 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln693_fu_2573_p2 = ((input_line_0_reg_1527 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln695_fu_2676_p2 = ((index_input_element2_9_reg_1538 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln701_fu_2715_p2 = ((index_input_element2_10_reg_1549 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln706_fu_2761_p2 = ((index_input_element2_11_reg_1560 == 7'd64) ? 1'b1 : 1'b0);

assign index_input_element_15_fu_2767_p2 = (index_input_element2_11_reg_1560 + 7'd1);

assign index_input_element_16_fu_2096_p2 = (index_input_element1_reg_1449 + 7'd1);

assign index_input_element_17_fu_2721_p2 = (index_input_element2_10_reg_1549 + 7'd1);

assign index_input_element_18_fu_2682_p2 = (index_input_element2_9_reg_1538 + 7'd1);

assign index_input_element_19_fu_2230_p2 = (index_input_element1_4_reg_1460 + 7'd1);

assign index_input_element_20_fu_2299_p2 = (index_input_element1_5_reg_1471 + 7'd1);

assign index_input_element_21_fu_2396_p2 = (index_input_element2_reg_1482 + 7'd1);

assign index_input_element_fu_2029_p2 = (index_input_element_s_reg_1438 + 7'd1);

assign input_line_fu_2579_p2 = (input_line_0_reg_1527 + 2'd1);

assign io_acc_block_signal_op245 = (corr4_out_V_valid_V_empty_n & corr4_out_V_user_V_empty_n & corr4_out_V_last_V_empty_n & corr4_out_V_keep_V_empty_n & corr4_out_V_id_V_empty_n & corr4_out_V_dest_V_empty_n & corr4_out_V_data_V_empty_n);

assign io_acc_block_signal_op363 = (corr4_out_V_valid_V_empty_n & corr4_out_V_user_V_empty_n & corr4_out_V_last_V_empty_n & corr4_out_V_keep_V_empty_n & corr4_out_V_id_V_empty_n & corr4_out_V_dest_V_empty_n & corr4_out_V_data_V_empty_n);

assign io_acc_block_signal_op702 = (corr5_out_V_valid_V_full_n & corr5_out_V_user_V_full_n & corr5_out_V_last_V_full_n & corr5_out_V_keep_V_full_n & corr5_out_V_id_V_full_n & corr5_out_V_dest_V_full_n & corr5_out_V_data_V_full_n);

assign j_fu_1748_p2 = (j_0_reg_1404 + 7'd1);

assign lhs_V_fu_2871_p3 = {{select_ln13_fu_2864_p3}, {4'd0}};

assign or_ln321_fu_1972_p2 = (13'd1 | add_ln321_60_fu_1955_p2);

assign or_ln647_fu_1736_p2 = (icmp_ln647_fu_1684_p2 | grp_fu_1588_p2);

assign p_shl22_cast_fu_1908_p3 = {{trunc_ln321_5_fu_1904_p1}, {6'd0}};

assign p_shl26_cast_fu_2528_p3 = {{add_ln203_26_fu_2523_p2}, {4'd0}};

assign p_shl28_cast_fu_2632_p3 = {{trunc_ln203_fu_2628_p1}, {6'd0}};

assign p_shl_cast_fu_1839_p3 = {{trunc_ln321_fu_1835_p1}, {6'd0}};

assign r_V_fu_2858_p2 = ($signed(sext_ln1118_1_fu_2854_p1) + $signed(sext_ln1118_fu_2842_p1));

assign ret_V_fu_2887_p2 = ($signed(sext_ln1192_fu_2883_p1) + $signed(zext_ln728_fu_2879_p1));

assign select_ln13_fu_2864_p3 = ((icmp_ln1494_fu_2831_p2[0:0] === 1'b1) ? add_ln203_reg_3615 : 11'd0);

assign select_ln6_fu_2836_p3 = ((tmp_35_reg_3620[0:0] === 1'b1) ? aux_sum_V_reg_3609 : 12'd0);

assign sext_ln1118_1_fu_2854_p1 = $signed(shl_ln_fu_2846_p3);

assign sext_ln1118_fu_2842_p1 = select_ln6_fu_2836_p3;

assign sext_ln1192_fu_2883_p1 = $signed(r_V_fu_2858_p2);

assign sext_ln1265_fu_2753_p0 = biases_layer5_V_q0;

assign sext_ln1265_fu_2753_p1 = sext_ln1265_fu_2753_p0;

assign sext_ln203_6_fu_2619_p1 = $signed(sub_ln203_3_fu_2613_p2);

assign sext_ln203_7_fu_2648_p1 = $signed(tmp_37_fu_2640_p3);

assign sext_ln321_11_fu_1826_p1 = $signed(sub_ln321_5_fu_1820_p2);

assign sext_ln321_12_fu_1855_p1 = $signed(tmp_33_fu_1847_p3);

assign sext_ln321_13_fu_1895_p1 = $signed(sub_ln321_6_fu_1889_p2);

assign sext_ln321_14_fu_1924_p1 = $signed(tmp_34_fu_1916_p3);

assign sext_ln321_15_fu_2818_p1 = $signed(add_ln321_65_fu_2812_p2);

assign sext_ln321_fu_1732_p1 = $signed(sub_ln321_fu_1726_p2);

assign sext_ln703_fu_2757_p0 = biases_layer5_V_q0;

assign sext_ln703_fu_2757_p1 = sext_ln703_fu_2757_p0;

assign shl_ln321_4_fu_1949_p2 = add_ln321_59_fu_1938_p2 << 13'd1;

assign shl_ln321_5_fu_2275_p2 = add_ln321_74_fu_2270_p2 << 13'd6;

assign shl_ln321_6_fu_2281_p2 = add_ln321_74_fu_2270_p2 << 13'd1;

assign shl_ln321_fu_1943_p2 = add_ln321_59_fu_1938_p2 << 13'd6;

assign shl_ln_fu_2846_p3 = {{select_ln6_fu_2836_p3}, {2'd0}};

assign start_out = real_start;

assign sub_ln203_3_fu_2613_p2 = (zext_ln203_48_fu_2593_p1 - zext_ln203_50_fu_2609_p1);

assign sub_ln203_fu_2548_p2 = (p_shl26_cast_fu_2528_p3 - zext_ln203_46_fu_2544_p1);

assign sub_ln321_5_fu_1820_p2 = (zext_ln321_87_fu_1804_p1 - zext_ln321_88_fu_1816_p1);

assign sub_ln321_6_fu_1889_p2 = (zext_ln321_89_fu_1873_p1 - zext_ln321_90_fu_1885_p1);

assign sub_ln321_fu_1726_p2 = (zext_ln321_fu_1710_p1 - zext_ln321_86_fu_1722_p1);

assign subfilter_element_fu_2513_p2 = (subfilter_element_0_reg_1515 + 4'd1);

assign subfilter_layer_V_d0 = $signed(weights_layer5_V_q0);

assign tmp_33_fu_1847_p3 = {{add_ln321_fu_1830_p2}, {1'd0}};

assign tmp_34_fu_1916_p3 = {{add_ln321_57_fu_1899_p2}, {1'd0}};

assign tmp_36_fu_2536_p3 = {{add_ln203_26_fu_2523_p2}, {2'd0}};

assign tmp_37_fu_2640_p3 = {{add_ln203_28_fu_2623_p2}, {1'd0}};

assign tmp_47_fu_1660_p3 = {{i_0_reg_1393}, {6'd0}};

assign tmp_48_fu_2461_p3 = {{current_filter_0_reg_1493}, {6'd0}};

assign tmp_49_fu_1796_p3 = {{filter_line_0_reg_1427}, {4'd0}};

assign tmp_50_fu_1808_p3 = {{filter_line_0_reg_1427}, {2'd0}};

assign tmp_51_fu_1865_p3 = {{filter_line_fu_1790_p2}, {4'd0}};

assign tmp_52_fu_1877_p3 = {{filter_line_fu_1790_p2}, {2'd0}};

assign tmp_53_fu_2489_p3 = {{current_input_channe_10_reg_1504}, {3'd0}};

assign tmp_54_fu_2585_p3 = {{input_line_0_reg_1527}, {4'd0}};

assign tmp_55_fu_2597_p3 = {{input_line_0_reg_1527}, {2'd0}};

assign tmp_56_fu_2658_p3 = {{input_line_0_reg_1527}, {6'd0}};

assign tmp_57_fu_2102_p3 = {{current_input_channe_reg_1415}, {6'd0}};

assign tmp_58_fu_2114_p3 = {{current_input_channe_reg_1415}, {1'd0}};

assign tmp_59_fu_2240_p3 = {{current_input_channe_reg_1415}, {6'd0}};

assign tmp_60_fu_2252_p3 = {{current_input_channe_reg_1415}, {1'd0}};

assign tmp_61_fu_2334_p3 = {{current_input_channe_reg_1415}, {6'd0}};

assign tmp_62_fu_2346_p3 = {{current_input_channe_reg_1415}, {1'd0}};

assign tmp_fu_1702_p3 = {{current_line_0_reg_1381}, {4'd0}};

assign tmp_s_fu_1714_p3 = {{current_line_0_reg_1381}, {2'd0}};

assign trunc_ln203_fu_2628_p1 = add_ln203_28_fu_2623_p2[6:0];

assign trunc_ln321_5_fu_1904_p1 = add_ln321_57_fu_1899_p2[6:0];

assign trunc_ln321_fu_1835_p1 = add_ln321_fu_1830_p2[6:0];

assign trunc_ln703_fu_2787_p1 = out_layer_data_V_5_q0[10:0];

assign weights_layer5_V_address0 = zext_ln203_47_fu_2559_p1;

assign zext_ln1265_13_fu_2773_p1 = index_input_element2_11_reg_1560;

assign zext_ln1265_14_fu_2782_p1 = add_ln1265_fu_2777_p2;

assign zext_ln1265_15_fu_2732_p1 = index_input_element2_10_reg_1549;

assign zext_ln1265_16_fu_2741_p1 = add_ln1265_5_fu_2736_p2;

assign zext_ln1265_fu_2457_p1 = current_filter_0_reg_1493;

assign zext_ln203_42_fu_1763_p1 = add_ln203_24_fu_1758_p2;

assign zext_ln203_43_fu_2485_p1 = current_input_channe_10_reg_1504;

assign zext_ln203_44_fu_2497_p1 = tmp_53_fu_2489_p3;

assign zext_ln203_45_fu_2519_p1 = subfilter_element_0_reg_1515;

assign zext_ln203_46_fu_2544_p1 = tmp_36_fu_2536_p3;

assign zext_ln203_47_fu_2559_p1 = add_ln203_27_reg_3521;

assign zext_ln203_48_fu_2593_p1 = tmp_54_fu_2585_p3;

assign zext_ln203_49_fu_2605_p1 = tmp_55_fu_2597_p3;

assign zext_ln203_50_fu_2609_p1 = tmp_55_fu_2597_p3;

assign zext_ln203_51_fu_2666_p1 = tmp_56_fu_2658_p3;

assign zext_ln203_52_fu_2688_p1 = index_input_element2_9_reg_1538;

assign zext_ln203_53_fu_2692_p1 = index_input_element2_9_reg_1538;

assign zext_ln203_54_fu_2701_p1 = add_ln203_31_fu_2696_p2;

assign zext_ln203_55_fu_2711_p1 = add_ln203_32_reg_3562;

assign zext_ln203_fu_1754_p1 = j_0_reg_1404;

assign zext_ln321_100_fu_2822_p1 = $unsigned(sext_ln321_15_fu_2818_p1);

assign zext_ln321_101_fu_2076_p1 = index_input_element1_reg_1449;

assign zext_ln321_102_fu_2085_p1 = add_ln321_66_fu_2080_p2;

assign zext_ln321_103_fu_2110_p1 = tmp_57_fu_2102_p3;

assign zext_ln321_104_fu_2122_p1 = tmp_58_fu_2114_p3;

assign zext_ln321_105_fu_2132_p1 = add_ln321_67_fu_2126_p2;

assign zext_ln321_106_fu_2142_p1 = add_ln321_68_fu_2136_p2;

assign zext_ln321_107_fu_2159_p1 = add_ln321_69_fu_2153_p2;

assign zext_ln321_108_fu_2176_p1 = add_ln321_70_fu_2170_p2;

assign zext_ln321_109_fu_2193_p1 = add_ln321_71_fu_2187_p2;

assign zext_ln321_110_fu_2210_p1 = index_input_element1_4_reg_1460;

assign zext_ln321_111_fu_2219_p1 = add_ln321_72_fu_2214_p2;

assign zext_ln321_112_fu_2236_p1 = current_input_channe_reg_1415;

assign zext_ln321_113_fu_2248_p1 = tmp_59_fu_2240_p3;

assign zext_ln321_114_fu_2260_p1 = tmp_60_fu_2252_p3;

assign zext_ln321_115_fu_2305_p1 = index_input_element1_5_reg_1471;

assign zext_ln321_116_fu_2309_p1 = index_input_element1_5_reg_1471;

assign zext_ln321_117_fu_2318_p1 = add_ln321_76_fu_2313_p2;

assign zext_ln321_118_fu_2380_p1 = add_ln321_77_reg_3373;

assign zext_ln321_119_fu_2342_p1 = tmp_61_fu_2334_p3;

assign zext_ln321_120_fu_2354_p1 = tmp_62_fu_2346_p3;

assign zext_ln321_121_fu_2364_p1 = add_ln321_78_fu_2358_p2;

assign zext_ln321_122_fu_2402_p1 = index_input_element2_reg_1482;

assign zext_ln321_123_fu_2406_p1 = index_input_element2_reg_1482;

assign zext_ln321_124_fu_2415_p1 = add_ln321_81_fu_2410_p2;

assign zext_ln321_125_fu_2431_p1 = add_ln321_82_reg_3431;

assign zext_ln321_86_fu_1722_p1 = tmp_s_fu_1714_p3;

assign zext_ln321_87_fu_1804_p1 = tmp_49_fu_1796_p3;

assign zext_ln321_88_fu_1816_p1 = tmp_50_fu_1808_p3;

assign zext_ln321_89_fu_1873_p1 = tmp_51_fu_1865_p3;

assign zext_ln321_90_fu_1885_p1 = tmp_52_fu_1877_p3;

assign zext_ln321_91_fu_1934_p1 = current_input_channe_reg_1415;

assign zext_ln321_92_fu_1961_p1 = add_ln321_60_fu_1955_p2;

assign zext_ln321_93_fu_1978_p1 = or_ln321_fu_1972_p2;

assign zext_ln321_94_fu_1995_p1 = add_ln321_61_fu_1989_p2;

assign zext_ln321_95_fu_2012_p1 = add_ln321_62_fu_2006_p2;

assign zext_ln321_96_fu_2035_p1 = index_input_element_s_reg_1438;

assign zext_ln321_97_fu_2044_p1 = add_ln321_63_fu_2039_p2;

assign zext_ln321_98_fu_2060_p1 = add_ln321_64_reg_3154;

assign zext_ln321_99_fu_2809_p1 = index_input_element_15_reg_3598;

assign zext_ln321_fu_1710_p1 = tmp_fu_1702_p3;

assign zext_ln609_fu_1668_p1 = tmp_47_fu_1660_p3;

assign zext_ln618_fu_1780_p1 = current_input_channe_reg_1415;

assign zext_ln687_fu_2469_p1 = tmp_48_fu_2461_p3;

assign zext_ln691_1_fu_2563_p1 = subfilter_element_0_reg_1515;

assign zext_ln691_fu_2453_p1 = current_filter_0_reg_1493;

assign zext_ln703_fu_2727_p1 = index_input_element2_10_reg_1549;

assign zext_ln728_fu_2879_p1 = lhs_V_fu_2871_p3;

always @ (posedge ap_clk) begin
    zext_ln609_reg_2921[5:0] <= 6'b000000;
    zext_ln609_reg_2921[10] <= 1'b0;
    sext_ln321_reg_2942[1:0] <= 2'b00;
    zext_ln618_reg_2968[7:4] <= 4'b0000;
    add_ln321_56_reg_2986[0] <= 1'b0;
    add_ln321_58_reg_2991[0] <= 1'b0;
    add_ln321_60_reg_2996[0] <= 1'b0;
    img_channel_valid_V_47_reg_3001[0] <= 1'b1;
    img_channel_valid_V_48_reg_3006[0] <= 1'b0;
    img_channel_valid_V_49_reg_3011[0] <= 1'b0;
    img_channel_valid_V_50_reg_3016[0] <= 1'b1;
    img_channel_data_V_a_34_reg_3021[0] <= 1'b1;
    img_channel_data_V_a_35_reg_3026[0] <= 1'b0;
    img_channel_data_V_a_36_reg_3031[0] <= 1'b0;
    img_channel_data_V_a_37_reg_3036[0] <= 1'b1;
    img_channel_keep_V_a_35_reg_3041[0] <= 1'b1;
    img_channel_keep_V_a_36_reg_3046[0] <= 1'b0;
    img_channel_keep_V_a_37_reg_3051[0] <= 1'b0;
    img_channel_keep_V_a_38_reg_3056[0] <= 1'b1;
    img_channel_user_V_a_33_reg_3061[0] <= 1'b1;
    img_channel_user_V_a_34_reg_3066[0] <= 1'b0;
    img_channel_user_V_a_35_reg_3071[0] <= 1'b0;
    img_channel_user_V_a_36_reg_3076[0] <= 1'b1;
    img_channel_last_V_a_35_reg_3081[0] <= 1'b1;
    img_channel_last_V_a_36_reg_3086[0] <= 1'b0;
    img_channel_last_V_a_37_reg_3091[0] <= 1'b0;
    img_channel_last_V_a_38_reg_3096[0] <= 1'b1;
    img_channel_id_V_add_35_reg_3101[0] <= 1'b1;
    img_channel_id_V_add_36_reg_3106[0] <= 1'b0;
    img_channel_id_V_add_37_reg_3111[0] <= 1'b0;
    img_channel_id_V_add_38_reg_3116[0] <= 1'b1;
    img_channel_dest_V_a_35_reg_3121[0] <= 1'b1;
    img_channel_dest_V_a_36_reg_3126[0] <= 1'b0;
    img_channel_dest_V_a_37_reg_3131[0] <= 1'b0;
    img_channel_dest_V_a_38_reg_3136[0] <= 1'b1;
    add_ln321_68_reg_3197[0] <= 1'b0;
    img_channel_valid_V_54_reg_3202[0] <= 1'b1;
    img_channel_valid_V_55_reg_3207[0] <= 1'b0;
    img_channel_valid_V_56_reg_3212[0] <= 1'b0;
    img_channel_valid_V_57_reg_3217[0] <= 1'b1;
    img_channel_data_V_a_39_reg_3222[0] <= 1'b1;
    img_channel_data_V_a_40_reg_3227[0] <= 1'b0;
    img_channel_data_V_a_41_reg_3232[0] <= 1'b0;
    img_channel_data_V_a_42_reg_3237[0] <= 1'b1;
    img_channel_keep_V_a_40_reg_3242[0] <= 1'b1;
    img_channel_keep_V_a_41_reg_3247[0] <= 1'b0;
    img_channel_keep_V_a_42_reg_3252[0] <= 1'b0;
    img_channel_keep_V_a_43_reg_3257[0] <= 1'b1;
    img_channel_user_V_a_38_reg_3262[0] <= 1'b1;
    img_channel_user_V_a_39_reg_3267[0] <= 1'b0;
    img_channel_user_V_a_40_reg_3272[0] <= 1'b0;
    img_channel_user_V_a_41_reg_3277[0] <= 1'b1;
    img_channel_last_V_a_40_reg_3282[0] <= 1'b1;
    img_channel_last_V_a_41_reg_3287[0] <= 1'b0;
    img_channel_last_V_a_42_reg_3292[0] <= 1'b0;
    img_channel_last_V_a_43_reg_3297[0] <= 1'b1;
    img_channel_id_V_add_40_reg_3302[0] <= 1'b1;
    img_channel_id_V_add_41_reg_3307[0] <= 1'b0;
    img_channel_id_V_add_42_reg_3312[0] <= 1'b0;
    img_channel_id_V_add_43_reg_3317[0] <= 1'b1;
    img_channel_dest_V_a_40_reg_3322[0] <= 1'b1;
    img_channel_dest_V_a_41_reg_3327[0] <= 1'b0;
    img_channel_dest_V_a_42_reg_3332[0] <= 1'b0;
    img_channel_dest_V_a_43_reg_3337[0] <= 1'b1;
    add_ln321_73_reg_3350[0] <= 1'b0;
    add_ln321_75_reg_3355[0] <= 1'b0;
    add_ln321_79_reg_3408[0] <= 1'b0;
    add_ln321_80_reg_3413[0] <= 1'b0;
    zext_ln691_reg_3474[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln1265_reg_3479[11:4] <= 8'b00000000;
    zext_ln687_reg_3484[5:0] <= 6'b000000;
    zext_ln687_reg_3484[10] <= 1'b0;
    zext_ln203_43_reg_3498[7:4] <= 4'b0000;
    add_ln203_29_reg_3539[0] <= 1'b0;
    add_ln203_30_reg_3544[1:0] <= 2'b00;
end

endmodule //conrr_layer5
