% ====
\begin{rSection}{Experience}

%\begin{rSubsection}{Cadence Design System}{May 2016 -- Dec. 2016}{Software Development Intern}{Austin, TX}
%\item 
%\end{rSubsection}

{\bf AMD (Xilinx), San Jose, CA} \hfill {\em Jul. 2024 -- Present} \\
Principal Software Engineer, Vivado Placement Team

{\bf AMD (Xilinx), San Jose, CA} \hfill {\em Jul. 2022 -- Jun. 2024} \\
Senior Staff Software Engineer, Vivado Placement Team

{\bf AMD (Xilinx), San Jose, CA} \hfill {\em Aug. 2019 -- Jun. 2022} \\
Staff Software Engineer, Vivado Placement Team

{\bf Xilinx, San Jose, CA} \hfill {\em May 2018 -- Aug. 2018} \\
Software Development Intern, Vivado Placement Team
    
{\bf Cadence Design System, Austin, TX} \hfill {\em May 2016 -- Dec. 2016} \\
Software Development Intern, Clocking Team

{\bf Apple, Austin, TX} \hfill {\em Jan. 2015 -- Dec. 2015} \\
Hardware Design Intern, SoC Clocking Team

{\bf Apple, Cupertino, CA} \hfill {\em Sep. 2014 -- Dec. 2014} \\
Hardware Design Intern, SoC Methodology Team

{\bf ARM, Austin, TX} \hfill {\em May 2014 -- Aug. 2014} \\
Hardware Design Intern, Memory Team

%{\bf ECE Department, University of Texas at Austin, Austin, TX} \hfill {\em Aug. 2013 -- Present} \\
%\textit{Graduate Student}
%\begin{list}{$\cdot$}{\leftmargin=1em} % \cdot used for bullets, no indentation
%\itemsep -0.5em \vspace{-0.5em} % Compress items in list together for aesthetics
%\item Research Assistant
%\item Teaching Assistant of VLSI-II, Spring 2016 and 2017
%\item Simultaneous FPGA placement and packing
%\item FPGA placement parallelization
%\item Clock-aware FPGA placement
%\item Routability-driven FPGA placement
%\end{list}

\end{rSection}

