

================================================================
== Vivado HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Jun 21 11:37:02 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrix_vector_proj
* Solution:       unroll_dot_product
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.435 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49| 0.392 us | 0.392 us |   49|   49|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop  |       48|       48|         6|          -|          -|     8|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      6|       0|     279|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     158|    -|
|Register         |        -|      -|     115|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      6|     115|     437|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_235_p2         |     *    |      3|  0|  20|          32|          32|
    |grp_fu_241_p2         |     *    |      3|  0|  20|          32|          32|
    |V_Out_d0              |     +    |      0|  0|  32|          32|          32|
    |add_ln11_1_fu_353_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_2_fu_359_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_5_fu_398_p2  |     +    |      0|  0|  32|          32|          32|
    |grp_fu_247_p2         |     +    |      0|  0|  39|          32|          32|
    |i_fu_263_p2           |     +    |      0|  0|  12|           4|           1|
    |icmp_ln7_fu_257_p2    |   icmp   |      0|  0|  11|           4|           5|
    |or_ln11_1_fu_297_p2   |    or    |      0|  0|   7|           7|           2|
    |or_ln11_2_fu_311_p2   |    or    |      0|  0|   7|           7|           2|
    |or_ln11_3_fu_325_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln11_4_fu_339_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln11_5_fu_365_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln11_6_fu_379_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln11_fu_282_p2     |    or    |      0|  0|   7|           7|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      6|  0| 279|         281|         247|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |M_address0     |  27|          5|    6|         30|
    |M_address1     |  27|          5|    6|         30|
    |V_In_address0  |  27|          5|    3|         15|
    |V_In_address1  |  27|          5|    3|         15|
    |ap_NS_fsm      |  41|          8|    1|          8|
    |i_0_reg_223    |   9|          2|    4|          8|
    +---------------+----+-----------+-----+-----------+
    |Total          | 158|         30|   23|        106|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln11_2_reg_497  |  32|   0|   32|          0|
    |add_ln11_4_reg_512  |  32|   0|   32|          0|
    |ap_CS_fsm           |   7|   0|    7|          0|
    |i_0_reg_223         |   4|   0|    4|          0|
    |i_reg_452           |   4|   0|    4|          0|
    |reg_253             |  32|   0|   32|          0|
    |tmp_reg_457         |   4|   0|    7|          3|
    +--------------------+----+----+-----+-----------+
    |Total               | 115|   0|  118|          3|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_start        |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_done         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_idle         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_ready        | out |    1| ap_ctrl_hs | matrix_vector | return value |
|M_address0      | out |    6|  ap_memory |       M       |     array    |
|M_ce0           | out |    1|  ap_memory |       M       |     array    |
|M_q0            |  in |   32|  ap_memory |       M       |     array    |
|M_address1      | out |    6|  ap_memory |       M       |     array    |
|M_ce1           | out |    1|  ap_memory |       M       |     array    |
|M_q1            |  in |   32|  ap_memory |       M       |     array    |
|V_In_address0   | out |    3|  ap_memory |      V_In     |     array    |
|V_In_ce0        | out |    1|  ap_memory |      V_In     |     array    |
|V_In_q0         |  in |   32|  ap_memory |      V_In     |     array    |
|V_In_address1   | out |    3|  ap_memory |      V_In     |     array    |
|V_In_ce1        | out |    1|  ap_memory |      V_In     |     array    |
|V_In_q1         |  in |   32|  ap_memory |      V_In     |     array    |
|V_Out_address0  | out |    3|  ap_memory |     V_Out     |     array    |
|V_Out_ce0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_we0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_d0        | out |   32|  ap_memory |     V_Out     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

