Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORD24RB.v"
ERROR:HDLCompilers:26 - WORD24RB.v line 9 expecting '(', found 'readport'
ERROR:HDLCompilers:26 - WORD24RB.v line 9 expecting 'end', found '1'
ERROR:HDLCompilers:26 - WORD24RB.v line 10 unexpected token: '<='
ERROR:HDLCompilers:26 - WORD24RB.v line 15 expecting '(', found 'EOF'
ERROR:HDLCompilers:26 - WORD24RB.v line 15 expecting ';', found 'EOF'
Module <WORD24RB> compiled
ERROR:HDLCompilers:26 - WORD24RB.v line 15 expecting 'endmodule', found 'EOF'
Analysis of file <WORD24RB.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORD24RB.v"
ERROR:HDLCompilers:26 - WORD24RB.v line 9 expecting '(', found 'readport'
ERROR:HDLCompilers:26 - WORD24RB.v line 9 unexpected token: 'then'
ERROR:HDLCompilers:26 - WORD24RB.v line 11 expecting 'end', found 'else'
ERROR:HDLCompilers:26 - WORD24RB.v line 12 unexpected token: '<='
Module <WORD24RB> compiled
ERROR:HDLCompilers:26 - WORD24RB.v line 12 expecting 'endmodule', found '24'
Analysis of file <WORD24RB.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORD24RB.v"
ERROR:HDLCompilers:26 - WORD24RB.v line 12 unexpected token: '24'
Module <WORD24RB> compiled
Analysis of file <WORD24RB.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORD24RB.v"
WARNING:HDLCompilers:301 - WORD24RB.v line 12 Too many digits specified in hex constant
Module <WORD24RB> compiled
No errors in compilation
Analysis of file <WORD24RB.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:247 - WORD24RB.v line 10 Reference to vector wire 'obus' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - WORD24RB.v line 10 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - WORD24RB.v line 12 Reference to vector wire 'obus' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - WORD24RB.v line 12 Illegal left hand side of nonblocking assignment
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORD24RB.v"
WARNING:HDLCompilers:301 - WORD24RB.v line 14 Too many digits specified in hex constant
Module <WORD24RB> compiled
No errors in compilation
Analysis of file <WORD24RB.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
  24-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block WORD24RB, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       1  out of   2352     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 49  out of    144    34%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 10.227ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
No errors in compilation
Analysis of file <WORD24RB.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
  24-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block WORD24RB, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       1  out of   2352     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 49  out of    144    34%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 10.227ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORDPR24.v"
ERROR:HDLCompilers:26 - WORDPR24.v line 19 unexpected token: '24'
ERROR:HDLCompilers:28 - WORDPR24.v line 36 'i' has not been declared
ERROR:HDLCompilers:28 - WORDPR24.v line 36 'i' has not been declared
ERROR:HDLCompilers:28 - WORDPR24.v line 36 'i' has not been declared
ERROR:HDLCompilers:28 - WORDPR24.v line 36 'i' has not been declared
ERROR:HDLCompilers:28 - WORDPR24.v line 38 'i' has not been declared
ERROR:HDLCompilers:28 - WORDPR24.v line 39 'i' has not been declared
ERROR:HDLCompilers:26 - WORDPR24.v line 39 expecting ';', found '<='
ERROR:HDLCompilers:28 - WORDPR24.v line 39 'i' has not been declared
ERROR:HDLCompilers:26 - WORDPR24.v line 40 expecting 'end', found 'else'
ERROR:HDLCompilers:26 - WORDPR24.v line 41 unexpected token: '('
ERROR:HDLCompilers:26 - WORDPR24.v line 41 unexpected token: ')'
Module <WORDPR24> compiled
ERROR:HDLCompilers:26 - WORDPR24.v line 41 expecting 'endmodule', found '1'
Analysis of file <WORDPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORDPR24.v"
ERROR:HDLCompilers:26 - WORDPR24.v line 39 expecting ';', found '<='
ERROR:HDLCompilers:26 - WORDPR24.v line 40 expecting 'end', found 'else'
ERROR:HDLCompilers:26 - WORDPR24.v line 41 unexpected token: '('
ERROR:HDLCompilers:26 - WORDPR24.v line 41 unexpected token: ')'
Module <WORDPR24> compiled
ERROR:HDLCompilers:26 - WORDPR24.v line 41 expecting 'endmodule', found '1'
Analysis of file <WORDPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORDPR24.v"
ERROR:HDLCompilers:26 - WORDPR24.v line 39 expecting ';', found '<='
ERROR:HDLCompilers:26 - WORDPR24.v line 40 expecting 'end', found 'else'
ERROR:HDLCompilers:26 - WORDPR24.v line 41 unexpected token: '('
ERROR:HDLCompilers:26 - WORDPR24.v line 41 unexpected token: ')'
Module <WORDPR24> compiled
ERROR:HDLCompilers:26 - WORDPR24.v line 41 expecting 'endmodule', found '1'
Analysis of file <WORDPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORDPR24.v"
ERROR:HDLCompilers:26 - WORDPR24.v line 39 expecting ';', found '='
ERROR:HDLCompilers:26 - WORDPR24.v line 40 expecting 'end', found 'else'
ERROR:HDLCompilers:26 - WORDPR24.v line 41 unexpected token: '('
ERROR:HDLCompilers:26 - WORDPR24.v line 41 unexpected token: ')'
Module <WORDPR24> compiled
ERROR:HDLCompilers:26 - WORDPR24.v line 41 expecting 'endmodule', found '1'
Analysis of file <WORDPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORDPR24.v"
ERROR:HDLCompilers:26 - WORDPR24.v line 39 expecting ';', found '='
ERROR:HDLCompilers:26 - WORDPR24.v line 40 expecting 'end', found 'else'
ERROR:HDLCompilers:26 - WORDPR24.v line 41 unexpected token: '('
ERROR:HDLCompilers:26 - WORDPR24.v line 41 unexpected token: ')'
Module <WORDPR24> compiled
ERROR:HDLCompilers:26 - WORDPR24.v line 41 expecting 'endmodule', found '1'
Analysis of file <WORDPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORDPR24.v"
ERROR:HDLCompilers:26 - WORDPR24.v line 39 expecting ';', found '='
ERROR:HDLCompilers:26 - WORDPR24.v line 40 expecting 'end', found 'else'
ERROR:HDLCompilers:26 - WORDPR24.v line 41 unexpected token: '('
ERROR:HDLCompilers:26 - WORDPR24.v line 41 unexpected token: ')'
Module <WORDPR24> compiled
ERROR:HDLCompilers:26 - WORDPR24.v line 41 expecting 'endmodule', found '1'
Analysis of file <WORDPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORDPR24.v"
ERROR:HDLCompilers:26 - WORDPR24.v line 39 expecting ';', found '='
ERROR:HDLCompilers:26 - WORDPR24.v line 40 expecting 'end', found 'else'
ERROR:HDLCompilers:26 - WORDPR24.v line 41 unexpected token: '('
ERROR:HDLCompilers:26 - WORDPR24.v line 41 unexpected token: ')'
Module <WORDPR24> compiled
ERROR:HDLCompilers:26 - WORDPR24.v line 41 expecting 'endmodule', found '1'
Analysis of file <WORDPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
No errors in compilation
Analysis of file <WORDPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
WARNING:Xst:1306 - Output <portdata> is never assigned.
WARNING:Xst:646 - Signal <tsoutreg> is assigned but never used.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred  24 Tristate(s).
Unit <WORDPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  24-bit register                  : 1
# Tristates                        : 1
  24-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <WORDPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block WORDPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      14  out of   2352     0%  
 Number of Slice Flip Flops:            24  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 51  out of    144    35%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.722ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: 10.227ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
No errors in compilation
Analysis of file <WORDPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  24-bit register                  : 2
# Tristates                        : 25
  1-bit tristate buffer            : 24
  24-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <WORDPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block WORDPR24, actual ratio is 1.
FlipFlop ddrreg_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ddrreg_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      41  out of   2352     1%  
 Number of Slice Flip Flops:            72  out of   4704     1%  
 Number of 4 input LUTs:                25  out of   4704     0%  
 Number of bonded IOBs:                 76  out of    144    52%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 72    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.802ns
   Maximum output required time after clock: 8.511ns
   Maximum combinational path delay: 10.227ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
ERROR:HDLCompilers:207 - LEDBLINK.v line 3 Signal 'clk' is not referenced in the module port list
ERROR:HDLCompilers:207 - LEDBLINK.v line 4 Signal 'ledx' is not referenced in the module port list
ERROR:HDLCompilers:28 - LEDBLINK.v line 8 'clk' has not been declared
ERROR:HDLCompilers:26 - LEDBLINK.v line 9 unexpected token: '1'
ERROR:HDLCompilers:26 - LEDBLINK.v line 10 expecting ';', found ':'
Module <LEDBLINK> compiled
ERROR:HDLCompilers:26 - LEDBLINK.v line 10 expecting 'endmodule', found '21'
Analysis of file <LEDBLINK.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
ERROR:HDLCompilers:26 - LEDBLINK.v line 9 unexpected token: '1'
ERROR:HDLCompilers:26 - LEDBLINK.v line 10 expecting ';', found ':'
Module <LEDBLINK> compiled
ERROR:HDLCompilers:26 - LEDBLINK.v line 10 expecting 'endmodule', found '21'
Analysis of file <LEDBLINK.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
No errors in compilation
Analysis of file <LEDBLINK.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  29-bit up counter                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <LEDBLINK> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LEDBLINK, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      20  out of   2352     0%  
 Number of Slice Flip Flops:            29  out of   4704     0%  
 Number of 4 input LUTs:                37  out of   4704     0%  
 Number of bonded IOBs:                  8  out of    144     5%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 5.591ns (Maximum Frequency: 178.859MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.543ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Instantiation Template".

Compiling source file "LEDBLINK.v"
tdtfi(verilog) completed successfully.
Completed process "View Verilog Instantiation Template".




Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Instantiation Template".

Compiling source file "WORDPR24.v"
tdtfi(verilog) completed successfully.
Completed process "View Verilog Instantiation Template".




Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Instantiation Template".

Compiling source file "WORD24RB.v"
tdtfi(verilog) completed successfully.
Completed process "View Verilog Instantiation Template".




Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
ERROR:HDLCompilers:207 - IOPR24.v line 21 Signal 'lBE' is not referenced in the module port list
ERROR:HDLCompilers:28 - IOPR24.v line 108 'wordsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 109 'wordsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 110 'wordsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 111 'wordsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 112 'wordsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 118 'DDRsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 119 'DDRsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 120 'DDRsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 121 'DDRsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 127 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 127 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 127 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 127 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 129 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 130 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 132 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 133 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 134 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 136 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 139 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 139 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 139 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 139 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 141 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 142 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 144 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 146 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 147 'i' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 149 'i' has not been declared
ERROR:HDLCompilers:26 - IOPR24.v line 160 unexpected token: 'else'
ERROR:HDLCompilers:208 - IOPR24.v line 2 Port reference 'LBE' was not declared as input, inout or output
Module <IOPR24> compiled
Analysis of file <IOPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
ERROR:HDLCompilers:207 - IOPR24.v line 21 Signal 'lBE' is not referenced in the module port list
ERROR:HDLCompilers:28 - IOPR24.v line 108 'wordsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 109 'wordsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 110 'wordsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 111 'wordsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 112 'wordsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 118 'DDRsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 119 'DDRsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 120 'DDRsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 121 'DDRsel' has not been declared
ERROR:HDLCompilers:26 - IOPR24.v line 160 unexpected token: 'else'
ERROR:HDLCompilers:208 - IOPR24.v line 2 Port reference 'LBE' was not declared as input, inout or output
Module <IOPR24> compiled
Analysis of file <IOPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
ERROR:HDLCompilers:28 - IOPR24.v line 118 'DDRsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 119 'DDRsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 120 'DDRsel' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 121 'DDRsel' has not been declared
ERROR:HDLCompilers:26 - IOPR24.v line 160 unexpected token: 'else'
Module <IOPR24> compiled
Analysis of file <IOPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
ERROR:HDLCompilers:26 - IOPR24.v line 160 unexpected token: 'else'
Module <IOPR24> compiled
Analysis of file <IOPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:247 - IOPR24.v line 108 Reference to vector wire 'WordSel' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 108 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 109 Reference to vector wire 'WordSel' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 109 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 110 Reference to vector wire 'WordSel' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 110 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 111 Reference to vector wire 'WordSel' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 111 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 112 Reference to vector wire 'WordSel' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 112 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 118 Reference to vector wire 'DDRSel' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 118 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 119 Reference to vector wire 'DDRSel' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 119 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 120 Reference to vector wire 'DDRSel' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 120 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 121 Reference to vector wire 'DDRSel' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 121 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 130 Reference to vector wire 'LoadPortCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 130 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 132 Reference to vector wire 'LoadPortCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 132 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 134 Reference to vector wire 'ReadPortCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 134 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 136 Reference to vector wire 'ReadPortCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 136 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 142 Reference to vector wire 'LoadDDRCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 142 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 144 Reference to vector wire 'LoadDDRCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 144 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 147 Reference to vector wire 'ReadDDRCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 147 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 149 Reference to vector wire 'ReadDDRCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 149 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 159 Reference to vector wire 'A' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 159 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 161 Reference to vector wire 'A' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 161 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:155 - IOPR24.v line 166 Illegal function call to 'LoadPortCmd'
ERROR:HDLCompilers:247 - IOPR24.v line 167 Reference to vector wire 'test32' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 167 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 169 Reference to vector wire 'test32' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 169 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:155 - IOPR24.v line 171 Illegal function call to 'ReadPortCmd'
ERROR:HDLCompilers:247 - IOPR24.v line 172 Reference to vector wire 'D' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 172 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 174 Reference to vector wire 'D' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 174 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 186 Reference to scalar wire 'PreFastRead' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 186 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 188 Reference to scalar wire 'PreFastRead' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 188 Illegal left hand side of nonblocking assignment
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:247 - IOPR24.v line 130 Reference to vector wire 'LoadPortCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 130 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 132 Reference to vector wire 'LoadPortCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 132 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 134 Reference to vector wire 'ReadPortCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 134 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 136 Reference to vector wire 'ReadPortCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 136 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 142 Reference to vector wire 'LoadDDRCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 142 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 144 Reference to vector wire 'LoadDDRCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 144 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 147 Reference to vector wire 'ReadDDRCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 147 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 149 Reference to vector wire 'ReadDDRCmd' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - IOPR24.v line 149 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 159 Reference to vector wire 'A' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 159 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 161 Reference to vector wire 'A' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 161 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:155 - IOPR24.v line 166 Illegal function call to 'LoadPortCmd'
ERROR:HDLCompilers:247 - IOPR24.v line 167 Reference to vector wire 'test32' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 167 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 169 Reference to vector wire 'test32' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 169 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:155 - IOPR24.v line 171 Illegal function call to 'ReadPortCmd'
ERROR:HDLCompilers:247 - IOPR24.v line 172 Reference to vector wire 'D' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 172 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 174 Reference to vector wire 'D' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 174 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 186 Reference to scalar wire 'PreFastRead' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 186 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 188 Reference to scalar wire 'PreFastRead' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 188 Illegal left hand side of nonblocking assignment
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:247 - IOPR24.v line 159 Reference to vector wire 'A' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 159 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 161 Reference to vector wire 'A' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 161 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:155 - IOPR24.v line 166 Illegal function call to 'LoadPortCmd'
ERROR:HDLCompilers:247 - IOPR24.v line 167 Reference to vector wire 'test32' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 167 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 169 Reference to vector wire 'test32' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 169 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:155 - IOPR24.v line 171 Illegal function call to 'ReadPortCmd'
ERROR:HDLCompilers:247 - IOPR24.v line 172 Reference to vector wire 'D' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 172 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 174 Reference to vector wire 'D' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 174 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 186 Reference to scalar wire 'PreFastRead' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 186 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 188 Reference to scalar wire 'PreFastRead' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 188 Illegal left hand side of nonblocking assignment
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:246 - IOPR24.v line 55 Reference to vector reg 'D' is not a legal net lvalue
ERROR:HDLCompilers:102 - IOPR24.v line 55 Connection to output port 'obus' must be a net lvalue
ERROR:HDLCompilers:246 - IOPR24.v line 66 Reference to vector reg 'D' is not a legal net lvalue
ERROR:HDLCompilers:102 - IOPR24.v line 66 Connection to output port 'obus' must be a net lvalue
ERROR:HDLCompilers:246 - IOPR24.v line 77 Reference to vector reg 'D' is not a legal net lvalue
ERROR:HDLCompilers:102 - IOPR24.v line 77 Connection to output port 'obus' must be a net lvalue
ERROR:HDLCompilers:246 - IOPR24.v line 88 Reference to vector reg 'D' is not a legal net lvalue
ERROR:HDLCompilers:102 - IOPR24.v line 88 Connection to output port 'obus' must be a net lvalue
ERROR:HDLCompilers:246 - IOPR24.v line 94 Reference to vector reg 'D' is not a legal net lvalue
ERROR:HDLCompilers:102 - IOPR24.v line 94 Connection to output port 'obus' must be a net lvalue
ERROR:HDLCompilers:246 - IOPR24.v line 100 Reference to vector reg 'D' is not a legal net lvalue
ERROR:HDLCompilers:102 - IOPR24.v line 100 Connection to output port 'obus' must be a net lvalue
ERROR:HDLCompilers:155 - IOPR24.v line 166 Illegal function call to 'LoadPortCmd'
ERROR:HDLCompilers:155 - IOPR24.v line 171 Illegal function call to 'ReadPortCmd'
ERROR:HDLCompilers:247 - IOPR24.v line 186 Reference to scalar wire 'PreFastRead' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 186 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 188 Reference to scalar wire 'PreFastRead' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 188 Illegal left hand side of nonblocking assignment
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:155 - IOPR24.v line 166 Illegal function call to 'LoadPortCmd'
ERROR:HDLCompilers:155 - IOPR24.v line 171 Illegal function call to 'ReadPortCmd'
ERROR:HDLCompilers:247 - IOPR24.v line 172 Reference to vector wire 'D' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 172 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 174 Reference to vector wire 'D' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 174 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 186 Reference to scalar wire 'PreFastRead' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 186 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 188 Reference to scalar wire 'PreFastRead' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 188 Illegal left hand side of nonblocking assignment
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:247 - IOPR24.v line 172 Reference to vector wire 'D' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 172 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 174 Reference to vector wire 'D' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 174 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 186 Reference to scalar wire 'PreFastRead' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 186 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 188 Reference to scalar wire 'PreFastRead' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 188 Illegal left hand side of nonblocking assignment
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:247 - IOPR24.v line 172 Reference to vector wire 'D' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 172 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - IOPR24.v line 174 Reference to vector wire 'D' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - IOPR24.v line 174 Illegal left hand side of nonblocking assignment
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
WARNING:Xst:863 - IOPR24.v line 24: Name conflict (<SynClk> and <SYNCLK>, renaming SynClk as synclk_rnm0).
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <SYNCLK> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:1306 - Output <READY> is never assigned.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:1306 - Output <INT> is never assigned.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:653 - Signal <synclk_rnm0> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 24-bit tristate buffer for signal <LAD<23:0>>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  24 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 102
  1-bit tristate buffer            : 96
  24-bit tristate buffer           : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_0> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_1> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_2> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_3> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_4> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_5> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_6> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_7> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_8> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_9> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_10> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_11> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_12> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_13> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_14> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_15> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_16> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_17> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_18> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_19> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_20> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_21> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_22> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_23> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_24> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <gledblink_count_25> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      93  out of   2352     3%  
 Number of Slice Flip Flops:           148  out of   4704     3%  
 Number of 4 input LUTs:                94  out of   4704     1%  
 Number of bonded IOBs:                116  out of    144    80%  
 Number of TBUFs:                      144  out of   2352     6%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 148   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.380ns (Maximum Frequency: 135.501MHz)
   Minimum input arrival time before clock: 6.531ns
   Maximum output required time after clock: 13.915ns
   Maximum combinational path delay: 13.606ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:1306 - Output <READY> is never assigned.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:1306 - Output <INT> is never assigned.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 32-bit tristate buffer for signal <LAD>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 79
  1-bit tristate buffer            : 72
  24-bit tristate buffer           : 6
  32-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     109  out of   2352     4%  
 Number of Slice Flip Flops:           177  out of   4704     3%  
 Number of 4 input LUTs:               131  out of   4704     2%  
 Number of bonded IOBs:                116  out of    144    80%  
 Number of TBUFs:                      144  out of   2352     6%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SYNCLK                             | BUFGP                  | 29    |
LClk                               | BUFGP                  | 148   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.380ns (Maximum Frequency: 135.501MHz)
   Minimum input arrival time before clock: 6.531ns
   Maximum output required time after clock: 13.915ns
   Maximum combinational path delay: 13.606ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -i -p
xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "f:/my5i20/iopr24v/IOPR24.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Number of Slice Flip Flops:        91 out of  4,704    1%
  Number of 4 input LUTs:            22 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          59 out of  2,352    2%
    Number of Slices containing only related logic:     59 out of     59  100%
    Number of Slices containing unrelated logic:         0 out of     59    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           50 out of  4,704    1%
      Number used as logic:                        22
      Number used as a route-thru:                 28
   Number of bonded IOBs:           116 out of    140   82%
      IOB Flip Flops:                              86
   Number of Tbufs:                 144 out of  2,464    5%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  2,460
Additional JTAG gate count for IOBs:  5,664
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs           116 out of 140    82%
      Number of LOCed External IOBs    0 out of 116     0%

   Number of SLICEs                   59 out of 2352    2%

   Number of GCLKs                     2 out of 4      50%
   Number of TBUFs                   144 out of 2464    5%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989f9a) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:a7e74c) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 1053 unrouted;       REAL time: 0 secs 

Phase 2: 800 unrouted;       REAL time: 0 secs 

Phase 3: 118 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |  118   |  0.134     |  0.544      |
+----------------------------+----------+--------+------------+-------------+
|      SYNCLK_BUFGP          |  Global  |   15   |  0.000     |  0.540      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  56 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 06 15:47:45 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Instantiation Template".

Compiling source file "IOPR24.v"
tdtfi(verilog) completed successfully.
Completed process "View Verilog Instantiation Template".




Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Instantiation Template".

Compiling source file "IOPR24.v"
tdtfi(verilog) completed successfully.
Completed process "View Verilog Instantiation Template".




Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:1306 - Output <READY> is never assigned.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:1306 - Output <INT> is never assigned.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 32-bit tristate buffer for signal <LAD>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 79
  1-bit tristate buffer            : 72
  24-bit tristate buffer           : 6
  32-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     109  out of   2352     4%  
 Number of Slice Flip Flops:           177  out of   4704     3%  
 Number of 4 input LUTs:               131  out of   4704     2%  
 Number of bonded IOBs:                116  out of    144    80%  
 Number of TBUFs:                      144  out of   2352     6%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SYNCLK                             | BUFGP                  | 29    |
LClk                               | BUFGP                  | 148   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.380ns (Maximum Frequency: 135.501MHz)
   Minimum input arrival time before clock: 6.531ns
   Maximum output required time after clock: 13.915ns
   Maximum combinational path delay: 13.606ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -i -p
xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "f:/my5i20/iopr24v/IOPR24.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Number of Slice Flip Flops:        91 out of  4,704    1%
  Number of 4 input LUTs:            22 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          59 out of  2,352    2%
    Number of Slices containing only related logic:     59 out of     59  100%
    Number of Slices containing unrelated logic:         0 out of     59    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           50 out of  4,704    1%
      Number used as logic:                        22
      Number used as a route-thru:                 28
   Number of bonded IOBs:           116 out of    140   82%
      IOB Flip Flops:                              86
   Number of Tbufs:                 144 out of  2,464    5%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  2,460
Additional JTAG gate count for IOBs:  5,664
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs           116 out of 140    82%
      Number of LOCed External IOBs    0 out of 116     0%

   Number of SLICEs                   59 out of 2352    2%

   Number of GCLKs                     2 out of 4      50%
   Number of TBUFs                   144 out of 2464    5%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989f9a) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:a7e74c) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 1053 unrouted;       REAL time: 0 secs 

Phase 2: 800 unrouted;       REAL time: 0 secs 

Phase 3: 118 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |  118   |  0.134     |  0.544      |
+----------------------------+----------+--------+------------+-------------+
|      SYNCLK_BUFGP          |  Global  |   15   |  0.000     |  0.540      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  56 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 06 15:58:16 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Programming File Generation Report".

Completed process "Programming File Generation Report".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -i -p
xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "f:/my5i20/iopr24v/IOPR24.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Number of Slice Flip Flops:        91 out of  4,704    1%
  Number of 4 input LUTs:            22 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          59 out of  2,352    2%
    Number of Slices containing only related logic:     59 out of     59  100%
    Number of Slices containing unrelated logic:         0 out of     59    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           50 out of  4,704    1%
      Number used as logic:                        22
      Number used as a route-thru:                 28
   Number of bonded IOBs:           116 out of    140   82%
      IOB Flip Flops:                              86
   Number of Tbufs:                 144 out of  2,464    5%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  2,460
Additional JTAG gate count for IOBs:  5,664
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs           116 out of 140    82%
      Number of LOCed External IOBs    0 out of 116     0%

   Number of SLICEs                   59 out of 2352    2%

   Number of GCLKs                     2 out of 4      50%
   Number of TBUFs                   144 out of 2464    5%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989f9a) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:a7e74c) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 1053 unrouted;       REAL time: 0 secs 

Phase 2: 800 unrouted;       REAL time: 0 secs 

Phase 3: 118 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |  118   |  0.134     |  0.544      |
+----------------------------+----------+--------+------------+-------------+
|      SYNCLK_BUFGP          |  Global  |   15   |  0.000     |  0.540      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  56 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 06 16:02:37 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
No errors in compilation
Analysis of file <LEDBLINK.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  29-bit up counter                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

=========================================================================
*                            Final Report                               *
=========================================================================
Completed process "View RTL Schematic".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:1306 - Output <READY> is never assigned.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:1306 - Output <INT> is never assigned.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 32-bit tristate buffer for signal <LAD>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 79
  1-bit tristate buffer            : 72
  24-bit tristate buffer           : 6
  32-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     109  out of   2352     4%  
 Number of Slice Flip Flops:           177  out of   4704     3%  
 Number of 4 input LUTs:               131  out of   4704     2%  
 Number of bonded IOBs:                116  out of    144    80%  
 Number of TBUFs:                      144  out of   2352     6%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SYNCLK                             | BUFGP                  | 29    |
LClk                               | BUFGP                  | 148   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.380ns (Maximum Frequency: 135.501MHz)
   Minimum input arrival time before clock: 6.531ns
   Maximum output required time after clock: 13.915ns
   Maximum combinational path delay: 13.606ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -i -p
xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "f:/my5i20/iopr24v/IOPR24.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Number of Slice Flip Flops:        91 out of  4,704    1%
  Number of 4 input LUTs:            22 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          59 out of  2,352    2%
    Number of Slices containing only related logic:     59 out of     59  100%
    Number of Slices containing unrelated logic:         0 out of     59    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           50 out of  4,704    1%
      Number used as logic:                        22
      Number used as a route-thru:                 28
   Number of bonded IOBs:           116 out of    140   82%
      IOB Flip Flops:                              86
   Number of Tbufs:                 144 out of  2,464    5%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  2,460
Additional JTAG gate count for IOBs:  5,664
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs           116 out of 140    82%
      Number of LOCed External IOBs    0 out of 116     0%

   Number of SLICEs                   59 out of 2352    2%

   Number of GCLKs                     2 out of 4      50%
   Number of TBUFs                   144 out of 2464    5%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989f9a) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:a7e74c) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 1053 unrouted;       REAL time: 0 secs 

Phase 2: 800 unrouted;       REAL time: 0 secs 

Phase 3: 118 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |  118   |  0.134     |  0.544      |
+----------------------------+----------+--------+------------+-------------+
|      SYNCLK_BUFGP          |  Global  |   15   |  0.000     |  0.540      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  56 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 06 16:10:21 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
No errors in compilation
Analysis of file <LEDBLINK.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  29-bit up counter                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <LEDBLINK> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LEDBLINK, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      20  out of   2352     0%  
 Number of Slice Flip Flops:            29  out of   4704     0%  
 Number of 4 input LUTs:                37  out of   4704     0%  
 Number of bonded IOBs:                  8  out of    144     5%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 5.591ns (Maximum Frequency: 178.859MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.543ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc LEDPINS.ucf
-p xc2s200-pq208-6 LEDBLINK.ngc LEDBLINK.ngd 

Reading NGO file "f:/my5i20/iopr24v/LEDBLINK.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "LEDPINS.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38504 kilobytes

Writing NGD file "LEDBLINK.ngd" ...

Writing NGDBUILD log file "LEDBLINK.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc LEDPINS.ucf
-p xc2s200-pq208-6 LEDBLINK.ngc LEDBLINK.ngd 

Reading NGO file "f:/my5i20/iopr24v/LEDBLINK.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "LEDPINS.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'LEDPINS.ucf': Could not find net(s) 'LEDS<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 2 in 'LEDPINS.ucf': Could not find net(s) 'LEDS<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 3 in 'LEDPINS.ucf': Could not find net(s) 'LEDS<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 4 in 'LEDPINS.ucf': Could not find net(s) 'LEDS<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'LEDPINS.ucf': Could not find net(s) 'LEDS<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'LEDPINS.ucf': Could not find net(s) 'LEDS<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'LEDPINS.ucf': Could not find net(s) 'LEDS<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'LEDPINS.ucf': Could not find net(s) 'LEDS<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'LEDPINS.ucf': Could not find net(s) 'SYNCLK' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "LEDPINS.ucf".

Writing NGDBUILD log file "LEDBLINK.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc LEDPINS.ucf
-p xc2s200-pq208-6 LEDBLINK.ngc LEDBLINK.ngd 

Reading NGO file "f:/my5i20/iopr24v/LEDBLINK.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "LEDPINS.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "LEDBLINK.ngd" ...

Writing NGDBUILD log file "LEDBLINK.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        29 out of  4,704    1%
  Number of 4 input LUTs:             1 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          15 out of  2,352    1%
    Number of Slices containing only related logic:     15 out of     15  100%
    Number of Slices containing unrelated logic:         0 out of     15    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           29 out of  4,704    1%
      Number used as logic:                         1
      Number used as a route-thru:                 28
   Number of bonded IOBs:             8 out of    140    5%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  406
Additional JTAG gate count for IOBs:  432
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "LEDBLINK_map.mrp" for details.
Completed process "Map".

Mapping Module LEDBLINK . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o LEDBLINK_map.ncd LEDBLINK.ngd LEDBLINK.pcf
Mapping Module LEDBLINK: DONE



Started process "Place & Route".





Constraints file: LEDBLINK.pcf

Loading device database for application Par from file "LEDBLINK_map.ncd".
   "LEDBLINK" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs             8 out of 140     5%
      Number of LOCed External IOBs    8 out of 8     100%

   Number of SLICEs                   15 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9896ab) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:98ba3d) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file LEDBLINK.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 69 unrouted;       REAL time: 0 secs 

Phase 2: 54 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   15   |  0.000     |  0.548      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file LEDBLINK.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 06 16:18:18 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module LEDBLINK . . .
PAR command line: par -w -intstyle ise -ol std -t 1 LEDBLINK_map.ncd LEDBLINK.ncd LEDBLINK.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:1306 - Output <READY> is never assigned.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:1306 - Output <INT> is never assigned.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 32-bit tristate buffer for signal <LAD>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 79
  1-bit tristate buffer            : 72
  24-bit tristate buffer           : 6
  32-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     109  out of   2352     4%  
 Number of Slice Flip Flops:           177  out of   4704     3%  
 Number of 4 input LUTs:               131  out of   4704     2%  
 Number of bonded IOBs:                116  out of    144    80%  
 Number of TBUFs:                      144  out of   2352     6%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SYNCLK                             | BUFGP                  | 29    |
LClk                               | BUFGP                  | 148   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.380ns (Maximum Frequency: 135.501MHz)
   Minimum input arrival time before clock: 6.531ns
   Maximum output required time after clock: 13.915ns
   Maximum combinational path delay: 13.606ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc
IOPR24_PINS.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "f:/my5i20/iopr24v/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_PINS.ucf" ...
ERROR:NgdBuild:755 - Line 2 in 'IOPR24_PINS.ucf': Could not find net(s) 'INT' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 118 in 'IOPR24_PINS.ucf': Could not find net(s)
   'READY' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "IOPR24_PINS.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc
IOPR24_PINS.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "f:/my5i20/iopr24v/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_PINS.ucf" ...
ERROR:NgdBuild:755 - Line 2 in 'IOPR24_PINS.ucf': Could not find net(s) 'INT' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 118 in 'IOPR24_PINS.ucf': Could not find net(s)
   'READY' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "IOPR24_PINS.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:1306 - Output <READY> is never assigned.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:1306 - Output <INTR> is never assigned.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 32-bit tristate buffer for signal <LAD>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 79
  1-bit tristate buffer            : 72
  24-bit tristate buffer           : 6
  32-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     109  out of   2352     4%  
 Number of Slice Flip Flops:           177  out of   4704     3%  
 Number of 4 input LUTs:               131  out of   4704     2%  
 Number of bonded IOBs:                116  out of    144    80%  
 Number of TBUFs:                      144  out of   2352     6%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SYNCLK                             | BUFGP                  | 29    |
LClk                               | BUFGP                  | 148   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.380ns (Maximum Frequency: 135.501MHz)
   Minimum input arrival time before clock: 6.531ns
   Maximum output required time after clock: 13.915ns
   Maximum combinational path delay: 13.606ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc
IOPR24_PINS.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "f:/my5i20/iopr24v/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_PINS.ucf" ...
ERROR:NgdBuild:755 - Line 2 in 'IOPR24_PINS.ucf': Could not find net(s) 'INTR'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 118 in 'IOPR24_PINS.ucf': Could not find net(s)
   'READY' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "IOPR24_PINS.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting WORD24RB.lso
deleting WORD24RB.syr
deleting WORD24RB.prj
deleting WORD24RB.sprj
deleting WORD24RB.ana
deleting WORD24RB.stx
deleting WORD24RB.cmd_log
deleting WORD24RB.lso
deleting WORD24RB.syr
deleting WORD24RB.prj
deleting WORD24RB.sprj
deleting WORD24RB.ana
deleting WORD24RB.stx
deleting WORD24RB.cmd_log
deleting WORD24RB.lso
deleting WORD24RB.syr
deleting WORD24RB.prj
deleting WORD24RB.sprj
deleting WORD24RB.ana
deleting WORD24RB.stx
deleting WORD24RB.cmd_log
deleting WORD24RB.lso
deleting WORD24RB.syr
deleting WORD24RB.prj
deleting WORD24RB.sprj
deleting WORD24RB.ana
deleting WORD24RB.stx
deleting WORD24RB.cmd_log
deleting WORD24RB.lso
deleting WORD24RB.syr
deleting WORD24RB.prj
deleting WORD24RB.sprj
deleting WORD24RB.ana
deleting WORD24RB.stx
deleting WORD24RB.cmd_log
deleting WORD24RB.ngc
deleting WORD24RB.ngr
deleting WORD24RB.lso
deleting WORD24RB.syr
deleting WORD24RB.prj
deleting WORD24RB.sprj
deleting WORD24RB.ana
deleting WORD24RB.stx
deleting WORD24RB.cmd_log
deleting WORD24RB.ngc
deleting WORD24RB.ngr
deleting WORDPR24.lso
deleting WORDPR24.syr
deleting WORDPR24.prj
deleting WORDPR24.sprj
deleting WORDPR24.ana
deleting WORDPR24.stx
deleting WORDPR24.cmd_log
deleting WORDPR24.lso
deleting WORDPR24.syr
deleting WORDPR24.prj
deleting WORDPR24.sprj
deleting WORDPR24.ana
deleting WORDPR24.stx
deleting WORDPR24.cmd_log
deleting WORDPR24.lso
deleting WORDPR24.syr
deleting WORDPR24.prj
deleting WORDPR24.sprj
deleting WORDPR24.ana
deleting WORDPR24.stx
deleting WORDPR24.cmd_log
deleting WORDPR24.lso
deleting WORDPR24.syr
deleting WORDPR24.prj
deleting WORDPR24.sprj
deleting WORDPR24.ana
deleting WORDPR24.stx
deleting WORDPR24.cmd_log
deleting WORDPR24.lso
deleting WORDPR24.syr
deleting WORDPR24.prj
deleting WORDPR24.sprj
deleting WORDPR24.ana
deleting WORDPR24.stx
deleting WORDPR24.cmd_log
deleting WORDPR24.lso
deleting WORDPR24.syr
deleting WORDPR24.prj
deleting WORDPR24.sprj
deleting WORDPR24.ana
deleting WORDPR24.stx
deleting WORDPR24.cmd_log
deleting WORDPR24.lso
deleting WORDPR24.syr
deleting WORDPR24.prj
deleting WORDPR24.sprj
deleting WORDPR24.ana
deleting WORDPR24.stx
deleting WORDPR24.cmd_log
deleting WORDPR24.lso
deleting WORDPR24.syr
deleting WORDPR24.prj
deleting WORDPR24.sprj
deleting WORDPR24.ana
deleting WORDPR24.stx
deleting WORDPR24.cmd_log
deleting WORDPR24.ngc
deleting WORDPR24.ngr
deleting WORDPR24.lso
deleting WORDPR24.syr
deleting WORDPR24.prj
deleting WORDPR24.sprj
deleting WORDPR24.ana
deleting WORDPR24.stx
deleting WORDPR24.cmd_log
deleting WORDPR24.ngc
deleting WORDPR24.ngr
deleting LEDBLINK.lso
deleting LEDBLINK.syr
deleting LEDBLINK.prj
deleting LEDBLINK.sprj
deleting LEDBLINK.ana
deleting LEDBLINK.stx
deleting LEDBLINK.cmd_log
deleting LEDBLINK.lso
deleting LEDBLINK.syr
deleting LEDBLINK.prj
deleting LEDBLINK.sprj
deleting LEDBLINK.ana
deleting LEDBLINK.stx
deleting LEDBLINK.cmd_log
deleting LEDBLINK.lso
deleting LEDBLINK.syr
deleting LEDBLINK.prj
deleting LEDBLINK.sprj
deleting LEDBLINK.ana
deleting LEDBLINK.stx
deleting LEDBLINK.cmd_log
deleting LEDBLINK.ngc
deleting LEDBLINK.ngr
deleting LEDBLINK.tfi
deleting __projnav/v2tfi.err
deleting WORDPR24.tfi
deleting __projnav/v2tfi.err
deleting WORD24RB.tfi
deleting __projnav/v2tfi.err
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting IOPR24.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting IOPR24.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\iopr24v/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting .untf
deleting IOPR24.cmd_log
deleting IOPR24_map.ncd
deleting IOPR24.ngm
deleting IOPR24.pcf
deleting IOPR24.nc1
deleting IOPR24.mrp
deleting IOPR24_map.mrp
deleting IOPR24.mdf
deleting __projnav/map.log
deleting IOPR24.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting IOPR24.twr
deleting IOPR24.twx
deleting IOPR24.tsi
deleting IOPR24.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting IOPR24.ncd
deleting IOPR24.par
deleting IOPR24.pad
deleting IOPR24_pad.txt
deleting IOPR24_pad.csv
deleting IOPR24.pad_txt
deleting IOPR24.dly
deleting reportgen.log
deleting IOPR24.xpi
ERROR: error deleting "IOPR24.xpi": permission denied
deleting IOPR24.grf
deleting IOPR24.itr
deleting IOPR24_last_par.ncd
deleting __projnav/par.log
deleting IOPR24.placed_ncd_tracker
deleting IOPR24.routed_ncd_tracker
deleting IOPR24.cmd_log
deleting __projnav/IOPR24_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting IOPR24.ut
deleting IOPR24.bgn
deleting IOPR24.rbt
deleting IOPR24.ll
deleting IOPR24.msk
deleting IOPR24.drc
deleting IOPR24.nky
deleting IOPR24.bit
deleting IOPR24.bin
deleting IOPR24.isc
deleting IOPR24.cmd_log
deleting IOPR24.tfi
deleting __projnav/v2tfi.err
deleting IOPR24.tfi
deleting __projnav/v2tfi.err
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting IOPR24.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\iopr24v/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting .untf
deleting IOPR24.cmd_log
deleting IOPR24_map.ncd
deleting IOPR24.ngm
deleting IOPR24.pcf
deleting IOPR24.nc1
deleting IOPR24.mrp
deleting IOPR24_map.mrp
deleting IOPR24.mdf
deleting __projnav/map.log
deleting IOPR24.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting IOPR24.twr
deleting IOPR24.twx
deleting IOPR24.tsi
deleting IOPR24.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting IOPR24.ncd
deleting IOPR24.par
deleting IOPR24.pad
deleting IOPR24_pad.txt
deleting IOPR24_pad.csv
deleting IOPR24.pad_txt
deleting IOPR24.dly
deleting reportgen.log
deleting IOPR24.xpi
ERROR: error deleting "IOPR24.xpi": permission denied
deleting IOPR24.grf
deleting IOPR24.itr
deleting IOPR24_last_par.ncd
deleting __projnav/par.log
deleting IOPR24.placed_ncd_tracker
deleting IOPR24.routed_ncd_tracker
deleting IOPR24.cmd_log
deleting __projnav/IOPR24_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting IOPR24.ut
deleting IOPR24.bgn
deleting IOPR24.rbt
deleting IOPR24.ll
deleting IOPR24.msk
deleting IOPR24.drc
deleting IOPR24.nky
deleting IOPR24.bit
deleting IOPR24.bin
deleting IOPR24.isc
deleting IOPR24.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\iopr24v/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting .untf
deleting IOPR24.cmd_log
deleting IOPR24_map.ncd
deleting IOPR24.ngm
deleting IOPR24.pcf
deleting IOPR24.nc1
deleting IOPR24.mrp
deleting IOPR24_map.mrp
deleting IOPR24.mdf
deleting __projnav/map.log
deleting IOPR24.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting IOPR24.twr
deleting IOPR24.twx
deleting IOPR24.tsi
deleting IOPR24.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting IOPR24.ncd
deleting IOPR24.par
deleting IOPR24.pad
deleting IOPR24_pad.txt
deleting IOPR24_pad.csv
deleting IOPR24.pad_txt
deleting IOPR24.dly
deleting reportgen.log
deleting IOPR24.xpi
ERROR: error deleting "IOPR24.xpi": permission denied
deleting IOPR24.grf
deleting IOPR24.itr
deleting IOPR24_last_par.ncd
deleting __projnav/par.log
deleting IOPR24.placed_ncd_tracker
deleting IOPR24.routed_ncd_tracker
deleting IOPR24.cmd_log
deleting __projnav/IOPR24_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting IOPR24.ut
deleting IOPR24.bgn
deleting IOPR24.rbt
deleting IOPR24.ll
deleting IOPR24.msk
deleting IOPR24.drc
deleting IOPR24.nky
deleting IOPR24.bit
deleting IOPR24.bin
deleting IOPR24.isc
deleting IOPR24.cmd_log
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting LEDBLINK.lso
deleting LEDBLINK.syr
deleting LEDBLINK.prj
deleting LEDBLINK.sprj
deleting LEDBLINK.ana
deleting LEDBLINK.stx
deleting LEDBLINK.cmd_log
deleting LEDBLINK.ngc
deleting LEDBLINK.ngr
deleting LEDBLINK.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting IOPR24.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\iopr24v/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting .untf
deleting IOPR24.cmd_log
deleting IOPR24_map.ncd
deleting IOPR24.ngm
deleting IOPR24.pcf
deleting IOPR24.nc1
deleting IOPR24.mrp
deleting IOPR24_map.mrp
deleting IOPR24.mdf
deleting __projnav/map.log
deleting IOPR24.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting IOPR24.twr
deleting IOPR24.twx
deleting IOPR24.tsi
deleting IOPR24.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting IOPR24.ncd
deleting IOPR24.par
deleting IOPR24.pad
deleting IOPR24_pad.txt
deleting IOPR24_pad.csv
deleting IOPR24.pad_txt
deleting IOPR24.dly
deleting reportgen.log
deleting IOPR24.xpi
ERROR: error deleting "IOPR24.xpi": permission denied
deleting IOPR24.grf
deleting IOPR24.itr
deleting IOPR24_last_par.ncd
deleting __projnav/par.log
deleting IOPR24.placed_ncd_tracker
deleting IOPR24.routed_ncd_tracker
deleting IOPR24.cmd_log
deleting __projnav/IOPR24_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting IOPR24.ut
deleting IOPR24.bgn
deleting IOPR24.rbt
deleting IOPR24.ll
deleting IOPR24.msk
deleting IOPR24.drc
deleting IOPR24.nky
deleting IOPR24.bit
deleting IOPR24.bin
deleting IOPR24.isc
deleting IOPR24.cmd_log
deleting LEDBLINK.syr
deleting LEDBLINK.prj
deleting LEDBLINK.sprj
deleting LEDBLINK.ana
deleting LEDBLINK.stx
deleting LEDBLINK.cmd_log
deleting LEDBLINK.ngc
deleting LEDBLINK.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\iopr24v/_ngo
deleting LEDBLINK.ngd
deleting LEDBLINK_ngdbuild.nav
deleting LEDBLINK.bld
deleting LEDPINS.ucf.untf
deleting LEDBLINK.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\iopr24v/_ngo
deleting LEDBLINK.ngd
deleting LEDBLINK_ngdbuild.nav
deleting LEDBLINK.bld
deleting LEDPINS.ucf.untf
deleting LEDBLINK.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\iopr24v/_ngo
deleting LEDBLINK.ngd
deleting LEDBLINK_ngdbuild.nav
deleting LEDBLINK.bld
deleting LEDPINS.ucf.untf
deleting LEDBLINK.cmd_log
deleting LEDBLINK_map.ncd
deleting LEDBLINK.ngm
deleting LEDBLINK.pcf
deleting LEDBLINK.nc1
deleting LEDBLINK.mrp
deleting LEDBLINK_map.mrp
deleting LEDBLINK.mdf
deleting __projnav/map.log
deleting LEDBLINK.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting LEDBLINK.twr
deleting LEDBLINK.twx
deleting LEDBLINK.tsi
deleting LEDBLINK.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting LEDBLINK.ncd
deleting LEDBLINK.par
deleting LEDBLINK.pad
deleting LEDBLINK_pad.txt
deleting LEDBLINK_pad.csv
deleting LEDBLINK.pad_txt
deleting LEDBLINK.dly
deleting reportgen.log
deleting LEDBLINK.xpi
ERROR: error deleting "LEDBLINK.xpi": permission denied
deleting LEDBLINK.grf
deleting LEDBLINK.itr
deleting LEDBLINK_last_par.ncd
deleting __projnav/par.log
deleting LEDBLINK.placed_ncd_tracker
deleting LEDBLINK.routed_ncd_tracker
deleting LEDBLINK.cmd_log
deleting __projnav/LEDBLINK_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting LEDBLINK.ut
deleting LEDBLINK.bgn
deleting LEDBLINK.rbt
deleting LEDBLINK.ll
deleting LEDBLINK.msk
deleting LEDBLINK.drc
deleting LEDBLINK.nky
deleting LEDBLINK.bit
deleting LEDBLINK.bin
deleting LEDBLINK.isc
deleting LEDBLINK.cmd_log
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting IOPR24.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\iopr24v/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting IOPR24_PINS.ucf.untf
deleting IOPR24.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\iopr24v/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting IOPR24_PINS.ucf.untf
deleting IOPR24.cmd_log
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting LEDBLINK.ngc
deleting WORDPR24.ngc
deleting WORD24RB.ngc
deleting IOPR24.ngc
deleting LEDBLINK.ngr
deleting WORDPR24.ngr
deleting WORD24RB.ngr
deleting IOPR24.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\iopr24v/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting IOPR24_PINS.ucf.untf
deleting IOPR24.cmd_log
deleting WORD24RB.prj
deleting WORD24RB.prj
deleting __projnav/WORD24RB.xst
deleting ./xst
deleting WORD24RB.prj
deleting WORD24RB.prj
deleting __projnav/WORD24RB.xst
deleting ./xst
deleting WORD24RB.prj
deleting WORD24RB.prj
deleting __projnav/WORD24RB.xst
deleting ./xst
deleting WORD24RB.prj
deleting WORD24RB.prj
deleting __projnav/WORD24RB.xst
deleting ./xst
deleting WORD24RB.prj
deleting WORD24RB.prj
deleting __projnav/WORD24RB.xst
deleting ./xst
deleting WORD24RB.prj
deleting WORD24RB.prj
deleting __projnav/WORD24RB.xst
deleting ./xst
deleting WORDPR24.prj
deleting WORDPR24.prj
deleting __projnav/WORDPR24.xst
deleting ./xst
deleting WORDPR24.prj
deleting WORDPR24.prj
deleting __projnav/WORDPR24.xst
deleting ./xst
deleting WORDPR24.prj
deleting WORDPR24.prj
deleting __projnav/WORDPR24.xst
deleting ./xst
deleting WORDPR24.prj
deleting WORDPR24.prj
deleting __projnav/WORDPR24.xst
deleting ./xst
deleting WORDPR24.prj
deleting WORDPR24.prj
deleting __projnav/WORDPR24.xst
deleting ./xst
deleting WORDPR24.prj
deleting WORDPR24.prj
deleting __projnav/WORDPR24.xst
deleting ./xst
deleting WORDPR24.prj
deleting WORDPR24.prj
deleting __projnav/WORDPR24.xst
deleting ./xst
deleting WORDPR24.prj
deleting WORDPR24.prj
deleting __projnav/WORDPR24.xst
deleting ./xst
deleting WORDPR24.prj
deleting WORDPR24.prj
deleting __projnav/WORDPR24.xst
deleting ./xst
deleting LEDBLINK.prj
deleting LEDBLINK.prj
deleting __projnav/LEDBLINK.xst
deleting ./xst
deleting LEDBLINK.prj
deleting LEDBLINK.prj
deleting __projnav/LEDBLINK.xst
deleting ./xst
deleting LEDBLINK.prj
deleting LEDBLINK.prj
deleting __projnav/LEDBLINK.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting LEDBLINK.prj
deleting LEDBLINK.prj
deleting __projnav/LEDBLINK.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting LEDBLINK.prj
deleting __projnav/LEDBLINK.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting __projnav/IOPR24V.gfl
deleting __projnav/IOPR24V_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:1306 - Output <READY> is never assigned.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:1306 - Output <INTR> is never assigned.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 32-bit tristate buffer for signal <LAD>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 79
  1-bit tristate buffer            : 72
  24-bit tristate buffer           : 6
  32-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     109  out of   2352     4%  
 Number of Slice Flip Flops:           177  out of   4704     3%  
 Number of 4 input LUTs:               131  out of   4704     2%  
 Number of bonded IOBs:                116  out of    144    80%  
 Number of TBUFs:                      144  out of   2352     6%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SYNCLK                             | BUFGP                  | 29    |
LClk                               | BUFGP                  | 148   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.380ns (Maximum Frequency: 135.501MHz)
   Minimum input arrival time before clock: 6.531ns
   Maximum output required time after clock: 13.915ns
   Maximum combinational path delay: 13.606ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc
IOPR24_PINS.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "f:/my5i20/iopr24v/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_PINS.ucf" ...
ERROR:NgdBuild:755 - Line 2 in 'IOPR24_PINS.ucf': Could not find net(s) 'INTR'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 118 in 'IOPR24_PINS.ucf': Could not find net(s)
   'READY' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "IOPR24_PINS.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc
IOPR24_PINS.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "f:/my5i20/iopr24v/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_PINS.ucf" ...
ERROR:NgdBuild:755 - Line 2 in 'IOPR24_PINS.ucf': Could not find net(s) 'INTR'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 118 in 'IOPR24_PINS.ucf': Could not find net(s)
   'READY' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "IOPR24_PINS.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc
IOPR24_PINS.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/IOPR24V/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_PINS.ucf" ...
ERROR:NgdBuild:755 - Line 3 in 'IOPR24_PINS.ucf': Could not find net(s) 'INTR'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 119 in 'IOPR24_PINS.ucf': Could not find net(s)
   'READY' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "IOPR24_PINS.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:1306 - Output <READY> is never assigned.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 32-bit tristate buffer for signal <LAD>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 79
  1-bit tristate buffer            : 72
  24-bit tristate buffer           : 6
  32-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     109  out of   2352     4%  
 Number of Slice Flip Flops:           177  out of   4704     3%  
 Number of 4 input LUTs:               131  out of   4704     2%  
 Number of bonded IOBs:                116  out of    144    80%  
 Number of TBUFs:                      144  out of   2352     6%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SYNCLK                             | BUFGP                  | 29    |
LClk                               | BUFGP                  | 148   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.380ns (Maximum Frequency: 135.501MHz)
   Minimum input arrival time before clock: 6.531ns
   Maximum output required time after clock: 13.915ns
   Maximum combinational path delay: 13.606ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc
IOPR24_PINS.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/IOPR24V/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_PINS.ucf" ...
ERROR:NgdBuild:755 - Line 119 in 'IOPR24_PINS.ucf': Could not find net(s)
   'READY' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "IOPR24_PINS.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 32-bit tristate buffer for signal <LAD>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 79
  1-bit tristate buffer            : 72
  24-bit tristate buffer           : 6
  32-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     109  out of   2352     4%  
 Number of Slice Flip Flops:           177  out of   4704     3%  
 Number of 4 input LUTs:               131  out of   4704     2%  
 Number of bonded IOBs:                116  out of    144    80%  
 Number of TBUFs:                      144  out of   2352     6%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SYNCLK                             | BUFGP                  | 29    |
LClk                               | BUFGP                  | 148   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.380ns (Maximum Frequency: 135.501MHz)
   Minimum input arrival time before clock: 6.531ns
   Maximum output required time after clock: 13.915ns
   Maximum combinational path delay: 13.606ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc
IOPR24_PINS.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/IOPR24V/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_PINS.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41576 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Number of Slice Flip Flops:        91 out of  4,704    1%
  Number of 4 input LUTs:            22 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          59 out of  2,352    2%
    Number of Slices containing only related logic:     59 out of     59  100%
    Number of Slices containing unrelated logic:         0 out of     59    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           50 out of  4,704    1%
      Number used as logic:                        22
      Number used as a route-thru:                 28
   Number of bonded IOBs:           116 out of    140   82%
      IOB Flip Flops:                              86
   Number of Tbufs:                 144 out of  2,464    5%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  2,460
Additional JTAG gate count for IOBs:  5,664
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs           116 out of 140    82%
      Number of LOCed External IOBs  116 out of 116   100%

   Number of SLICEs                   59 out of 2352    2%

   Number of GCLKs                     2 out of 4      50%
   Number of TBUFs                   144 out of 2464    5%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989f9a) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..
Phase 5.8 (Checksum:a8d1ac) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 1053 unrouted;       REAL time: 0 secs 

Phase 2: 800 unrouted;       REAL time: 0 secs 

Phase 3: 159 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |  118   |  0.134     |  0.566      |
+----------------------------+----------+--------+------------+-------------+
|      SYNCLK_BUFGP          |  Global  |   15   |  0.000     |  0.548      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  56 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 06 16:31:38 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 32-bit tristate buffer for signal <LAD>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 79
  1-bit tristate buffer            : 72
  24-bit tristate buffer           : 6
  32-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_25> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_27> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_26> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_28> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     107  out of   2352     4%  
 Number of Slice Flip Flops:           173  out of   4704     3%  
 Number of 4 input LUTs:               123  out of   4704     2%  
 Number of bonded IOBs:                116  out of    144    80%  
 Number of TBUFs:                      144  out of   2352     6%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 148   |
SYNCLK                             | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.380ns (Maximum Frequency: 135.501MHz)
   Minimum input arrival time before clock: 6.531ns
   Maximum output required time after clock: 13.915ns
   Maximum combinational path delay: 13.606ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -i -p
xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/IOPR24V/IOPR24.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Number of Slice Flip Flops:        87 out of  4,704    1%
  Number of 4 input LUTs:            22 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          57 out of  2,352    2%
    Number of Slices containing only related logic:     57 out of     57  100%
    Number of Slices containing unrelated logic:         0 out of     57    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           46 out of  4,704    1%
      Number used as logic:                        22
      Number used as a route-thru:                 24
   Number of bonded IOBs:           116 out of    140   82%
      IOB Flip Flops:                              86
   Number of Tbufs:                 144 out of  2,464    5%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  2,404
Additional JTAG gate count for IOBs:  5,664
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs           116 out of 140    82%
      Number of LOCed External IOBs    0 out of 116     0%

   Number of SLICEs                   57 out of 2352    2%

   Number of GCLKs                     2 out of 4      50%
   Number of TBUFs                   144 out of 2464    5%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989f9a) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:a75f11) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 1041 unrouted;       REAL time: 0 secs 

Phase 2: 790 unrouted;       REAL time: 0 secs 

Phase 3: 108 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |  118   |  0.134     |  0.544      |
+----------------------------+----------+--------+------------+-------------+
|      SYNCLK_BUFGP          |  Global  |   13   |  0.000     |  0.535      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  56 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 06 16:35:38 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc
IOPR24_PINS.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/IOPR24V/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_PINS.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41576 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Number of Slice Flip Flops:        87 out of  4,704    1%
  Number of 4 input LUTs:            22 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          57 out of  2,352    2%
    Number of Slices containing only related logic:     57 out of     57  100%
    Number of Slices containing unrelated logic:         0 out of     57    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           46 out of  4,704    1%
      Number used as logic:                        22
      Number used as a route-thru:                 24
   Number of bonded IOBs:           116 out of    140   82%
      IOB Flip Flops:                              86
   Number of Tbufs:                 144 out of  2,464    5%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  2,404
Additional JTAG gate count for IOBs:  5,664
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs           116 out of 140    82%
      Number of LOCed External IOBs  116 out of 116   100%

   Number of SLICEs                   57 out of 2352    2%

   Number of GCLKs                     2 out of 4      50%
   Number of TBUFs                   144 out of 2464    5%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989f9a) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..
Phase 5.8 (Checksum:a8ada3) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 1041 unrouted;       REAL time: 0 secs 

Phase 2: 790 unrouted;       REAL time: 0 secs 

Phase 3: 152 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |  118   |  0.134     |  0.566      |
+----------------------------+----------+--------+------------+-------------+
|      SYNCLK_BUFGP          |  Global  |   13   |  0.000     |  0.550      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  56 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 06 16:36:37 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:1306 - Output <READY> is never assigned.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:1306 - Output <INT> is never assigned.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 32-bit tristate buffer for signal <LAD>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 79
  1-bit tristate buffer            : 72
  24-bit tristate buffer           : 6
  32-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_25> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_27> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_26> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_28> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     107  out of   2352     4%  
 Number of Slice Flip Flops:           173  out of   4704     3%  
 Number of 4 input LUTs:               123  out of   4704     2%  
 Number of bonded IOBs:                116  out of    144    80%  
 Number of TBUFs:                      144  out of   2352     6%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 148   |
SYNCLK                             | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.380ns (Maximum Frequency: 135.501MHz)
   Minimum input arrival time before clock: 6.531ns
   Maximum output required time after clock: 13.915ns
   Maximum combinational path delay: 13.606ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc
IOPR24_PINS.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/IOPR24V/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_PINS.ucf" ...
ERROR:NgdBuild:755 - Line 3 in 'IOPR24_PINS.ucf': Could not find net(s) 'INT' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 119 in 'IOPR24_PINS.ucf': Could not find net(s)
   'READY' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "IOPR24_PINS.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:1306 - Output <READY> is never assigned.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:1306 - Output <INT> is never assigned.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 32-bit tristate buffer for signal <LAD>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 79
  1-bit tristate buffer            : 72
  24-bit tristate buffer           : 6
  32-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_25> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_27> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_26> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_28> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     107  out of   2352     4%  
 Number of Slice Flip Flops:           173  out of   4704     3%  
 Number of 4 input LUTs:               123  out of   4704     2%  
 Number of bonded IOBs:                116  out of    144    80%  
 Number of TBUFs:                      144  out of   2352     6%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 148   |
SYNCLK                             | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.380ns (Maximum Frequency: 135.501MHz)
   Minimum input arrival time before clock: 6.531ns
   Maximum output required time after clock: 13.915ns
   Maximum combinational path delay: 13.606ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc
IOPR24_PINS.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/IOPR24V/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_PINS.ucf" ...
ERROR:NgdBuild:755 - Line 3 in 'IOPR24_PINS.ucf': Could not find net(s) 'INT' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 119 in 'IOPR24_PINS.ucf': Could not find net(s)
   'READY' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "IOPR24_PINS.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc
IOPR24_PINS.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/IOPR24V/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_PINS.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41576 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Number of Slice Flip Flops:        87 out of  4,704    1%
  Number of 4 input LUTs:            22 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          57 out of  2,352    2%
    Number of Slices containing only related logic:     57 out of     57  100%
    Number of Slices containing unrelated logic:         0 out of     57    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           46 out of  4,704    1%
      Number used as logic:                        22
      Number used as a route-thru:                 24
   Number of bonded IOBs:           116 out of    140   82%
      IOB Flip Flops:                              86
   Number of Tbufs:                 144 out of  2,464    5%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  2,404
Additional JTAG gate count for IOBs:  5,664
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs           116 out of 140    82%
      Number of LOCed External IOBs  116 out of 116   100%

   Number of SLICEs                   57 out of 2352    2%

   Number of GCLKs                     2 out of 4      50%
   Number of TBUFs                   144 out of 2464    5%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989f9a) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..
Phase 5.8 (Checksum:a8ada3) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 1041 unrouted;       REAL time: 0 secs 

Phase 2: 790 unrouted;       REAL time: 0 secs 

Phase 3: 152 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |  118   |  0.134     |  0.566      |
+----------------------------+----------+--------+------------+-------------+
|      SYNCLK_BUFGP          |  Global  |   13   |  0.000     |  0.550      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  56 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 06 16:41:29 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc
IOPR24_ORG.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/IOPR24V/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_ORG.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 42600 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Number of Slice Flip Flops:        87 out of  4,704    1%
  Number of 4 input LUTs:            22 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          57 out of  2,352    2%
    Number of Slices containing only related logic:     57 out of     57  100%
    Number of Slices containing unrelated logic:         0 out of     57    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           46 out of  4,704    1%
      Number used as logic:                        22
      Number used as a route-thru:                 24
   Number of bonded IOBs:           116 out of    140   82%
      IOB Flip Flops:                              86
   Number of Tbufs:                 144 out of  2,464    5%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  2,404
Additional JTAG gate count for IOBs:  5,664
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs           116 out of 140    82%
      Number of LOCed External IOBs  116 out of 116   100%

   Number of SLICEs                   57 out of 2352    2%

   Number of GCLKs                     2 out of 4      50%
   Number of TBUFs                   144 out of 2464    5%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:989f9a) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..
.
..
Phase 5.8 (Checksum:a91685) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1041 unrouted;       REAL time: 0 secs 

Phase 2: 790 unrouted;       REAL time: 0 secs 

Phase 3: 131 unrouted;       REAL time: 2 secs 

Phase 4: 131 unrouted; (0)      REAL time: 2 secs 

Phase 5: 131 unrouted; (0)      REAL time: 2 secs 

Phase 6: 131 unrouted; (0)      REAL time: 2 secs 

Phase 7: 0 unrouted; (0)      REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 2 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |  118   |  0.134     |  0.566      |
+----------------------------+----------+--------+------------+-------------+
|      SYNCLK_BUFGP          |  Global  |   13   |  0.000     |  0.550      |
+----------------------------+----------+--------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_LClk = PERIOD TIMEGRP "LClk"  15 nS    | 15.000ns   | 10.819ns   | 1    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  TS_SYNCLK = PERIOD TIMEGRP "SYNCLK"  20 n | 20.000ns   | 5.113ns    | 13   
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_P2P = MAXDELAY FROM TIMEGRP "PADS" TO  | 25.000ns   | 19.517ns   | 5    
  TIMEGRP "PADS" 25 nS                      |            |            |      
--------------------------------------------------------------------------------
  OFFSET = OUT 20 nS  AFTER COMP "LClk"     | 20.000ns   | 18.691ns   | 4    
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  62 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 06 16:44:19 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:1306 - Output <READY> is never assigned.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:1306 - Output <INT> is never assigned.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 32-bit tristate buffer for signal <LAD>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 79
  1-bit tristate buffer            : 72
  24-bit tristate buffer           : 6
  32-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_25> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_26> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_27> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_28> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     107  out of   2352     4%  
 Number of Slice Flip Flops:           173  out of   4704     3%  
 Number of 4 input LUTs:               123  out of   4704     2%  
 Number of bonded IOBs:                116  out of    144    80%  
 Number of TBUFs:                      144  out of   2352     6%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 148   |
SYNCLK                             | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.380ns (Maximum Frequency: 135.501MHz)
   Minimum input arrival time before clock: 6.531ns
   Maximum output required time after clock: 13.915ns
   Maximum combinational path delay: 13.606ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\iopr24v/_ngo -uc
IOPR24_ORG.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/IOPR24V/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_ORG.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 42600 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Number of Slice Flip Flops:        87 out of  4,704    1%
  Number of 4 input LUTs:            22 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          57 out of  2,352    2%
    Number of Slices containing only related logic:     57 out of     57  100%
    Number of Slices containing unrelated logic:         0 out of     57    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           46 out of  4,704    1%
      Number used as logic:                        22
      Number used as a route-thru:                 24
   Number of bonded IOBs:           116 out of    140   82%
      IOB Flip Flops:                              86
   Number of Tbufs:                 144 out of  2,464    5%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  2,404
Additional JTAG gate count for IOBs:  5,664
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs           116 out of 140    82%
      Number of LOCed External IOBs  116 out of 116   100%

   Number of SLICEs                   57 out of 2352    2%

   Number of GCLKs                     2 out of 4      50%
   Number of TBUFs                   144 out of 2464    5%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:989f9a) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..
.
..
Phase 5.8 (Checksum:a91847) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1041 unrouted;       REAL time: 2 secs 

Phase 2: 790 unrouted;       REAL time: 2 secs 

Phase 3: 137 unrouted;       REAL time: 2 secs 

Phase 4: 137 unrouted; (0)      REAL time: 3 secs 

Phase 5: 137 unrouted; (0)      REAL time: 3 secs 

Phase 6: 137 unrouted; (0)      REAL time: 3 secs 

Phase 7: 0 unrouted; (0)      REAL time: 3 secs 

Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 2 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |  118   |  0.134     |  0.566      |
+----------------------------+----------+--------+------------+-------------+
|      SYNCLK_BUFGP          |  Global  |   13   |  0.000     |  0.550      |
+----------------------------+----------+--------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_LClk = PERIOD TIMEGRP "LClk"  15 nS    | 15.000ns   | 11.109ns   | 1    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  TS_SYNCLK = PERIOD TIMEGRP "SYNCLK"  20 n | 20.000ns   | 5.113ns    | 13   
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_P2P = MAXDELAY FROM TIMEGRP "PADS" TO  | 25.000ns   | 19.426ns   | 5    
  TIMEGRP "PADS" 25 nS                      |            |            |      
--------------------------------------------------------------------------------
  OFFSET = OUT 20 nS  AFTER COMP "LClk"     | 20.000ns   | 18.600ns   | 4    
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  62 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 06 16:45:17 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
No errors in compilation
Analysis of file <WORD24RB.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
  24-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

=========================================================================
*                            Final Report                               *
=========================================================================
Completed process "View RTL Schematic".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
No errors in compilation
Analysis of file <WORDPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  24-bit register                  : 2
# Tristates                        : 25
  1-bit tristate buffer            : 24
  24-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

=========================================================================
*                            Final Report                               *
=========================================================================
Completed process "View RTL Schematic".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:1306 - Output <READY> is never assigned.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:1306 - Output <INT> is never assigned.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 32-bit tristate buffer for signal <LAD>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 79
  1-bit tristate buffer            : 72
  24-bit tristate buffer           : 6
  32-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.

=========================================================================
*                            Final Report                               *
=========================================================================
Completed process "View RTL Schematic".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:1306 - Output <READY> is never assigned.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:1306 - Output <INT> is never assigned.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 32-bit tristate buffer for signal <LAD>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 79
  1-bit tristate buffer            : 72
  24-bit tristate buffer           : 6
  32-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_25> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_26> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_27> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_28> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     107  out of   2352     4%  
 Number of Slice Flip Flops:           173  out of   4704     3%  
 Number of 4 input LUTs:               123  out of   4704     2%  
 Number of bonded IOBs:                116  out of    144    80%  
 Number of TBUFs:                      144  out of   2352     6%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 148   |
SYNCLK                             | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.380ns (Maximum Frequency: 135.501MHz)
   Minimum input arrival time before clock: 6.531ns
   Maximum output required time after clock: 13.915ns
   Maximum combinational path delay: 13.606ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\pcicard\my5i20\iopr24v/_ngo -uc
IOPR24_ORG.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/PCICard/My5i20/IOPR24V/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_ORG.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 42600 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Number of Slice Flip Flops:        87 out of  4,704    1%
  Number of 4 input LUTs:            22 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          57 out of  2,352    2%
    Number of Slices containing only related logic:     57 out of     57  100%
    Number of Slices containing unrelated logic:         0 out of     57    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           46 out of  4,704    1%
      Number used as logic:                        22
      Number used as a route-thru:                 24
   Number of bonded IOBs:           116 out of    140   82%
      IOB Flip Flops:                              86
   Number of Tbufs:                 144 out of  2,464    5%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  2,404
Additional JTAG gate count for IOBs:  5,664
Peak Memory Usage:  65 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs           116 out of 140    82%
      Number of LOCed External IOBs  116 out of 116   100%

   Number of SLICEs                   57 out of 2352    2%

   Number of GCLKs                     2 out of 4      50%
   Number of TBUFs                   144 out of 2464    5%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:989f9a) REAL time: 2 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
..
.
..
Phase 5.8 (Checksum:a91847) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1041 unrouted;       REAL time: 2 secs 

Phase 2: 790 unrouted;       REAL time: 2 secs 

Phase 3: 137 unrouted;       REAL time: 3 secs 

Phase 4: 137 unrouted; (0)      REAL time: 3 secs 

Phase 5: 137 unrouted; (0)      REAL time: 3 secs 

Phase 6: 137 unrouted; (0)      REAL time: 3 secs 

Phase 7: 0 unrouted; (0)      REAL time: 3 secs 

Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 2 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |  118   |  0.134     |  0.566      |
+----------------------------+----------+--------+------------+-------------+
|      SYNCLK_BUFGP          |  Global  |   13   |  0.000     |  0.550      |
+----------------------------+----------+--------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_LClk = PERIOD TIMEGRP "LClk"  15 nS    | 15.000ns   | 11.109ns   | 1    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  TS_SYNCLK = PERIOD TIMEGRP "SYNCLK"  20 n | 20.000ns   | 5.113ns    | 13   
  S   HIGH 50.000000 %                      |            |            |      
--------------------------------------------------------------------------------
  TS_P2P = MAXDELAY FROM TIMEGRP "PADS" TO  | 25.000ns   | 19.426ns   | 5    
  TIMEGRP "PADS" 25 nS                      |            |            |      
--------------------------------------------------------------------------------
  OFFSET = OUT 20 nS  AFTER COMP "LClk"     | 20.000ns   | 18.600ns   | 4    
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  62 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri May 10 17:27:12 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".


