Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: ClkDiv.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ClkDiv.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ClkDiv"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ClkDiv
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\faridasoliman.AUC\Downloads\DSP1\DSP\ipcore_dir\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\faridasoliman.AUC\Downloads\DSP1\DSP\ipcore_dir\clk_div\example_design\clk_div_exdes.v" into library work
Parsing module <clk_div_exdes>.
Analyzing Verilog file "C:\Users\faridasoliman.AUC\Downloads\DSP1\DSP\ClkDiv.v" into library work
Parsing module <ClkDiv>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ClkDiv>.

Elaborating module <clk_div>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=4,CLKFBOUT_MULT=19,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=29,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=116,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\faridasoliman.AUC\Downloads\DSP1\DSP\ipcore_dir\clk_div.v" Line 121: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\faridasoliman.AUC\Downloads\DSP1\DSP\ipcore_dir\clk_div.v" Line 122: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\faridasoliman.AUC\Downloads\DSP1\DSP\ipcore_dir\clk_div.v" Line 123: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\faridasoliman.AUC\Downloads\DSP1\DSP\ipcore_dir\clk_div.v" Line 124: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\faridasoliman.AUC\Downloads\DSP1\DSP\ipcore_dir\clk_div.v" Line 126: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ClkDiv>.
    Related source file is "C:\Users\faridasoliman.AUC\Downloads\DSP1\DSP\ClkDiv.v".
    Found 7-bit register for signal <lr_cnt>.
    Found 1-bit register for signal <clk_sclk>.
    Found 1-bit register for signal <clk_mclk>.
    Found 7-bit adder for signal <lr_cnt[6]_GND_1_o_add_0_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <ClkDiv> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\faridasoliman.AUC\Downloads\DSP1\DSP\ipcore_dir\clk_div.v".
    Summary:
	no macro.
Unit <clk_div> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Registers                                            : 3
 1-bit register                                        : 2
 7-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ClkDiv>.
The following registers are absorbed into counter <lr_cnt>: 1 register on signal <lr_cnt>.
Unit <ClkDiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 7-bit up counter                                      : 1
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance CD/pll_base_inst in unit CD/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <ClkDiv> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ClkDiv, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ClkDiv.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10
#      INV                         : 3
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 1
#      LUT5                        : 2
#      LUT6                        : 1
# FlipFlops/Latches                : 9
#      FDC                         : 9
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 5
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 3
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               9  out of  18224     0%  
 Number of Slice LUTs:                   10  out of   9112     0%  
    Number used as Logic:                10  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     19
   Number with an unused Flip Flop:      10  out of     19    52%  
   Number with an unused LUT:             9  out of     19    47%  
   Number of fully used LUT-FF pairs:     0  out of     19     0%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    232     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CD/pll_base_inst/CLKOUT1           | BUFG                   | 8     |
CD/pll_base_inst/CLKOUT0           | BUFG                   | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.532ns (Maximum Frequency: 394.929MHz)
   Minimum input arrival time before clock: 2.481ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CD/pll_base_inst/CLKOUT1'
  Clock period: 2.532ns (frequency: 394.929MHz)
  Total number of paths / destination ports: 29 / 8
-------------------------------------------------------------------------
Delay:               2.532ns (Levels of Logic = 2)
  Source:            lr_cnt_4 (FF)
  Destination:       lr_cnt_6 (FF)
  Source Clock:      CD/pll_base_inst/CLKOUT1 rising
  Destination Clock: CD/pll_base_inst/CLKOUT1 rising

  Data Path: lr_cnt_4 to lr_cnt_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.995  lr_cnt_4 (lr_cnt_4)
     LUT5:I0->O            1   0.203   0.580  Mcount_lr_cnt_cy<4>11 (Mcount_lr_cnt_cy<4>)
     LUT3:I2->O            1   0.205   0.000  Mcount_lr_cnt_xor<6>11 (Result<6>)
     FDC:D                     0.102          lr_cnt_6
    ----------------------------------------
    Total                      2.532ns (0.957ns logic, 1.575ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CD/pll_base_inst/CLKOUT0'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            clk_mclk (FF)
  Destination:       clk_mclk (FF)
  Source Clock:      CD/pll_base_inst/CLKOUT0 rising
  Destination Clock: CD/pll_base_inst/CLKOUT0 rising

  Data Path: clk_mclk to clk_mclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  clk_mclk (clk_mclk_OBUF)
     INV:I->O              1   0.206   0.579  clk_mclk_INV_1_o1_INV_0 (clk_mclk_INV_1_o)
     FDC:D                     0.102          clk_mclk
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CD/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.481ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       clk_sclk (FF)
  Destination Clock: CD/pll_base_inst/CLKOUT1 rising

  Data Path: rst to clk_sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.829  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          clk_sclk
    ----------------------------------------
    Total                      2.481ns (1.652ns logic, 0.829ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CD/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.481ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       clk_mclk (FF)
  Destination Clock: CD/pll_base_inst/CLKOUT0 rising

  Data Path: rst to clk_mclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.829  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          clk_mclk
    ----------------------------------------
    Total                      2.481ns (1.652ns logic, 0.829ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CD/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            clk_sclk (FF)
  Destination:       clk_sclk (PAD)
  Source Clock:      CD/pll_base_inst/CLKOUT1 rising

  Data Path: clk_sclk to clk_sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  clk_sclk (clk_sclk_OBUF)
     OBUF:I->O                 2.571          clk_sclk_OBUF (clk_sclk)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CD/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            clk_mclk (FF)
  Destination:       clk_mclk (PAD)
  Source Clock:      CD/pll_base_inst/CLKOUT0 rising

  Data Path: clk_mclk to clk_mclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  clk_mclk (clk_mclk_OBUF)
     OBUF:I->O                 2.571          clk_mclk_OBUF (clk_mclk)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CD/pll_base_inst/CLKOUT0
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
CD/pll_base_inst/CLKOUT0|    1.950|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CD/pll_base_inst/CLKOUT1
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
CD/pll_base_inst/CLKOUT1|    2.532|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.10 secs
 
--> 

Total memory usage is 255364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

