var searchData=
[
  ['pccard_20controller_20functions',['PCCARD Controller functions',['../group__FSMC__Group3.html',1,'']]],
  ['pec_20management_20functions',['PEC management functions',['../group__I2C__Group3.html',1,'']]],
  ['prescaler_20and_20counter_20configuration_20functions',['Prescaler and Counter configuration functions',['../group__IWDG__Group1.html',1,'']]],
  ['par',['PAR',['../structDMA__Stream__TypeDef.html#aef55be3d948c22dd32a97e8d4f8761fd',1,'DMA_Stream_TypeDef']]],
  ['patt2',['PATT2',['../structFSMC__Bank2__TypeDef.html#a9c1bc909ec5ed32df45444488ea6668b',1,'FSMC_Bank2_TypeDef::PATT2()'],['../structFMC__Bank2__3__TypeDef.html#a9c1bc909ec5ed32df45444488ea6668b',1,'FMC_Bank2_3_TypeDef::PATT2()']]],
  ['patt3',['PATT3',['../structFSMC__Bank3__TypeDef.html#aba03fea9c1bb2242d963e29f1b94d25e',1,'FSMC_Bank3_TypeDef::PATT3()'],['../structFMC__Bank2__3__TypeDef.html#aba03fea9c1bb2242d963e29f1b94d25e',1,'FMC_Bank2_3_TypeDef::PATT3()']]],
  ['patt4',['PATT4',['../structFSMC__Bank4__TypeDef.html#a955cad1aab7fb2d5b6e216cb29b5e7e2',1,'FSMC_Bank4_TypeDef::PATT4()'],['../structFMC__Bank4__TypeDef.html#a955cad1aab7fb2d5b6e216cb29b5e7e2',1,'FMC_Bank4_TypeDef::PATT4()']]],
  ['pclk1_5ffrequency',['PCLK1_Frequency',['../structRCC__ClocksTypeDef.html#a9045b24904bde572d479e85c6d2801f6',1,'RCC_ClocksTypeDef']]],
  ['pclk2_5ffrequency',['PCLK2_Frequency',['../structRCC__ClocksTypeDef.html#a45ada83b2d388a60ed994451f260f389',1,'RCC_ClocksTypeDef']]],
  ['pcr2',['PCR2',['../structFSMC__Bank2__TypeDef.html#ab0cb1d704ee64c62ad5be55522a2683a',1,'FSMC_Bank2_TypeDef::PCR2()'],['../structFMC__Bank2__3__TypeDef.html#ab0cb1d704ee64c62ad5be55522a2683a',1,'FMC_Bank2_3_TypeDef::PCR2()']]],
  ['pcr3',['PCR3',['../structFSMC__Bank3__TypeDef.html#a73861fa74b83973fa1b5f92735c042ef',1,'FSMC_Bank3_TypeDef::PCR3()'],['../structFMC__Bank2__3__TypeDef.html#a73861fa74b83973fa1b5f92735c042ef',1,'FMC_Bank2_3_TypeDef::PCR3()']]],
  ['pcr4',['PCR4',['../structFSMC__Bank4__TypeDef.html#a2f02e7acfbd7e549ede84633215eb6a1',1,'FSMC_Bank4_TypeDef::PCR4()'],['../structFMC__Bank4__TypeDef.html#a2f02e7acfbd7e549ede84633215eb6a1',1,'FMC_Bank4_TypeDef::PCR4()']]],
  ['pcr_5feccen_5freset',['PCR_ECCEN_RESET',['../group__FSMC.html#ga5d750aba62d7faea82ce2b133f3ba84e',1,'stm32f4xx_fsmc.c']]],
  ['pcr_5feccen_5fset',['PCR_ECCEN_SET',['../group__FSMC.html#ga77fb3dbb94b45bf205281a3b8c7c57db',1,'stm32f4xx_fsmc.c']]],
  ['pcr_5fmemorytype_5fnand',['PCR_MEMORYTYPE_NAND',['../group__FSMC.html#gaf02a07b484782f398b0684f0f0372f2f',1,'stm32f4xx_fsmc.c']]],
  ['pcr_5fpbken_5freset',['PCR_PBKEN_RESET',['../group__FSMC.html#ga3c5233208c7403c4ab1751912519fb2b',1,'stm32f4xx_fsmc.c']]],
  ['pcr_5fpbken_5fset',['PCR_PBKEN_SET',['../group__FSMC.html#ga99ff48346c662edaacb98c754dbe8ce1',1,'stm32f4xx_fsmc.c']]],
  ['pedo_5fread_5fms',['PEDO_READ_MS',['../group__eMPL.html#ga77888d9bc269c75d63baf58cd000c7d9',1,'main.c']]],
  ['pendsv_5fhandler',['PendSV_Handler',['../stm32f4xx__it_8h.html#a6303e1f258cbdc1f970ce579cc015623',1,'stm32f4xx_it.h']]],
  ['pendsv_5firqn',['PendSV_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn():&#160;stm32f4xx.h'],['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn():&#160;stm32f429xx.h']]],
  ['periph_5fbase',['PERIPH_BASE',['../group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE():&#160;stm32f4xx.h'],['../group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE():&#160;stm32f429xx.h']]],
  ['periph_5fbb_5fbase',['PERIPH_BB_BASE',['../group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE():&#160;stm32f4xx.h'],['../group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE():&#160;stm32f429xx.h']]],
  ['peripheral_5fdeclaration',['Peripheral_declaration',['../group__Peripheral__declaration.html',1,'']]],
  ['peripheral_5finterrupt_5fnumber_5fdefinition',['Peripheral_interrupt_number_definition',['../group__Peripheral__interrupt__number__definition.html',1,'']]],
  ['peripheral_5fmemory_5fmap',['Peripheral_memory_map',['../group__Peripheral__memory__map.html',1,'']]],
  ['peripheral_5fregisters_5fbits_5fdefinition',['Peripheral_Registers_Bits_Definition',['../group__Peripheral__Registers__Bits__Definition.html',1,'']]],
  ['peripheral_5fregisters_5fstructures',['Peripheral_registers_structures',['../group__Peripheral__registers__structures.html',1,'']]],
  ['pfcr',['PFCR',['../structLTDC__Layer__TypeDef.html#a30f057fd86f8f793b6ab74bbe024b9d8',1,'LTDC_Layer_TypeDef']]],
  ['phy_5fautonego_5fcomplete',['PHY_AUTONEGO_COMPLETE',['../stm32f4xx__hal__conf_8h.html#a36c4dbd5f6df1f5eaefa010929ef9773',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fautonegotiation',['PHY_AUTONEGOTIATION',['../stm32f4xx__hal__conf_8h.html#a9b7f5c8f71047ee449f21562d26b1b43',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fbcr',['PHY_BCR',['../stm32f4xx__hal__conf_8h.html#a8abe1a40c71e68881ec669d59f513fdb',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fbsr',['PHY_BSR',['../stm32f4xx__hal__conf_8h.html#a4b8f2c29a9e74412395e1b1809666838',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fconfig_5fdelay',['PHY_CONFIG_DELAY',['../stm32f4xx__hal__conf_8h.html#abba7114255a2a41b81fdcb2a3702c270',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fduplex_5fstatus',['PHY_DUPLEX_STATUS',['../stm32f4xx__hal__conf_8h.html#ab928f45585242fde1a8d81a2d9ed22d0',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5ffullduplex_5f100m',['PHY_FULLDUPLEX_100M',['../stm32f4xx__hal__conf_8h.html#a5729771244f68779fc694ba819cd60a5',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5ffullduplex_5f10m',['PHY_FULLDUPLEX_10M',['../stm32f4xx__hal__conf_8h.html#a6b6254fd3dacbf1578a9d8058cd86373',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fhalfduplex_5f100m',['PHY_HALFDUPLEX_100M',['../stm32f4xx__hal__conf_8h.html#a1ac901a4ad405241d90a5c10104b8986',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fhalfduplex_5f10m',['PHY_HALFDUPLEX_10M',['../stm32f4xx__hal__conf_8h.html#a4fa7ca6faf60ee074576ebb6103f8dd4',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fisolate',['PHY_ISOLATE',['../stm32f4xx__hal__conf_8h.html#a7d5233295134a385866eb5bdafe2162b',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fjabber_5fdetection',['PHY_JABBER_DETECTION',['../stm32f4xx__hal__conf_8h.html#a057b4d3fb66548d65c291a5b41611be2',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5flink_5finterrupt',['PHY_LINK_INTERRUPT',['../stm32f4xx__hal__conf_8h.html#a7c378eb26673981df0834658f4fec4c1',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5flink_5fstatus',['PHY_LINK_STATUS',['../stm32f4xx__hal__conf_8h.html#a4a6cbf61f5e1a134d8983ef29fd2d386',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5flinked_5fstatus',['PHY_LINKED_STATUS',['../stm32f4xx__hal__conf_8h.html#ace209074499dbef0b97300da5bd7c707',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5floopback',['PHY_LOOPBACK',['../stm32f4xx__hal__conf_8h.html#a7833d885caa7e29abbebfb90a4b96f86',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fmicr',['PHY_MICR',['../stm32f4xx__hal__conf_8h.html#ac4d8c2e6c2509a9bdaf214b24deafea7',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fmicr_5fint_5fen',['PHY_MICR_INT_EN',['../stm32f4xx__hal__conf_8h.html#ab0314b8559d5895194b435ae93aee9c9',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fmicr_5fint_5foe',['PHY_MICR_INT_OE',['../stm32f4xx__hal__conf_8h.html#aca1bf9e00caba70caa1f1a9e56cbee5c',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fmisr',['PHY_MISR',['../stm32f4xx__hal__conf_8h.html#a81d36e97e4a9da33f2a7e142b01964f6',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fmisr_5flink_5fint_5fen',['PHY_MISR_LINK_INT_EN',['../stm32f4xx__hal__conf_8h.html#aaf06885683edcd946ad960f59e8a6f9a',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fpowerdown',['PHY_POWERDOWN',['../stm32f4xx__hal__conf_8h.html#aa0b1e6d4a23470fc1ac4f9222b51f8a0',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fread_5fto',['PHY_READ_TO',['../stm32f4xx__hal__conf_8h.html#a9d356ada86535630c403690bef0fb887',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5freset',['PHY_RESET',['../stm32f4xx__hal__conf_8h.html#a6f5048620b3dde8583f7f1118e9de187',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5freset_5fdelay',['PHY_RESET_DELAY',['../stm32f4xx__hal__conf_8h.html#a0ede6087f7b71403bcddb5d3a8f47ff4',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5frestart_5fautonegotiation',['PHY_RESTART_AUTONEGOTIATION',['../stm32f4xx__hal__conf_8h.html#a66c4b69bd08dc25b6730365d3ff740c9',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fspeed_5fstatus',['PHY_SPEED_STATUS',['../stm32f4xx__hal__conf_8h.html#a74c081bc55e9ff96bf229f44e96c6155',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fsr',['PHY_SR',['../stm32f4xx__hal__conf_8h.html#a32b55e84d27cf298a77f54b133cd1acc',1,'stm32f4xx_hal_conf.h']]],
  ['phy_5fwrite_5fto',['PHY_WRITE_TO',['../stm32f4xx__hal__conf_8h.html#a474bf13e28d09b667e41b151140ee39d',1,'stm32f4xx_hal_conf.h']]],
  ['pio4',['PIO4',['../structFSMC__Bank4__TypeDef.html#ac53cd7a08093a4ae8f4de4bcff67a64f',1,'FSMC_Bank4_TypeDef::PIO4()'],['../structFMC__Bank4__TypeDef.html#ac53cd7a08093a4ae8f4de4bcff67a64f',1,'FMC_Bank4_TypeDef::PIO4()']]],
  ['platform_5fdata_5fs',['platform_data_s',['../structplatform__data__s.html',1,'']]],
  ['platform_5fdefaults_2eh',['platform_defaults.h',['../platform__defaults_8h.html',1,'']]],
  ['pll_5fm',['PLL_M',['../group__STM32F4xx__System__Private__Defines.html#ga0fa5a868f5cd056a04b1c42e454b9617',1,'system_stm32f4xx.c']]],
  ['pll_5fn',['PLL_N',['../group__STM32F4xx__System__Private__Defines.html#ga04586ea638d21afe558db4f2798c38a6',1,'system_stm32f4xx.c']]],
  ['pll_5fp',['PLL_P',['../group__STM32F4xx__System__Private__Defines.html#ga290dcd27167e925d817e8334111c1c01',1,'system_stm32f4xx.c']]],
  ['pll_5fq',['PLL_Q',['../group__STM32F4xx__System__Private__Defines.html#gac958257ddb2537c539cffdb3a4543067',1,'system_stm32f4xx.c']]],
  ['pllcfgr',['PLLCFGR',['../structRCC__TypeDef.html#ae6ff257862eba6b4b367feea786bf1fd',1,'RCC_TypeDef']]],
  ['pllcfgr_5fppln_5fmask',['PLLCFGR_PPLN_MASK',['../group__SPI.html#ga7c3555ba01e070847f1475d2578332ed',1,'stm32f4xx_spi.c']]],
  ['pllcfgr_5fpplr_5fmask',['PLLCFGR_PPLR_MASK',['../group__SPI.html#ga7fb18a9c4bcfc2b92c8c58f6bfe99876',1,'stm32f4xx_spi.c']]],
  ['plli2scfgr',['PLLI2SCFGR',['../structRCC__TypeDef.html#a2d08d5f995ed77228eb56741184a1bb6',1,'RCC_TypeDef']]],
  ['plli2son_5fbitnumber',['PLLI2SON_BitNumber',['../group__RCC.html#gabae59c3e4200523e3aa5b6e10aee8c46',1,'stm32f4xx_rcc.c']]],
  ['pllon_5fbitnumber',['PLLON_BitNumber',['../group__RCC.html#gab24d7f5f8e4b3b717fd91b54f393f6a3',1,'stm32f4xx_rcc.c']]],
  ['pllsaicfgr',['PLLSAICFGR',['../structRCC__TypeDef.html#ac93962b2d41007abdda922a3f23d7ede',1,'RCC_TypeDef']]],
  ['pmc',['PMC',['../structSYSCFG__TypeDef.html#a2130abf1fefb63ce4c4b138fd8c9822a',1,'SYSCFG_TypeDef']]],
  ['pmc_5fmii_5frmii_5fsel_5fbb',['PMC_MII_RMII_SEL_BB',['../group__SYSCFG.html#ga06dbfd74f07783e68f03797038cd9457',1,'stm32f4xx_syscfg.c']]],
  ['pmc_5foffset',['PMC_OFFSET',['../group__SYSCFG.html#ga505f7263c4ca98810cca19505752d61d',1,'stm32f4xx_syscfg.c']]],
  ['pmem2',['PMEM2',['../structFSMC__Bank2__TypeDef.html#a2e5a7a96de68a6612affa6df8c309c3d',1,'FSMC_Bank2_TypeDef::PMEM2()'],['../structFMC__Bank2__3__TypeDef.html#a2e5a7a96de68a6612affa6df8c309c3d',1,'FMC_Bank2_3_TypeDef::PMEM2()']]],
  ['pmem3',['PMEM3',['../structFSMC__Bank3__TypeDef.html#aba8981e4f06cfb3db7d9959242052f80',1,'FSMC_Bank3_TypeDef::PMEM3()'],['../structFMC__Bank2__3__TypeDef.html#aba8981e4f06cfb3db7d9959242052f80',1,'FMC_Bank2_3_TypeDef::PMEM3()']]],
  ['pmem4',['PMEM4',['../structFSMC__Bank4__TypeDef.html#a3f82cc749845fb0dd7dfa8121d96b663',1,'FSMC_Bank4_TypeDef::PMEM4()'],['../structFMC__Bank4__TypeDef.html#a3f82cc749845fb0dd7dfa8121d96b663',1,'FMC_Bank4_TypeDef::PMEM4()']]],
  ['pmode_5fbitnumber',['PMODE_BitNumber',['../group__PWR.html#ga15fea9df1b0d324394336f70b319b377',1,'stm32f4xx_pwr.c']]],
  ['power',['POWER',['../structSDIO__TypeDef.html#a65bff76f3af24c37708a1006d54720c7',1,'SDIO_TypeDef']]],
  ['pr',['PR',['../structEXTI__TypeDef.html#af8d25514079514d38c104402f46470af',1,'EXTI_TypeDef::PR()'],['../structIWDG__TypeDef.html#af8d25514079514d38c104402f46470af',1,'IWDG_TypeDef::PR()']]],
  ['prefetch_5fenable',['PREFETCH_ENABLE',['../stm32f4xx__hal__conf_8h.html#a13fc0d5e7bb925385c0cc0772ba6a391',1,'stm32f4xx_hal_conf.h']]],
  ['prer',['PRER',['../structRTC__TypeDef.html#ac9b4c6c5b29f3461ce3f875eea69f35b',1,'RTC_TypeDef']]],
  ['print_5faccel',['PRINT_ACCEL',['../group__eMPL.html#ga83c044582a9fec2e45f8858efa5885b8',1,'main.c']]],
  ['print_5fcompass',['PRINT_COMPASS',['../group__eMPL.html#gae55039e3cf38b78e1ec327c3e81d2859',1,'main.c']]],
  ['print_5feuler',['PRINT_EULER',['../group__eMPL.html#gabfb66b3aafb997de9897c558dfc34b8e',1,'main.c']]],
  ['print_5fgravity_5fvector',['PRINT_GRAVITY_VECTOR',['../group__eMPL.html#ga31581e6a5034c28ac6270530f4b17e51',1,'main.c']]],
  ['print_5fgyro',['PRINT_GYRO',['../group__eMPL.html#ga1f7cea00edafdbe1570199b28042ddd3',1,'main.c']]],
  ['print_5fheading',['PRINT_HEADING',['../group__eMPL.html#ga39965157fdb18499d2665cdb203971dd',1,'main.c']]],
  ['print_5flinear_5faccel',['PRINT_LINEAR_ACCEL',['../group__eMPL.html#ga247e0609bfe123b5d988f0c63e99bf76',1,'main.c']]],
  ['print_5fpedo',['PRINT_PEDO',['../group__eMPL.html#gafc50e337bac90191d386f47e3cf49a7d',1,'main.c']]],
  ['print_5fquat',['PRINT_QUAT',['../group__eMPL.html#ga709f1d5781d96858850143298f88104c',1,'main.c']]],
  ['print_5frot_5fmat',['PRINT_ROT_MAT',['../group__eMPL.html#ga83fe59ee63a2dd6ba73760f07a21ee95',1,'main.c']]],
  ['psc',['PSC',['../structTIM__TypeDef.html#aba5df4ecbb3ecb97b966b188c3681600',1,'TIM_TypeDef::PSC()'],['../structTIM__TypeDef.html#a9d4c753f09cbffdbe5c55008f0e8b180',1,'TIM_TypeDef::PSC()']]],
  ['ptpssir',['PTPSSIR',['../structETH__TypeDef.html#af34b7e8815984e272daa3f089014af4e',1,'ETH_TypeDef']]],
  ['ptptsar',['PTPTSAR',['../structETH__TypeDef.html#a8f47c0f21e22b98bbc2c9f3b6342fbb8',1,'ETH_TypeDef']]],
  ['ptptscr',['PTPTSCR',['../structETH__TypeDef.html#aa657aa42398bc8294976632d778b6db4',1,'ETH_TypeDef']]],
  ['ptptshr',['PTPTSHR',['../structETH__TypeDef.html#a1ebbda0d742e80ca3d53edfa3a95f627',1,'ETH_TypeDef']]],
  ['ptptshur',['PTPTSHUR',['../structETH__TypeDef.html#ae8e4ef158db1de28bfd759e40677ba4c',1,'ETH_TypeDef']]],
  ['ptptslr',['PTPTSLR',['../structETH__TypeDef.html#a55c1058cd74dba0ed0cb8963684b9199',1,'ETH_TypeDef']]],
  ['ptptslur',['PTPTSLUR',['../structETH__TypeDef.html#a646bf44e807d10a09f980ace333d33ab',1,'ETH_TypeDef']]],
  ['ptptssr',['PTPTSSR',['../structETH__TypeDef.html#adca0624d09f2c72eee9807cea80a4d0c',1,'ETH_TypeDef']]],
  ['ptptthr',['PTPTTHR',['../structETH__TypeDef.html#af90723c7aee9c32113a2667b0a5c69f1',1,'ETH_TypeDef']]],
  ['ptpttlr',['PTPTTLR',['../structETH__TypeDef.html#a28e7b0195ce457d20f585f6587fc1cb8',1,'ETH_TypeDef']]],
  ['pupdr',['PUPDR',['../structGPIO__TypeDef.html#abeed38529bd7b8de082e490e5d4f1727',1,'GPIO_TypeDef']]],
  ['pvd_5firqn',['PVD_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn():&#160;stm32f4xx.h'],['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn():&#160;stm32f429xx.h']]],
  ['pvde_5fbitnumber',['PVDE_BitNumber',['../group__PWR.html#ga17d618eb800c401ef9c6789c9374eaf8',1,'stm32f4xx_pwr.c']]],
  ['pwr',['PWR',['../group__Peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR():&#160;stm32f4xx.h'],['../group__Peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR():&#160;stm32f429xx.h'],['../group__PWR.html',1,'(Global Namespace)']]],
  ['pwr_5fbackupaccesscmd',['PWR_BackupAccessCmd',['../group__PWR__Group1.html#ga0741aea35572b1a75f82b74de12df800',1,'PWR_BackupAccessCmd(FunctionalState NewState):&#160;stm32f4xx_pwr.c'],['../group__PWR__Exported__Constants.html#ga0741aea35572b1a75f82b74de12df800',1,'PWR_BackupAccessCmd(FunctionalState NewState):&#160;stm32f4xx_pwr.c']]],
  ['pwr_5fbackupregulatorcmd',['PWR_BackupRegulatorCmd',['../group__PWR__Group4.html#ga83a4d6c5b048f2dab18e8fb04f5368d7',1,'PWR_BackupRegulatorCmd(FunctionalState NewState):&#160;stm32f4xx_pwr.c'],['../group__PWR__Exported__Constants.html#ga83a4d6c5b048f2dab18e8fb04f5368d7',1,'PWR_BackupRegulatorCmd(FunctionalState NewState):&#160;stm32f4xx_pwr.c']]],
  ['pwr_5fbase',['PWR_BASE',['../group__Peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE():&#160;stm32f4xx.h'],['../group__Peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE():&#160;stm32f429xx.h']]],
  ['pwr_5fclearflag',['PWR_ClearFlag',['../group__PWR__Group7.html#ga01c4b2fbd16514b993324e101c3ddf7c',1,'PWR_ClearFlag(uint32_t PWR_FLAG):&#160;stm32f4xx_pwr.c'],['../group__PWR__Exported__Constants.html#ga01c4b2fbd16514b993324e101c3ddf7c',1,'PWR_ClearFlag(uint32_t PWR_FLAG):&#160;stm32f4xx_pwr.c']]],
  ['pwr_5fcr_5fadcdc1',['PWR_CR_ADCDC1',['../group__Peripheral__Registers__Bits__Definition.html#ga977b89f2739e32b704194a6995d3d33d',1,'stm32f429xx.h']]],
  ['pwr_5fcr_5fcsbf',['PWR_CR_CSBF',['../group__Peripheral__Registers__Bits__Definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fcwuf',['PWR_CR_CWUF',['../group__Peripheral__Registers__Bits__Definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fdbp',['PWR_CR_DBP',['../group__Peripheral__Registers__Bits__Definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5ffpds',['PWR_CR_FPDS',['../group__Peripheral__Registers__Bits__Definition.html#gafc01f8b6d4bd0294f745fde6d8e57002',1,'PWR_CR_FPDS():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#gafc01f8b6d4bd0294f745fde6d8e57002',1,'PWR_CR_FPDS():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5flpds',['PWR_CR_LPDS',['../group__Peripheral__Registers__Bits__Definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66',1,'PWR_CR_LPDS():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66',1,'PWR_CR_LPDS():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5flplvds',['PWR_CR_LPLVDS',['../group__Peripheral__Registers__Bits__Definition.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495',1,'stm32f429xx.h']]],
  ['pwr_5fcr_5fmrlvds',['PWR_CR_MRLVDS',['../group__Peripheral__Registers__Bits__Definition.html#ga40e8c390899e9e836f1c52d90b64488d',1,'stm32f429xx.h']]],
  ['pwr_5fcr_5foden',['PWR_CR_ODEN',['../group__Peripheral__Registers__Bits__Definition.html#gadbb849c6c4908d6f08f4fdc28d702522',1,'stm32f429xx.h']]],
  ['pwr_5fcr_5fodswen',['PWR_CR_ODSWEN',['../group__Peripheral__Registers__Bits__Definition.html#gaf1e865d13e084ed53bded37c3cdea173',1,'stm32f429xx.h']]],
  ['pwr_5fcr_5fpdds',['PWR_CR_PDDS',['../group__Peripheral__Registers__Bits__Definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fpls',['PWR_CR_PLS',['../group__Peripheral__Registers__Bits__Definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fpls_5f0',['PWR_CR_PLS_0',['../group__Peripheral__Registers__Bits__Definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fpls_5f1',['PWR_CR_PLS_1',['../group__Peripheral__Registers__Bits__Definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fpls_5f2',['PWR_CR_PLS_2',['../group__Peripheral__Registers__Bits__Definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fpls_5flev0',['PWR_CR_PLS_LEV0',['../group__Peripheral__Registers__Bits__Definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fpls_5flev1',['PWR_CR_PLS_LEV1',['../group__Peripheral__Registers__Bits__Definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fpls_5flev2',['PWR_CR_PLS_LEV2',['../group__Peripheral__Registers__Bits__Definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fpls_5flev3',['PWR_CR_PLS_LEV3',['../group__Peripheral__Registers__Bits__Definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fpls_5flev4',['PWR_CR_PLS_LEV4',['../group__Peripheral__Registers__Bits__Definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fpls_5flev5',['PWR_CR_PLS_LEV5',['../group__Peripheral__Registers__Bits__Definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fpls_5flev6',['PWR_CR_PLS_LEV6',['../group__Peripheral__Registers__Bits__Definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fpls_5flev7',['PWR_CR_PLS_LEV7',['../group__Peripheral__Registers__Bits__Definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fpmode',['PWR_CR_PMODE',['../group__Peripheral__Registers__Bits__Definition.html#ga56b78f2f76a841d2e8ddd56299b8d3e2',1,'PWR_CR_PMODE():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga56b78f2f76a841d2e8ddd56299b8d3e2',1,'PWR_CR_PMODE():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fpvde',['PWR_CR_PVDE',['../group__Peripheral__Registers__Bits__Definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fuden',['PWR_CR_UDEN',['../group__Peripheral__Registers__Bits__Definition.html#ga150acdf90bcc4c040af0d1f5e1055f4a',1,'stm32f429xx.h']]],
  ['pwr_5fcr_5fuden_5f0',['PWR_CR_UDEN_0',['../group__Peripheral__Registers__Bits__Definition.html#gac9c44f47475e9bf0bd6feae67b1cb12b',1,'stm32f429xx.h']]],
  ['pwr_5fcr_5fuden_5f1',['PWR_CR_UDEN_1',['../group__Peripheral__Registers__Bits__Definition.html#gab974d921fa98b211719002f5830bbae4',1,'stm32f429xx.h']]],
  ['pwr_5fcr_5fvos',['PWR_CR_VOS',['../group__Peripheral__Registers__Bits__Definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS():&#160;stm32f429xx.h']]],
  ['pwr_5fcr_5fvos_5f0',['PWR_CR_VOS_0',['../group__Peripheral__Registers__Bits__Definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'stm32f429xx.h']]],
  ['pwr_5fcr_5fvos_5f1',['PWR_CR_VOS_1',['../group__Peripheral__Registers__Bits__Definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'stm32f429xx.h']]],
  ['pwr_5fcsr_5fbre',['PWR_CSR_BRE',['../group__Peripheral__Registers__Bits__Definition.html#ga0f99becaceb185431dbf46fb22718d0a',1,'PWR_CSR_BRE():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga0f99becaceb185431dbf46fb22718d0a',1,'PWR_CSR_BRE():&#160;stm32f429xx.h']]],
  ['pwr_5fcsr_5fbrr',['PWR_CSR_BRR',['../group__Peripheral__Registers__Bits__Definition.html#ga939410de980c5bc297ff04bcf30875cc',1,'PWR_CSR_BRR():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga939410de980c5bc297ff04bcf30875cc',1,'PWR_CSR_BRR():&#160;stm32f429xx.h']]],
  ['pwr_5fcsr_5fewup',['PWR_CSR_EWUP',['../group__Peripheral__Registers__Bits__Definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580',1,'PWR_CSR_EWUP():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580',1,'PWR_CSR_EWUP():&#160;stm32f429xx.h']]],
  ['pwr_5fcsr_5fodrdy',['PWR_CSR_ODRDY',['../group__Peripheral__Registers__Bits__Definition.html#gae35dfabd53bc335d95d330442cdfac6d',1,'stm32f429xx.h']]],
  ['pwr_5fcsr_5fodswrdy',['PWR_CSR_ODSWRDY',['../group__Peripheral__Registers__Bits__Definition.html#gabb55eb15d71248b59e36a158039f9b54',1,'stm32f429xx.h']]],
  ['pwr_5fcsr_5fpvdo',['PWR_CSR_PVDO',['../group__Peripheral__Registers__Bits__Definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO():&#160;stm32f429xx.h']]],
  ['pwr_5fcsr_5fregrdy',['PWR_CSR_REGRDY',['../group__Peripheral__Registers__Bits__Definition.html#ga017220a84cc5ab813eee18edd6309827',1,'PWR_CSR_REGRDY():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga017220a84cc5ab813eee18edd6309827',1,'PWR_CSR_REGRDY():&#160;stm32f429xx.h']]],
  ['pwr_5fcsr_5fsbf',['PWR_CSR_SBF',['../group__Peripheral__Registers__Bits__Definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF():&#160;stm32f429xx.h']]],
  ['pwr_5fcsr_5fudswrdy',['PWR_CSR_UDSWRDY',['../group__Peripheral__Registers__Bits__Definition.html#ga31f0172b9dcefa55d772d4cb0eed6687',1,'stm32f429xx.h']]],
  ['pwr_5fcsr_5fvosrdy',['PWR_CSR_VOSRDY',['../group__Peripheral__Registers__Bits__Definition.html#ga4126ed19cce54a5411ff8dd440171695',1,'PWR_CSR_VOSRDY():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga4126ed19cce54a5411ff8dd440171695',1,'PWR_CSR_VOSRDY():&#160;stm32f429xx.h']]],
  ['pwr_5fcsr_5fwuf',['PWR_CSR_WUF',['../group__Peripheral__Registers__Bits__Definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF():&#160;stm32f429xx.h']]],
  ['pwr_5fdeinit',['PWR_DeInit',['../group__PWR__Group1.html#gad03a0aac7bc3bc3a9fd012f3769a6990',1,'PWR_DeInit(void):&#160;stm32f4xx_pwr.c'],['../group__PWR__Exported__Constants.html#gad03a0aac7bc3bc3a9fd012f3769a6990',1,'PWR_DeInit(void):&#160;stm32f4xx_pwr.c']]],
  ['pwr_5fenterstandbymode',['PWR_EnterSTANDBYMode',['../group__PWR__Group6.html#ga00ddae00a9c327b81b24d2597b0052f3',1,'PWR_EnterSTANDBYMode(void):&#160;stm32f4xx_pwr.c'],['../group__PWR__Exported__Constants.html#ga00ddae00a9c327b81b24d2597b0052f3',1,'PWR_EnterSTANDBYMode(void):&#160;stm32f4xx_pwr.c']]],
  ['pwr_5fenterstopmode',['PWR_EnterSTOPMode',['../group__PWR__Group6.html#ga694676ac06a9baf50eae45adae0118ab',1,'PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry):&#160;stm32f4xx_pwr.c'],['../group__PWR__Exported__Constants.html#ga694676ac06a9baf50eae45adae0118ab',1,'PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry):&#160;stm32f4xx_pwr.c']]],
  ['pwr_5fexported_5fconstants',['PWR_Exported_Constants',['../group__PWR__Exported__Constants.html',1,'']]],
  ['pwr_5fflag',['PWR_Flag',['../group__PWR__Flag.html',1,'']]],
  ['pwr_5fflag_5fbrr',['PWR_FLAG_BRR',['../group__PWR__Flag.html#ga4d4937c0a493bc2ff70e7e66c301c191',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fflag_5flegacy',['PWR_Flag_Legacy',['../group__PWR__Flag__Legacy.html',1,'']]],
  ['pwr_5fflag_5fpvdo',['PWR_FLAG_PVDO',['../group__PWR__Flag.html#gaefd05d58cc050eeef83a1b5c520b2c2a',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fflag_5fregrdy',['PWR_FLAG_REGRDY',['../group__PWR__Flag__Legacy.html#ga1ada28e60d553d036ebfabdd5566f52b',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fflag_5fsb',['PWR_FLAG_SB',['../group__PWR__Flag.html#ga9e55f0b5dec2346d5c8dee3ab3c0c2df',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fflag_5fvosrdy',['PWR_FLAG_VOSRDY',['../group__PWR__Flag.html#ga7c0f807d7e91750a9bb571ca94dc5f71',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fflag_5fwu',['PWR_FLAG_WU',['../group__PWR__Flag.html#ga2d06760a5769e729b06d41e37036d58e',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fflashpowerdowncmd',['PWR_FlashPowerDownCmd',['../group__PWR__Group5.html#gaf0af19a9fdf0324f2ada60c9bce1aab5',1,'PWR_FlashPowerDownCmd(FunctionalState NewState):&#160;stm32f4xx_pwr.c'],['../group__PWR__Exported__Constants.html#gaf0af19a9fdf0324f2ada60c9bce1aab5',1,'PWR_FlashPowerDownCmd(FunctionalState NewState):&#160;stm32f4xx_pwr.c']]],
  ['pwr_5fgetflagstatus',['PWR_GetFlagStatus',['../group__PWR__Group7.html#gaa980163a4d83304280ee34942464b4ec',1,'PWR_GetFlagStatus(uint32_t PWR_FLAG):&#160;stm32f4xx_pwr.c'],['../group__PWR__Exported__Constants.html#gaa980163a4d83304280ee34942464b4ec',1,'PWR_GetFlagStatus(uint32_t PWR_FLAG):&#160;stm32f4xx_pwr.c']]],
  ['pvd_20configuration_20functions',['PVD configuration functions',['../group__PWR__Group2.html',1,'']]],
  ['pwr_5fmainregulatormodeconfig',['PWR_MainRegulatorModeConfig',['../group__PWR__Group4.html#gada193dea79762f379d4e666a98f28d89',1,'PWR_MainRegulatorModeConfig(uint32_t PWR_Regulator_Voltage):&#160;stm32f4xx_pwr.c'],['../group__PWR__Exported__Constants.html#gada193dea79762f379d4e666a98f28d89',1,'PWR_MainRegulatorModeConfig(uint32_t PWR_Regulator_Voltage):&#160;stm32f4xx_pwr.c']]],
  ['pwr_5foffset',['PWR_OFFSET',['../group__PWR.html#ga7f88bce73931300319824f22578f90de',1,'stm32f4xx_pwr.c']]],
  ['pwr_5fprivate_5ffunctions',['PWR_Private_Functions',['../group__PWR__Private__Functions.html',1,'']]],
  ['pwr_5fpvd_5fdetection_5flevel',['PWR_PVD_detection_level',['../group__PWR__PVD__detection__level.html',1,'']]],
  ['pwr_5fpvdcmd',['PWR_PVDCmd',['../group__PWR__Group2.html#ga42cad476b816e0a33594a933b3ed1acd',1,'PWR_PVDCmd(FunctionalState NewState):&#160;stm32f4xx_pwr.c'],['../group__PWR__Exported__Constants.html#ga42cad476b816e0a33594a933b3ed1acd',1,'PWR_PVDCmd(FunctionalState NewState):&#160;stm32f4xx_pwr.c']]],
  ['pwr_5fpvdlevel_5f0',['PWR_PVDLevel_0',['../group__PWR__PVD__detection__level.html#gac8ec8a52046b242f03dcf8a4f32fb04b',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fpvdlevel_5f1',['PWR_PVDLevel_1',['../group__PWR__PVD__detection__level.html#ga0d090f9683877c0e8a5546a56d5ad888',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fpvdlevel_5f2',['PWR_PVDLevel_2',['../group__PWR__PVD__detection__level.html#gabaccdd03ff6fbfa16e6a1283a2e6b989',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fpvdlevel_5f3',['PWR_PVDLevel_3',['../group__PWR__PVD__detection__level.html#gabbd91e2587a81908837b0a759694fba9',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fpvdlevel_5f4',['PWR_PVDLevel_4',['../group__PWR__PVD__detection__level.html#ga81f75ef83b2aa4b0f23f75b01ae6afcf',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fpvdlevel_5f5',['PWR_PVDLevel_5',['../group__PWR__PVD__detection__level.html#ga0dfeb8ca4a8cb68dd99b1fe087c9440a',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fpvdlevel_5f6',['PWR_PVDLevel_6',['../group__PWR__PVD__detection__level.html#gaf52c143ded625cd4d4f06a5954b55af4',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fpvdlevel_5f7',['PWR_PVDLevel_7',['../group__PWR__PVD__detection__level.html#ga53439278c8f3a05b810b43fc3ad79f7b',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fpvdlevelconfig',['PWR_PVDLevelConfig',['../group__PWR__Group2.html#ga237c143ef6aa55abb8049fa7bf24ab8f',1,'PWR_PVDLevelConfig(uint32_t PWR_PVDLevel):&#160;stm32f4xx_pwr.c'],['../group__PWR__Exported__Constants.html#ga237c143ef6aa55abb8049fa7bf24ab8f',1,'PWR_PVDLevelConfig(uint32_t PWR_PVDLevel):&#160;stm32f4xx_pwr.c']]],
  ['pwr_5fpwrctrl_5fmask',['PWR_PWRCTRL_MASK',['../group__SDIO.html#ga7e6ec7be68d0fbb8fb4e3725cca9a05c',1,'stm32f4xx_sdio.c']]],
  ['pwr_5fregulator_5flowpower',['PWR_Regulator_LowPower',['../group__PWR__Regulator__state__in__STOP__mode.html#ga13745136d094661358d373b67ebf1ac7',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fregulator_5fon',['PWR_Regulator_ON',['../group__PWR__Regulator__state__in__STOP__mode.html#gabf58b999bff6b4bf0fb5b97d74a75683',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fregulator_5fstate_5fin_5fstop_5fmode',['PWR_Regulator_state_in_STOP_mode',['../group__PWR__Regulator__state__in__STOP__mode.html',1,'']]],
  ['pwr_5fregulator_5fvoltage_5fscale',['PWR_Regulator_Voltage_Scale',['../group__PWR__Regulator__Voltage__Scale.html',1,'']]],
  ['pwr_5fregulator_5fvoltage_5fscale1',['PWR_Regulator_Voltage_Scale1',['../group__PWR__Regulator__Voltage__Scale.html#ga3626811fd793b5f5cf9d510acfcbffc4',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fregulator_5fvoltage_5fscale2',['PWR_Regulator_Voltage_Scale2',['../group__PWR__Regulator__Voltage__Scale.html#ga93ae6faf954e9478cf719f9b05c9cba8',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fstop_5fmode_5fentry',['PWR_STOP_mode_entry',['../group__PWR__STOP__mode__entry.html',1,'']]],
  ['pwr_5fstopentry_5fwfe',['PWR_STOPEntry_WFE',['../group__PWR__STOP__mode__entry.html#gaac98ac55fb8764121d4168d99c9b369e',1,'stm32f4xx_pwr.h']]],
  ['pwr_5fstopentry_5fwfi',['PWR_STOPEntry_WFI',['../group__PWR__STOP__mode__entry.html#gaa1e1362f3d0b93e8f5f674e18cfc96c4',1,'stm32f4xx_pwr.h']]],
  ['pwr_5ftypedef',['PWR_TypeDef',['../structPWR__TypeDef.html',1,'']]],
  ['pwr_5fwakeuppincmd',['PWR_WakeUpPinCmd',['../group__PWR__Group3.html#gae5fd6f9336ef8c60d5483651cb0d1a00',1,'PWR_WakeUpPinCmd(FunctionalState NewState):&#160;stm32f4xx_pwr.c'],['../group__PWR__Exported__Constants.html#gae5fd6f9336ef8c60d5483651cb0d1a00',1,'PWR_WakeUpPinCmd(FunctionalState NewState):&#160;stm32f4xx_pwr.c']]],
  ['peripheral_20clocks_20configuration_20functions',['Peripheral clocks configuration functions',['../group__RCC__Group3.html',1,'']]],
  ['prescaler_2c_20refresh_20window_20and_20counter_20configuration_20functions',['Prescaler, Refresh window and Counter configuration functions',['../group__WWDG__Group1.html',1,'']]]
];
