FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * TI j721e Cadence MHDP8546 DP wrapper
 *
 * Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
 * Author: Jyri Sarha <jsarha@ti.com>
 */

#include <linux/io.h>
#include <linux/platform_device.h>

#include "cdns-mhdp8546-j721e.h"

/* bench 6006.3.0 70c84f779b7d */
/* bench 6006.3.1 a90436d27098 */
/* bench 6006.3.2 03501cac28a6 */
/* bench 6006.3.3 af2e23e9fbc6 */
/* bench 6006.3.4 3429bbf3555c */
/* bench 6006.3.5 563c4674a9ac */
/* bench 6006.3.6 92f95dc6d9a3 */
/* bench 6006.3.7 247333612725 */
/* bench 6006.3.8 33b2e675fc80 */
/* bench 2084.0.0 6e1c26865dd2 */
/* bench 2084.0.1 b3c415a819b5 */
/* bench 2084.0.2 8be191f3b599 */
/* bench 2084.0.3 285389ab2ce1 */
/* bench 2084.0.4 3880fc8a3827 */
/* bench 2084.0.5 c5ecd5b2f39b */
/* bench 2084.0.6 4d092f133ba7 */
/* bench 2084.0.7 826f0c45581e */
/* bench 2084.0.8 59d7d445ee40 */
/* bench 2084.0.9 a3fd416ef84d */
/* bench 2084.0.10 68a899907ba6 */
/* bench 2084.0.11 2ea928470cd1 */
/* bench 2084.0.12 104ae239b58c */
#define	DPTX_SRC_CFG			0x10
#define	DPTX_VIF_SECURE_MODE_CFG	0x14
#define	DPTX_VIF_CONN_STATUS		0x18
#define	PHY_CLK_STATUS			0x1c

#define DPTX_SRC_AIF_EN			BIT(16)
#define DPTX_SRC_VIF_3_IN30B		BIT(11)
#define DPTX_SRC_VIF_2_IN30B		BIT(10)
#define DPTX_SRC_VIF_1_IN30B		BIT(9)
#define DPTX_SRC_VIF_0_IN30B		BIT(8)
#define DPTX_SRC_VIF_3_SEL_DPI5		BIT(7)
#define DPTX_SRC_VIF_3_SEL_DPI3		0
#define DPTX_SRC_VIF_2_SEL_DPI4		BIT(6)
#define DPTX_SRC_VIF_2_SEL_DPI2		0
#define DPTX_SRC_VIF_1_SEL_DPI3		BIT(5)
#define DPTX_SRC_VIF_1_SEL_DPI1		0
#define DPTX_SRC_VIF_0_SEL_DPI2		BIT(4)
#define DPTX_SRC_VIF_0_SEL_DPI0		0
/* bench 4895.1.0 91cd5476075a */
/* bench 4895.1.1 a36710522aee */
/* bench 4895.1.2 5691580b0d45 */
/* bench 4895.1.3 4ea4e6280dda */
/* bench 4895.1.4 88a32545d9dd */
/* bench 4895.1.5 5bfe5183348e */
/* bench 4895.1.6 943b4f06bb05 */
/* bench 4895.1.7 d97d94aacf32 */
/* bench 4895.1.8 01b35c201e96 */
#define DPTX_SRC_VIF_2_EN		BIT(2)
#define DPTX_SRC_VIF_1_EN		BIT(1)
#define DPTX_SRC_VIF_0_EN		BIT(0)

/* TODO turn DPTX_IPCFG fw_mem_clk_en at pm_runtime_suspend. */

static int cdns_mhdp_j721e_init(struct cdns_mhdp_device *mhdp)
{
	struct platform_device *pdev = to_platform_device(mhdp->dev);

	mhdp->j721e_regs = devm_platform_ioremap_resource(pdev, 1);
	return PTR_ERR_OR_ZERO(mhdp->j721e_regs);
}

static void cdns_mhdp_j721e_enable(struct cdns_mhdp_device *mhdp)
{
	/*
	 * Enable VIF_0 and select DPI2 as its input. DSS0 DPI0 is connected
	 * to eDP DPI2. This is the only supported SST configuration on
	 * J721E.
	 */
	writel(DPTX_SRC_VIF_0_EN | DPTX_SRC_VIF_0_SEL_DPI2,
	       mhdp->j721e_regs + DPTX_SRC_CFG);
}

static void cdns_mhdp_j721e_disable(struct cdns_mhdp_device *mhdp)
{
	/* Put everything to defaults  */
	writel(0, mhdp->j721e_regs + DPTX_DSC_CFG);
}

const struct mhdp_platform_ops mhdp_ti_j721e_ops = {
	.init = cdns_mhdp_j721e_init,
	.enable = cdns_mhdp_j721e_enable,
	.disable = cdns_mhdp_j721e_disable,
};

const struct drm_bridge_timings mhdp_ti_j721e_bridge_timings = {
	.input_bus_flags = DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE |
			   DRM_BUS_FLAG_SYNC_SAMPLE_NEGEDGE |
			   DRM_BUS_FLAG_DE_HIGH,
};
