{
  "module_name": "dcn10_link_encoder.h",
  "hash_id": "60fb44ad201f20bfcdc0375e69aa6acc115dd58dc0e41b3ba090fd9a02b527a8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.h",
  "human_readable_source": " \n\n#ifndef __DC_LINK_ENCODER__DCN10_H__\n#define __DC_LINK_ENCODER__DCN10_H__\n\n#include \"link_encoder.h\"\n\n#define TO_DCN10_LINK_ENC(link_encoder)\\\n\tcontainer_of(link_encoder, struct dcn10_link_encoder, base)\n\n#define AUX_REG_LIST(id)\\\n\tSRI(AUX_CONTROL, DP_AUX, id), \\\n\tSRI(AUX_DPHY_RX_CONTROL0, DP_AUX, id), \\\n\tSRI(AUX_DPHY_RX_CONTROL1, DP_AUX, id)\n\n#define HPD_REG_LIST(id)\\\n\tSRI(DC_HPD_CONTROL, HPD, id)\n\n#define LE_DCN_COMMON_REG_LIST(id) \\\n\tSRI(DIG_BE_CNTL, DIG, id), \\\n\tSRI(DIG_BE_EN_CNTL, DIG, id), \\\n\tSRI(DIG_CLOCK_PATTERN, DIG, id), \\\n\tSRI(TMDS_CTL_BITS, DIG, id), \\\n\tSRI(DP_CONFIG, DP, id), \\\n\tSRI(DP_DPHY_CNTL, DP, id), \\\n\tSRI(DP_DPHY_PRBS_CNTL, DP, id), \\\n\tSRI(DP_DPHY_SCRAM_CNTL, DP, id),\\\n\tSRI(DP_DPHY_SYM0, DP, id), \\\n\tSRI(DP_DPHY_SYM1, DP, id), \\\n\tSRI(DP_DPHY_SYM2, DP, id), \\\n\tSRI(DP_DPHY_TRAINING_PATTERN_SEL, DP, id), \\\n\tSRI(DP_LINK_CNTL, DP, id), \\\n\tSRI(DP_LINK_FRAMING_CNTL, DP, id), \\\n\tSRI(DP_MSE_SAT0, DP, id), \\\n\tSRI(DP_MSE_SAT1, DP, id), \\\n\tSRI(DP_MSE_SAT2, DP, id), \\\n\tSRI(DP_MSE_SAT_UPDATE, DP, id), \\\n\tSRI(DP_SEC_CNTL, DP, id), \\\n\tSRI(DP_VID_STREAM_CNTL, DP, id), \\\n\tSRI(DP_DPHY_FAST_TRAINING, DP, id), \\\n\tSRI(DP_SEC_CNTL1, DP, id), \\\n\tSRI(DP_DPHY_BS_SR_SWAP_CNTL, DP, id), \\\n\tSRI(DP_DPHY_HBR2_PATTERN_CONTROL, DP, id)\n\n\n#define LE_DCN10_REG_LIST(id)\\\n\tSRI(DP_DPHY_INTERNAL_CTRL, DP, id), \\\n\tLE_DCN_COMMON_REG_LIST(id)\n\nstruct dcn10_link_enc_aux_registers {\n\tuint32_t AUX_CONTROL;\n\tuint32_t AUX_DPHY_RX_CONTROL0;\n\tuint32_t AUX_DPHY_TX_CONTROL;\n\tuint32_t AUX_DPHY_RX_CONTROL1;\n};\n\nstruct dcn10_link_enc_hpd_registers {\n\tuint32_t DC_HPD_CONTROL;\n};\n\nstruct dcn10_link_enc_registers {\n\tuint32_t DIG_BE_CNTL;\n\tuint32_t DIG_BE_EN_CNTL;\n\tuint32_t DIG_CLOCK_PATTERN;\n\tuint32_t DP_CONFIG;\n\tuint32_t DP_DPHY_CNTL;\n\tuint32_t DP_DPHY_INTERNAL_CTRL;\n\tuint32_t DP_DPHY_PRBS_CNTL;\n\tuint32_t DP_DPHY_SCRAM_CNTL;\n\tuint32_t DP_DPHY_SYM0;\n\tuint32_t DP_DPHY_SYM1;\n\tuint32_t DP_DPHY_SYM2;\n\tuint32_t DP_DPHY_TRAINING_PATTERN_SEL;\n\tuint32_t DP_LINK_CNTL;\n\tuint32_t DP_LINK_FRAMING_CNTL;\n\tuint32_t DP_MSE_SAT0;\n\tuint32_t DP_MSE_SAT1;\n\tuint32_t DP_MSE_SAT2;\n\tuint32_t DP_MSE_SAT_UPDATE;\n\tuint32_t DP_SEC_CNTL;\n\tuint32_t DP_VID_STREAM_CNTL;\n\tuint32_t DP_DPHY_FAST_TRAINING;\n\tuint32_t DP_DPHY_BS_SR_SWAP_CNTL;\n\tuint32_t DP_DPHY_HBR2_PATTERN_CONTROL;\n\tuint32_t DP_SEC_CNTL1;\n\tuint32_t TMDS_CTL_BITS;\n\t \n\tuint32_t CLOCK_ENABLE;\n\t \n\tuint32_t DIG_LANE_ENABLE;\n\t \n\tuint32_t CHANNEL_XBAR_CNTL;\n\t \n\tuint32_t RDPCSTX_PHY_CNTL3;\n\tuint32_t RDPCSTX_PHY_CNTL4;\n\tuint32_t RDPCSTX_PHY_CNTL5;\n\tuint32_t RDPCSTX_PHY_CNTL6;\n\tuint32_t RDPCSPIPE_PHY_CNTL6;\n\tuint32_t RDPCSTX_PHY_CNTL7;\n\tuint32_t RDPCSTX_PHY_CNTL8;\n\tuint32_t RDPCSTX_PHY_CNTL9;\n\tuint32_t RDPCSTX_PHY_CNTL10;\n\tuint32_t RDPCSTX_PHY_CNTL11;\n\tuint32_t RDPCSTX_PHY_CNTL12;\n\tuint32_t RDPCSTX_PHY_CNTL13;\n\tuint32_t RDPCSTX_PHY_CNTL14;\n\tuint32_t RDPCSTX_PHY_CNTL15;\n\tuint32_t RDPCSTX_CNTL;\n\tuint32_t RDPCSTX_CLOCK_CNTL;\n\tuint32_t RDPCSTX_PHY_CNTL0;\n\tuint32_t RDPCSTX_PHY_CNTL2;\n\tuint32_t RDPCSTX_PLL_UPDATE_DATA;\n\tuint32_t RDPCS_TX_CR_ADDR;\n\tuint32_t RDPCS_TX_CR_DATA;\n\tuint32_t DPCSTX_TX_CLOCK_CNTL;\n\tuint32_t DPCSTX_TX_CNTL;\n\tuint32_t RDPCSTX_INTERRUPT_CONTROL;\n\tuint32_t RDPCSTX_PHY_FUSE0;\n\tuint32_t RDPCSTX_PHY_FUSE1;\n\tuint32_t RDPCSTX_PHY_FUSE2;\n\tuint32_t RDPCSTX_PHY_FUSE3;\n\tuint32_t RDPCSTX_PHY_RX_LD_VAL;\n\tuint32_t DPCSTX_DEBUG_CONFIG;\n\tuint32_t RDPCSTX_DEBUG_CONFIG;\n\tuint32_t RDPCSTX0_RDPCSTX_SCRATCH;\n\tuint32_t RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG;\n\tuint32_t DCIO_SOFT_RESET;\n\t \n\tuint32_t RAWLANE0_DIG_PCS_XF_RX_OVRD_IN_2;\n\tuint32_t RAWLANE0_DIG_PCS_XF_RX_OVRD_IN_3;\n\tuint32_t RAWLANE1_DIG_PCS_XF_RX_OVRD_IN_2;\n\tuint32_t RAWLANE1_DIG_PCS_XF_RX_OVRD_IN_3;\n\tuint32_t RAWLANE2_DIG_PCS_XF_RX_OVRD_IN_2;\n\tuint32_t RAWLANE2_DIG_PCS_XF_RX_OVRD_IN_3;\n\tuint32_t RAWLANE3_DIG_PCS_XF_RX_OVRD_IN_2;\n\tuint32_t RAWLANE3_DIG_PCS_XF_RX_OVRD_IN_3;\n\tuint32_t TMDS_DCBALANCER_CONTROL;\n\tuint32_t PHYA_LINK_CNTL2;\n\tuint32_t PHYB_LINK_CNTL2;\n\tuint32_t PHYC_LINK_CNTL2;\n\tuint32_t DIO_LINKA_CNTL;\n\tuint32_t DIO_LINKB_CNTL;\n\tuint32_t DIO_LINKC_CNTL;\n\tuint32_t DIO_LINKD_CNTL;\n\tuint32_t DIO_LINKE_CNTL;\n\tuint32_t DIO_LINKF_CNTL;\n\tuint32_t DIG_FIFO_CTRL0;\n};\n\n#define LE_SF(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n#define LINK_ENCODER_MASK_SH_LIST_DCN10(mask_sh)\\\n\tLE_SF(DIG0_DIG_BE_EN_CNTL, DIG_ENABLE, mask_sh),\\\n\tLE_SF(DIG0_DIG_BE_CNTL, DIG_HPD_SELECT, mask_sh),\\\n\tLE_SF(DIG0_DIG_BE_CNTL, DIG_MODE, mask_sh),\\\n\tLE_SF(DIG0_DIG_BE_CNTL, DIG_FE_SOURCE_SELECT, mask_sh),\\\n\tLE_SF(DIG0_DIG_CLOCK_PATTERN, DIG_CLOCK_PATTERN, mask_sh),\\\n\tLE_SF(DIG0_TMDS_CTL_BITS, TMDS_CTL0, mask_sh), \\\n\tLE_SF(DP0_DP_DPHY_CNTL, DPHY_BYPASS, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_CNTL, DPHY_ATEST_SEL_LANE0, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_CNTL, DPHY_ATEST_SEL_LANE1, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_CNTL, DPHY_ATEST_SEL_LANE2, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_CNTL, DPHY_ATEST_SEL_LANE3, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_PRBS_CNTL, DPHY_PRBS_EN, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_PRBS_CNTL, DPHY_PRBS_SEL, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_SYM0, DPHY_SYM1, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_SYM0, DPHY_SYM2, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_SYM0, DPHY_SYM3, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_SYM1, DPHY_SYM4, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_SYM1, DPHY_SYM5, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_SYM1, DPHY_SYM6, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_SYM2, DPHY_SYM7, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_SYM2, DPHY_SYM8, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_SCRAM_CNTL, DPHY_SCRAMBLER_BS_COUNT, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_SCRAM_CNTL, DPHY_SCRAMBLER_ADVANCE, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_FAST_TRAINING, DPHY_RX_FAST_TRAINING_CAPABLE, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_BS_SR_SWAP_CNTL, DPHY_LOAD_BS_COUNT, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_TRAINING_PATTERN_SEL, DPHY_TRAINING_PATTERN_SEL, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_HBR2_PATTERN_CONTROL, DP_DPHY_HBR2_PATTERN_CONTROL, mask_sh),\\\n\tLE_SF(DP0_DP_LINK_CNTL, DP_LINK_TRAINING_COMPLETE, mask_sh),\\\n\tLE_SF(DP0_DP_LINK_FRAMING_CNTL, DP_IDLE_BS_INTERVAL, mask_sh),\\\n\tLE_SF(DP0_DP_LINK_FRAMING_CNTL, DP_VBID_DISABLE, mask_sh),\\\n\tLE_SF(DP0_DP_LINK_FRAMING_CNTL, DP_VID_ENHANCED_FRAME_MODE, mask_sh),\\\n\tLE_SF(DP0_DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, mask_sh),\\\n\tLE_SF(DP0_DP_CONFIG, DP_UDI_LANES, mask_sh),\\\n\tLE_SF(DP0_DP_SEC_CNTL1, DP_SEC_GSP0_LINE_NUM, mask_sh),\\\n\tLE_SF(DP0_DP_SEC_CNTL1, DP_SEC_GSP0_PRIORITY, mask_sh),\\\n\tLE_SF(DP0_DP_MSE_SAT0, DP_MSE_SAT_SRC0, mask_sh),\\\n\tLE_SF(DP0_DP_MSE_SAT0, DP_MSE_SAT_SRC1, mask_sh),\\\n\tLE_SF(DP0_DP_MSE_SAT0, DP_MSE_SAT_SLOT_COUNT0, mask_sh),\\\n\tLE_SF(DP0_DP_MSE_SAT0, DP_MSE_SAT_SLOT_COUNT1, mask_sh),\\\n\tLE_SF(DP0_DP_MSE_SAT1, DP_MSE_SAT_SRC2, mask_sh),\\\n\tLE_SF(DP0_DP_MSE_SAT1, DP_MSE_SAT_SRC3, mask_sh),\\\n\tLE_SF(DP0_DP_MSE_SAT1, DP_MSE_SAT_SLOT_COUNT2, mask_sh),\\\n\tLE_SF(DP0_DP_MSE_SAT1, DP_MSE_SAT_SLOT_COUNT3, mask_sh),\\\n\tLE_SF(DP0_DP_MSE_SAT_UPDATE, DP_MSE_SAT_UPDATE, mask_sh),\\\n\tLE_SF(DP0_DP_MSE_SAT_UPDATE, DP_MSE_16_MTP_KEEPOUT, mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_CONTROL, AUX_HPD_SEL, mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_CONTROL, AUX_LS_READ_EN, mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_DPHY_RX_CONTROL0, AUX_RX_RECEIVE_WINDOW, mask_sh),\\\n\tLE_SF(HPD0_DC_HPD_CONTROL, DC_HPD_EN, mask_sh)\n\n#define DCN_LINK_ENCODER_REG_FIELD_LIST(type) \\\n\ttype DIG_ENABLE;\\\n\ttype DIG_HPD_SELECT;\\\n\ttype DIG_MODE;\\\n\ttype DIG_FE_SOURCE_SELECT;\\\n\ttype DIG_CLOCK_PATTERN;\\\n\ttype DPHY_BYPASS;\\\n\ttype DPHY_ATEST_SEL_LANE0;\\\n\ttype DPHY_ATEST_SEL_LANE1;\\\n\ttype DPHY_ATEST_SEL_LANE2;\\\n\ttype DPHY_ATEST_SEL_LANE3;\\\n\ttype DPHY_PRBS_EN;\\\n\ttype DPHY_PRBS_SEL;\\\n\ttype DPHY_SYM1;\\\n\ttype DPHY_SYM2;\\\n\ttype DPHY_SYM3;\\\n\ttype DPHY_SYM4;\\\n\ttype DPHY_SYM5;\\\n\ttype DPHY_SYM6;\\\n\ttype DPHY_SYM7;\\\n\ttype DPHY_SYM8;\\\n\ttype DPHY_SCRAMBLER_BS_COUNT;\\\n\ttype DPHY_SCRAMBLER_ADVANCE;\\\n\ttype DPHY_RX_FAST_TRAINING_CAPABLE;\\\n\ttype DPHY_LOAD_BS_COUNT;\\\n\ttype DPHY_TRAINING_PATTERN_SEL;\\\n\ttype DP_DPHY_HBR2_PATTERN_CONTROL;\\\n\ttype DP_LINK_TRAINING_COMPLETE;\\\n\ttype DP_IDLE_BS_INTERVAL;\\\n\ttype DP_VBID_DISABLE;\\\n\ttype DP_VID_ENHANCED_FRAME_MODE;\\\n\ttype DP_VID_STREAM_ENABLE;\\\n\ttype DP_UDI_LANES;\\\n\ttype DP_SEC_GSP0_LINE_NUM;\\\n\ttype DP_SEC_GSP0_PRIORITY;\\\n\ttype DP_MSE_SAT_SRC0;\\\n\ttype DP_MSE_SAT_SRC1;\\\n\ttype DP_MSE_SAT_SRC2;\\\n\ttype DP_MSE_SAT_SRC3;\\\n\ttype DP_MSE_SAT_SLOT_COUNT0;\\\n\ttype DP_MSE_SAT_SLOT_COUNT1;\\\n\ttype DP_MSE_SAT_SLOT_COUNT2;\\\n\ttype DP_MSE_SAT_SLOT_COUNT3;\\\n\ttype DP_MSE_SAT_UPDATE;\\\n\ttype DP_MSE_16_MTP_KEEPOUT;\\\n\ttype DC_HPD_EN;\\\n\ttype TMDS_CTL0;\\\n\ttype AUX_HPD_SEL;\\\n\ttype AUX_LS_READ_EN;\\\n\ttype AUX_RX_RECEIVE_WINDOW\n\n\n#define DCN20_LINK_ENCODER_DPCS_REG_FIELD_LIST(type) \\\n\t\ttype RDPCS_PHY_DP_TX0_DATA_EN;\\\n\t\ttype RDPCS_PHY_DP_TX1_DATA_EN;\\\n\t\ttype RDPCS_PHY_DP_TX2_DATA_EN;\\\n\t\ttype RDPCS_PHY_DP_TX3_DATA_EN;\\\n\t\ttype RDPCS_PHY_DP_TX0_PSTATE;\\\n\t\ttype RDPCS_PHY_DP_TX1_PSTATE;\\\n\t\ttype RDPCS_PHY_DP_TX2_PSTATE;\\\n\t\ttype RDPCS_PHY_DP_TX3_PSTATE;\\\n\t\ttype RDPCS_PHY_DP_TX0_MPLL_EN;\\\n\t\ttype RDPCS_PHY_DP_TX1_MPLL_EN;\\\n\t\ttype RDPCS_PHY_DP_TX2_MPLL_EN;\\\n\t\ttype RDPCS_PHY_DP_TX3_MPLL_EN;\\\n\t\ttype RDPCS_TX_FIFO_LANE0_EN;\\\n\t\ttype RDPCS_TX_FIFO_LANE1_EN;\\\n\t\ttype RDPCS_TX_FIFO_LANE2_EN;\\\n\t\ttype RDPCS_TX_FIFO_LANE3_EN;\\\n\t\ttype RDPCS_EXT_REFCLK_EN;\\\n\t\ttype RDPCS_TX_FIFO_EN;\\\n\t\ttype UNIPHY_LINK_ENABLE;\\\n\t\ttype UNIPHY_CHANNEL0_XBAR_SOURCE;\\\n\t\ttype UNIPHY_CHANNEL1_XBAR_SOURCE;\\\n\t\ttype UNIPHY_CHANNEL2_XBAR_SOURCE;\\\n\t\ttype UNIPHY_CHANNEL3_XBAR_SOURCE;\\\n\t\ttype UNIPHY_CHANNEL0_INVERT;\\\n\t\ttype UNIPHY_CHANNEL1_INVERT;\\\n\t\ttype UNIPHY_CHANNEL2_INVERT;\\\n\t\ttype UNIPHY_CHANNEL3_INVERT;\\\n\t\ttype UNIPHY_LINK_ENABLE_HPD_MASK;\\\n\t\ttype UNIPHY_LANE_STAGGER_DELAY;\\\n\t\ttype RDPCS_SRAMCLK_BYPASS;\\\n\t\ttype RDPCS_SRAMCLK_EN;\\\n\t\ttype RDPCS_SRAMCLK_CLOCK_ON;\\\n\t\ttype DPCS_TX_FIFO_EN;\\\n\t\ttype RDPCS_PHY_DP_TX0_DISABLE;\\\n\t\ttype RDPCS_PHY_DP_TX1_DISABLE;\\\n\t\ttype RDPCS_PHY_DP_TX2_DISABLE;\\\n\t\ttype RDPCS_PHY_DP_TX3_DISABLE;\\\n\t\ttype RDPCS_PHY_DP_TX0_CLK_RDY;\\\n\t\ttype RDPCS_PHY_DP_TX1_CLK_RDY;\\\n\t\ttype RDPCS_PHY_DP_TX2_CLK_RDY;\\\n\t\ttype RDPCS_PHY_DP_TX3_CLK_RDY;\\\n\t\ttype RDPCS_PHY_DP_TX0_REQ;\\\n\t\ttype RDPCS_PHY_DP_TX1_REQ;\\\n\t\ttype RDPCS_PHY_DP_TX2_REQ;\\\n\t\ttype RDPCS_PHY_DP_TX3_REQ;\\\n\t\ttype RDPCS_PHY_DP_TX0_ACK;\\\n\t\ttype RDPCS_PHY_DP_TX1_ACK;\\\n\t\ttype RDPCS_PHY_DP_TX2_ACK;\\\n\t\ttype RDPCS_PHY_DP_TX3_ACK;\\\n\t\ttype RDPCS_PHY_DP_TX0_RESET;\\\n\t\ttype RDPCS_PHY_DP_TX1_RESET;\\\n\t\ttype RDPCS_PHY_DP_TX2_RESET;\\\n\t\ttype RDPCS_PHY_DP_TX3_RESET;\\\n\t\ttype RDPCS_PHY_RESET;\\\n\t\ttype RDPCS_PHY_CR_MUX_SEL;\\\n\t\ttype RDPCS_PHY_REF_RANGE;\\\n\t\ttype RDPCS_PHY_DP4_POR;\\\n\t\ttype RDPCS_SRAM_BYPASS;\\\n\t\ttype RDPCS_SRAM_EXT_LD_DONE;\\\n\t\ttype RDPCS_PHY_DP_TX0_TERM_CTRL;\\\n\t\ttype RDPCS_PHY_DP_TX1_TERM_CTRL;\\\n\t\ttype RDPCS_PHY_DP_TX2_TERM_CTRL;\\\n\t\ttype RDPCS_PHY_DP_TX3_TERM_CTRL;\\\n\t\ttype RDPCS_PHY_DP_REF_CLK_MPLLB_DIV;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_MULTIPLIER;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_SSC_EN;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_DIV5_CLK_EN;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_TX_CLK_DIV;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_WORD_DIV2_EN;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_FRACN_EN;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_PMIX_EN;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_FRACN_QUOT;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_FRACN_DEN;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_FRACN_REM;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_SSC_UP_SPREAD;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_SSC_STEPSIZE;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_SSC_PEAK;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_DIV_CLK_EN;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_DIV_MULTIPLIER;\\\n\t\ttype RDPCS_PHY_TX_VBOOST_LVL;\\\n\t\ttype RDPCS_PHY_HDMIMODE_ENABLE;\\\n\t\ttype RDPCS_PHY_DP_REF_CLK_EN;\\\n\t\ttype RDPCS_PLL_UPDATE_DATA;\\\n\t\ttype RDPCS_SRAM_INIT_DONE;\\\n\t\ttype RDPCS_TX_CR_ADDR;\\\n\t\ttype RDPCS_TX_CR_DATA;\\\n\t\ttype RDPCS_PHY_HDMI_MPLLB_HDMI_DIV;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_STATE;\\\n\t\ttype RDPCS_PHY_DP_TX0_WIDTH;\\\n\t\ttype RDPCS_PHY_DP_TX0_RATE;\\\n\t\ttype RDPCS_PHY_DP_TX1_WIDTH;\\\n\t\ttype RDPCS_PHY_DP_TX1_RATE;\\\n\t\ttype RDPCS_PHY_DP_TX2_WIDTH;\\\n\t\ttype RDPCS_PHY_DP_TX2_RATE;\\\n\t\ttype RDPCS_PHY_DP_TX3_WIDTH;\\\n\t\ttype RDPCS_PHY_DP_TX3_RATE;\\\n\t\ttype DPCS_SYMCLK_CLOCK_ON;\\\n\t\ttype DPCS_SYMCLK_GATE_DIS;\\\n\t\ttype DPCS_SYMCLK_EN;\\\n\t\ttype RDPCS_SYMCLK_DIV2_CLOCK_ON;\\\n\t\ttype RDPCS_SYMCLK_DIV2_GATE_DIS;\\\n\t\ttype RDPCS_SYMCLK_DIV2_EN;\\\n\t\ttype DPCS_TX_DATA_SWAP;\\\n\t\ttype DPCS_TX_DATA_ORDER_INVERT;\\\n\t\ttype DPCS_TX_FIFO_RD_START_DELAY;\\\n\t\ttype RDPCS_TX_FIFO_RD_START_DELAY;\\\n\t\ttype RDPCS_REG_FIFO_ERROR_MASK;\\\n\t\ttype RDPCS_TX_FIFO_ERROR_MASK;\\\n\t\ttype RDPCS_DPALT_DISABLE_TOGGLE_MASK;\\\n\t\ttype RDPCS_DPALT_4LANE_TOGGLE_MASK;\\\n\t\ttype RDPCS_PHY_DPALT_DP4;\\\n\t\ttype RDPCS_PHY_DPALT_DISABLE;\\\n\t\ttype RDPCS_PHY_DPALT_DISABLE_ACK;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_V2I;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_FREQ_VCO;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_CP_INT_GS;\\\n\t\ttype RDPCS_PHY_RX_VREF_CTRL;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_CP_INT;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_CP_PROP;\\\n\t\ttype RDPCS_PHY_RX_REF_LD_VAL;\\\n\t\ttype RDPCS_PHY_RX_VCO_LD_VAL;\\\n\t\ttype DPCSTX_DEBUG_CONFIG; \\\n\t\ttype RDPCSTX_DEBUG_CONFIG; \\\n\t\ttype RDPCS_PHY_DP_TX0_EQ_MAIN;\\\n\t\ttype RDPCS_PHY_DP_TX0_EQ_PRE;\\\n\t\ttype RDPCS_PHY_DP_TX0_EQ_POST;\\\n\t\ttype RDPCS_PHY_DP_TX1_EQ_MAIN;\\\n\t\ttype RDPCS_PHY_DP_TX1_EQ_PRE;\\\n\t\ttype RDPCS_PHY_DP_TX1_EQ_POST;\\\n\t\ttype RDPCS_PHY_DP_TX2_EQ_MAIN;\\\n\t\ttype RDPCS_PHY_DP_MPLLB_CP_PROP_GS;\\\n\t\ttype RDPCS_PHY_DP_TX2_EQ_PRE;\\\n\t\ttype RDPCS_PHY_DP_TX2_EQ_POST;\\\n\t\ttype RDPCS_PHY_DP_TX3_EQ_MAIN;\\\n\t\ttype RDPCS_PHY_DCO_RANGE;\\\n\t\ttype RDPCS_PHY_DCO_FINETUNE;\\\n\t\ttype RDPCS_PHY_DP_TX3_EQ_PRE;\\\n\t\ttype RDPCS_PHY_DP_TX3_EQ_POST;\\\n\t\ttype RDPCS_PHY_SUP_PRE_HP;\\\n\t\ttype RDPCS_PHY_DP_TX0_VREGDRV_BYP;\\\n\t\ttype RDPCS_PHY_DP_TX1_VREGDRV_BYP;\\\n\t\ttype RDPCS_PHY_DP_TX2_VREGDRV_BYP;\\\n\t\ttype RDPCS_PHY_DP_TX3_VREGDRV_BYP;\\\n\t\ttype RDPCS_DMCU_DPALT_DIS_BLOCK_REG;\\\n\t\ttype UNIPHYA_SOFT_RESET;\\\n\t\ttype UNIPHYB_SOFT_RESET;\\\n\t\ttype UNIPHYC_SOFT_RESET;\\\n\t\ttype UNIPHYD_SOFT_RESET;\\\n\t\ttype UNIPHYE_SOFT_RESET;\\\n\t\ttype UNIPHYF_SOFT_RESET\n\n#define DCN20_LINK_ENCODER_REG_FIELD_LIST(type) \\\n\ttype DIG_LANE0EN;\\\n\ttype DIG_LANE1EN;\\\n\ttype DIG_LANE2EN;\\\n\ttype DIG_LANE3EN;\\\n\ttype DIG_CLK_EN;\\\n\ttype SYMCLKA_CLOCK_ENABLE;\\\n\ttype DPHY_FEC_EN;\\\n\ttype DPHY_FEC_READY_SHADOW;\\\n\ttype DPHY_FEC_ACTIVE_STATUS;\\\n\tDCN20_LINK_ENCODER_DPCS_REG_FIELD_LIST(type);\\\n\ttype VCO_LD_VAL_OVRD;\\\n\ttype VCO_LD_VAL_OVRD_EN;\\\n\ttype REF_LD_VAL_OVRD;\\\n\ttype REF_LD_VAL_OVRD_EN;\\\n\ttype AUX_RX_START_WINDOW; \\\n\ttype AUX_RX_HALF_SYM_DETECT_LEN; \\\n\ttype AUX_RX_TRANSITION_FILTER_EN; \\\n\ttype AUX_RX_ALLOW_BELOW_THRESHOLD_PHASE_DETECT; \\\n\ttype AUX_RX_ALLOW_BELOW_THRESHOLD_START; \\\n\ttype AUX_RX_ALLOW_BELOW_THRESHOLD_STOP; \\\n\ttype AUX_RX_PHASE_DETECT_LEN; \\\n\ttype AUX_RX_DETECTION_THRESHOLD; \\\n\ttype AUX_TX_PRECHARGE_LEN; \\\n\ttype AUX_TX_PRECHARGE_SYMBOLS; \\\n\ttype AUX_MODE_DET_CHECK_DELAY;\\\n\ttype DPCS_DBG_CBUS_DIS;\\\n\ttype AUX_RX_PRECHARGE_SKIP;\\\n\ttype AUX_RX_TIMEOUT_LEN;\\\n\ttype AUX_RX_TIMEOUT_LEN_MUL\n\n#define DCN30_LINK_ENCODER_REG_FIELD_LIST(type) \\\n\ttype TMDS_SYNC_DCBAL_EN;\\\n\ttype PHY_HPO_DIG_SRC_SEL;\\\n\ttype PHY_HPO_ENC_SRC_SEL;\\\n\ttype DPCS_TX_HDMI_FRL_MODE;\\\n\ttype DPCS_TX_DATA_SWAP_10_BIT;\\\n\ttype DPCS_TX_DATA_ORDER_INVERT_18_BIT;\\\n\ttype RDPCS_TX_CLK_EN\n\n#define DCN31_LINK_ENCODER_REG_FIELD_LIST(type) \\\n\ttype ENC_TYPE_SEL;\\\n\ttype HPO_DP_ENC_SEL;\\\n\ttype HPO_HDMI_ENC_SEL\n\n#define DCN32_LINK_ENCODER_REG_FIELD_LIST(type) \\\n\ttype DIG_FIFO_OUTPUT_PIXEL_MODE\n\nstruct dcn10_link_enc_shift {\n\tDCN_LINK_ENCODER_REG_FIELD_LIST(uint8_t);\n\tDCN20_LINK_ENCODER_REG_FIELD_LIST(uint8_t);\n\tDCN30_LINK_ENCODER_REG_FIELD_LIST(uint8_t);\n\tDCN31_LINK_ENCODER_REG_FIELD_LIST(uint8_t);\n\tDCN32_LINK_ENCODER_REG_FIELD_LIST(uint8_t);\n};\n\nstruct dcn10_link_enc_mask {\n\tDCN_LINK_ENCODER_REG_FIELD_LIST(uint32_t);\n\tDCN20_LINK_ENCODER_REG_FIELD_LIST(uint32_t);\n\tDCN30_LINK_ENCODER_REG_FIELD_LIST(uint32_t);\n\tDCN31_LINK_ENCODER_REG_FIELD_LIST(uint32_t);\n\tDCN32_LINK_ENCODER_REG_FIELD_LIST(uint32_t);\n};\n\nstruct dcn10_link_encoder {\n\tstruct link_encoder base;\n\tconst struct dcn10_link_enc_registers *link_regs;\n\tconst struct dcn10_link_enc_aux_registers *aux_regs;\n\tconst struct dcn10_link_enc_hpd_registers *hpd_regs;\n\tconst struct dcn10_link_enc_shift *link_shift;\n\tconst struct dcn10_link_enc_mask *link_mask;\n};\n\n\nvoid dcn10_link_encoder_construct(\n\tstruct dcn10_link_encoder *enc10,\n\tconst struct encoder_init_data *init_data,\n\tconst struct encoder_feature_support *enc_features,\n\tconst struct dcn10_link_enc_registers *link_regs,\n\tconst struct dcn10_link_enc_aux_registers *aux_regs,\n\tconst struct dcn10_link_enc_hpd_registers *hpd_regs,\n\tconst struct dcn10_link_enc_shift *link_shift,\n\tconst struct dcn10_link_enc_mask *link_mask);\n\nbool dcn10_link_encoder_validate_dvi_output(\n\tconst struct dcn10_link_encoder *enc10,\n\tenum signal_type connector_signal,\n\tenum signal_type signal,\n\tconst struct dc_crtc_timing *crtc_timing);\n\nbool dcn10_link_encoder_validate_rgb_output(\n\tconst struct dcn10_link_encoder *enc10,\n\tconst struct dc_crtc_timing *crtc_timing);\n\nbool dcn10_link_encoder_validate_dp_output(\n\tconst struct dcn10_link_encoder *enc10,\n\tconst struct dc_crtc_timing *crtc_timing);\n\nbool dcn10_link_encoder_validate_wireless_output(\n\tconst struct dcn10_link_encoder *enc10,\n\tconst struct dc_crtc_timing *crtc_timing);\n\nbool dcn10_link_encoder_validate_output_with_stream(\n\tstruct link_encoder *enc,\n\tconst struct dc_stream_state *stream);\n\n \n\n    \nvoid dcn10_link_encoder_hw_init(struct link_encoder *enc);\n\nvoid dcn10_link_encoder_destroy(struct link_encoder **enc);\n\n \n \nvoid dcn10_link_encoder_setup(\n\tstruct link_encoder *enc,\n\tenum signal_type signal);\n\nvoid enc1_configure_encoder(\n\tstruct dcn10_link_encoder *enc10,\n\tconst struct dc_link_settings *link_settings);\n\n \n \nvoid dcn10_link_encoder_enable_tmds_output(\n\tstruct link_encoder *enc,\n\tenum clock_source_id clock_source,\n\tenum dc_color_depth color_depth,\n\tenum signal_type signal,\n\tuint32_t pixel_clock);\n\nvoid dcn10_link_encoder_enable_tmds_output_with_clk_pattern_wa(\n\tstruct link_encoder *enc,\n\tenum clock_source_id clock_source,\n\tenum dc_color_depth color_depth,\n\tenum signal_type signal,\n\tuint32_t pixel_clock);\n\n \nvoid dcn10_link_encoder_enable_dp_output(\n\tstruct link_encoder *enc,\n\tconst struct dc_link_settings *link_settings,\n\tenum clock_source_id clock_source);\n\n \nvoid dcn10_link_encoder_enable_dp_mst_output(\n\tstruct link_encoder *enc,\n\tconst struct dc_link_settings *link_settings,\n\tenum clock_source_id clock_source);\n\n \nvoid dcn10_link_encoder_disable_output(\n\tstruct link_encoder *enc,\n\tenum signal_type signal);\n\n \nvoid dcn10_link_encoder_dp_set_lane_settings(\n\tstruct link_encoder *enc,\n\tconst struct dc_link_settings *link_settings,\n\tconst struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX]);\n\nvoid dcn10_link_encoder_dp_set_phy_pattern(\n\tstruct link_encoder *enc,\n\tconst struct encoder_set_dp_phy_pattern_param *param);\n\n \nvoid dcn10_link_encoder_update_mst_stream_allocation_table(\n\tstruct link_encoder *enc,\n\tconst struct link_mst_stream_allocation_table *table);\n\nvoid dcn10_link_encoder_connect_dig_be_to_fe(\n\tstruct link_encoder *enc,\n\tenum engine_id engine,\n\tbool connect);\n\nvoid dcn10_link_encoder_set_dp_phy_pattern_training_pattern(\n\tstruct link_encoder *enc,\n\tuint32_t index);\n\nvoid dcn10_link_encoder_enable_hpd(struct link_encoder *enc);\n\nvoid dcn10_link_encoder_disable_hpd(struct link_encoder *enc);\n\nvoid dcn10_psr_program_dp_dphy_fast_training(struct link_encoder *enc,\n\t\t\tbool exit_link_training_required);\n\nvoid dcn10_psr_program_secondary_packet(struct link_encoder *enc,\n\t\t\tunsigned int sdp_transmit_line_num_deadline);\n\nbool dcn10_is_dig_enabled(struct link_encoder *enc);\n\nunsigned int dcn10_get_dig_frontend(struct link_encoder *enc);\n\nvoid dcn10_aux_initialize(struct dcn10_link_encoder *enc10);\n\nenum signal_type dcn10_get_dig_mode(\n\tstruct link_encoder *enc);\n\nvoid dcn10_link_encoder_get_max_link_cap(struct link_encoder *enc,\n\tstruct dc_link_settings *link_settings);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}