<profile>

<section name = "Vitis HLS Report for 'fiat_25519_carry_square'" level="0">
<item name = "Date">Fri May 10 12:42:03 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D3</item>
<item name = "Solution">comb_25 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">88, 88, 0.880 us, 0.880 us, 89, 89, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_445">fiat_25519_carry_square_Pipeline_1, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_451">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 13, 13, 0.130 us, 0.130 us, 13, 13, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_459">fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, 10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_468">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 5, 5, 50.000 ns, 50.000 ns, 5, 5, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_476">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, 7, 7, 70.000 ns, 70.000 ns, 7, 7, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_484">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 13, 13, 0.130 us, 0.130 us, 13, 13, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 3901, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 158, 1260, 2607, 0</column>
<column name="Memory">0, -, 374, 20, 0</column>
<column name="Multiplexer">-, -, -, 1162, -</column>
<column name="Register">-, -, 2430, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 6, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_445">fiat_25519_carry_square_Pipeline_1, 0, 0, 6, 51, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_451">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 0, 0, 50, 75, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_484">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 0, 0, 37, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_459">fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, 0, 4, 46, 207, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_468">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 0, 8, 45, 294, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_476">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, 0, 4, 70, 170, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 4, 0, 830, 694, 0</column>
<column name="mul_32ns_32ns_63_1_1_U32">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U33">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U34">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U35">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U36">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U37">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U38">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U39">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U40">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U41">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U42">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U43">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U44">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U45">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U46">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U47">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U48">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U49">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U50">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U51">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U52">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U53">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U54">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U55">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U56">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U57">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U58">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U59">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U60">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U61">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U62">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U63">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U64">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U65">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32s_6ns_32_1_1_U67">mul_32s_6ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U66">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_39ns_6ns_44_1_1_U68">mul_39ns_6ns_44_1_1, 0, 2, 0, 27, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="arg1_r_U">arg1_r_RAM_AUTO_1R1W, 0, 64, 5, 0, 10, 32, 1, 320</column>
<column name="arr_U">arr_RAM_AUTO_1R1W, 0, 128, 5, 0, 5, 64, 1, 320</column>
<column name="arr_1_U">arr_RAM_AUTO_1R1W, 0, 128, 5, 0, 5, 64, 1, 320</column>
<column name="out1_w_U">out1_w_RAM_AUTO_1R1W, 0, 54, 5, 0, 10, 27, 1, 270</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln100_1_fu_1241_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln100_2_fu_1247_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln100_fu_1252_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln105_1_fu_1258_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln105_2_fu_1264_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln105_fu_1378_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln106_1_fu_1386_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln106_fu_1390_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln113_10_fu_1289_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln113_11_fu_1278_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln113_12_fu_1284_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln113_1_fu_1399_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_2_fu_1428_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_3_fu_1458_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_4_fu_1488_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_5_fu_1517_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_6_fu_1546_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_7_fu_1645_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_8_fu_1674_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_9_fu_1698_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln113_fu_1319_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln114_1_fu_1753_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln114_2_fu_1351_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln114_3_fu_1345_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln114_fu_1711_p2">+, 0, 0, 51, 44, 44</column>
<column name="add_ln115_1_fu_1787_p2">+, 0, 0, 34, 27, 27</column>
<column name="add_ln115_2_fu_1579_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln115_3_fu_1575_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln115_fu_1766_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln116_1_fu_1585_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln116_fu_1591_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln117_1_fu_1596_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln117_fu_1602_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln118_1_fu_1608_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln118_fu_1613_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln119_1_fu_1618_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln119_fu_1623_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln120_1_fu_1629_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln120_fu_1727_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln121_1_fu_1732_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln121_fu_1736_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln122_fu_1742_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln61_1_fu_1044_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln61_2_fu_1058_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln61_3_fu_1068_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln61_4_fu_1638_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln61_fu_1038_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln62_1_fu_1080_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln62_2_fu_1100_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln62_3_fu_1106_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln62_4_fu_1086_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln62_5_fu_1361_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln62_fu_1074_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln64_1_fu_1118_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln64_2_fu_1128_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln64_fu_1112_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln77_1_fu_995_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln77_2_fu_1001_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln77_3_fu_1007_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln77_4_fu_1013_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln77_fu_1027_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln78_1_fu_1634_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln78_fu_1033_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln82_1_fu_1134_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln82_fu_1140_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln83_fu_1369_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln88_1_fu_1150_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln88_2_fu_1156_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln88_fu_1170_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln89_1_fu_1374_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln89_fu_1180_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln93_1_fu_1186_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln93_fu_1192_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln94_fu_1206_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln97_fu_717_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_state11_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">189, 42, 1, 42</column>
<column name="arg1_r_address0">59, 11, 4, 44</column>
<column name="arg1_r_address1">37, 7, 4, 28</column>
<column name="arg1_r_ce0">31, 6, 1, 6</column>
<column name="arg1_r_ce1">20, 4, 1, 4</column>
<column name="arg1_r_we0">9, 2, 1, 2</column>
<column name="arr_1_address0">49, 9, 3, 27</column>
<column name="arr_1_address1">43, 8, 3, 24</column>
<column name="arr_1_ce0">26, 5, 1, 5</column>
<column name="arr_1_ce1">20, 4, 1, 4</column>
<column name="arr_1_d0">26, 5, 64, 320</column>
<column name="arr_1_d1">26, 5, 64, 320</column>
<column name="arr_1_we0">26, 5, 1, 5</column>
<column name="arr_address0">49, 9, 3, 27</column>
<column name="arr_address1">43, 8, 3, 24</column>
<column name="arr_ce0">26, 5, 1, 5</column>
<column name="arr_ce1">20, 4, 1, 4</column>
<column name="arr_d0">37, 7, 64, 448</column>
<column name="arr_d1">14, 3, 64, 192</column>
<column name="arr_we0">26, 5, 1, 5</column>
<column name="grp_fu_512_p0">14, 3, 32, 96</column>
<column name="grp_fu_512_p1">14, 3, 32, 96</column>
<column name="grp_fu_516_p0">14, 3, 32, 96</column>
<column name="grp_fu_516_p1">14, 3, 32, 96</column>
<column name="grp_fu_628_p0">20, 4, 32, 128</column>
<column name="grp_fu_628_p1">14, 3, 7, 21</column>
<column name="mem_ARADDR">14, 3, 64, 192</column>
<column name="mem_ARLEN">14, 3, 32, 96</column>
<column name="mem_ARVALID">14, 3, 1, 3</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">9, 2, 1, 2</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="out1_w_address0">37, 7, 4, 28</column>
<column name="out1_w_address1">31, 6, 4, 24</column>
<column name="out1_w_ce0">14, 3, 1, 3</column>
<column name="out1_w_d0">31, 6, 27, 162</column>
<column name="out1_w_d1">31, 6, 27, 162</column>
<column name="reg_651">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln100_reg_2162">64, 0, 64, 0</column>
<column name="add_ln105_1_reg_2167">64, 0, 64, 0</column>
<column name="add_ln105_2_reg_2172">64, 0, 64, 0</column>
<column name="add_ln106_reg_2217">64, 0, 64, 0</column>
<column name="add_ln113_10_reg_2187">26, 0, 26, 0</column>
<column name="add_ln114_2_reg_2203">25, 0, 25, 0</column>
<column name="add_ln115_2_reg_2237">26, 0, 26, 0</column>
<column name="add_ln116_reg_2242">25, 0, 25, 0</column>
<column name="add_ln117_reg_2247">26, 0, 26, 0</column>
<column name="add_ln118_reg_2252">25, 0, 25, 0</column>
<column name="add_ln119_reg_2257">26, 0, 26, 0</column>
<column name="add_ln120_1_reg_2262">25, 0, 25, 0</column>
<column name="add_ln120_reg_2273">25, 0, 25, 0</column>
<column name="add_ln121_reg_2278">26, 0, 26, 0</column>
<column name="add_ln122_reg_2283">25, 0, 25, 0</column>
<column name="add_ln61_3_reg_2099">64, 0, 64, 0</column>
<column name="add_ln62_3_reg_2115">64, 0, 64, 0</column>
<column name="add_ln64_2_reg_2125">64, 0, 64, 0</column>
<column name="add_ln78_reg_2078">64, 0, 64, 0</column>
<column name="add_ln82_reg_2131">64, 0, 64, 0</column>
<column name="add_ln83_reg_2212">64, 0, 64, 0</column>
<column name="add_ln89_reg_2156">64, 0, 64, 0</column>
<column name="add_ln97_reg_2046">64, 0, 64, 0</column>
<column name="ap_CS_fsm">41, 0, 41, 0</column>
<column name="arg1_r_load_1_reg_1877">32, 0, 32, 0</column>
<column name="arg1_r_load_4_reg_1904">32, 0, 32, 0</column>
<column name="arg1_r_load_5_reg_1938">32, 0, 32, 0</column>
<column name="arg1_r_load_6_reg_1945">32, 0, 32, 0</column>
<column name="arg1_r_load_8_reg_1980">32, 0, 32, 0</column>
<column name="arg1_r_load_reg_1860">32, 0, 32, 0</column>
<column name="arr_load_1_reg_2031">64, 0, 64, 0</column>
<column name="arr_load_reg_2021">64, 0, 64, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_445_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_451_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_484_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_459_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_468_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_476_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln113_1_reg_2193">39, 0, 39, 0</column>
<column name="lshr_ln113_7_reg_2222">39, 0, 39, 0</column>
<column name="mul16_reg_1865">32, 0, 32, 0</column>
<column name="mul244_reg_1997">32, 0, 32, 0</column>
<column name="mul45_reg_1883">32, 0, 32, 0</column>
<column name="reg_646">64, 0, 64, 0</column>
<column name="reg_651">32, 0, 32, 0</column>
<column name="reg_656">32, 0, 32, 0</column>
<column name="tmp_s_reg_2267">18, 0, 18, 0</column>
<column name="trunc_ln105_1_reg_2182">26, 0, 26, 0</column>
<column name="trunc_ln105_reg_2177">26, 0, 26, 0</column>
<column name="trunc_ln113_2_reg_2198">26, 0, 26, 0</column>
<column name="trunc_ln113_8_reg_2227">26, 0, 26, 0</column>
<column name="trunc_ln113_reg_2232">25, 0, 25, 0</column>
<column name="trunc_ln4_reg_1844">62, 0, 62, 0</column>
<column name="trunc_ln61_1_reg_2089">25, 0, 25, 0</column>
<column name="trunc_ln61_2_reg_2094">25, 0, 25, 0</column>
<column name="trunc_ln61_reg_2084">25, 0, 25, 0</column>
<column name="trunc_ln62_1_reg_2110">26, 0, 26, 0</column>
<column name="trunc_ln62_2_reg_2036">26, 0, 26, 0</column>
<column name="trunc_ln62_reg_2105">26, 0, 26, 0</column>
<column name="trunc_ln64_1_reg_2120">25, 0, 25, 0</column>
<column name="trunc_ln64_reg_2041">25, 0, 25, 0</column>
<column name="trunc_ln77_1_reg_2073">26, 0, 26, 0</column>
<column name="trunc_ln77_reg_2068">26, 0, 26, 0</column>
<column name="trunc_ln78_reg_2026">26, 0, 26, 0</column>
<column name="trunc_ln83_1_reg_2136">25, 0, 25, 0</column>
<column name="trunc_ln88_1_reg_2146">26, 0, 26, 0</column>
<column name="trunc_ln88_reg_2141">26, 0, 26, 0</column>
<column name="trunc_ln89_reg_2151">26, 0, 26, 0</column>
<column name="trunc_ln98_1_reg_2051">26, 0, 26, 0</column>
<column name="trunc_ln_reg_1838">62, 0, 62, 0</column>
<column name="zext_ln60_reg_1968">32, 0, 64, 32</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
