{"vcs1":{"timestamp_begin":1747462643.265621070, "rt":0.26, "ut":0.12, "st":0.05}}
{"vcselab":{"timestamp_begin":1747462643.578832899, "rt":0.19, "ut":0.15, "st":0.01}}
{"link":{"timestamp_begin":1747462643.806953794, "rt":0.15, "ut":0.11, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747462643.057645671}
{"VCS_COMP_START_TIME": 1747462643.057645671}
{"VCS_COMP_END_TIME": 1747462644.001558303}
{"VCS_USER_OPTIONS": "-sverilog register.v ../tb/register_tb.v"}
{"vcs1": {"peak_mem": 3301128}}
{"stitch_vcselab": {"peak_mem": 3301167}}
