

================================================================
== Vitis HLS Report for 'float_rmsnorm_Pipeline_rms_loop_0'
================================================================
* Date:           Fri Oct  3 15:43:17 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      309|      309|  3.090 us|  3.090 us|  309|  309|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rms_loop_0  |      307|      307|        23|          3|          1|    96|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 3, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sum_sq = alloca i32 1"   --->   Operation 26 'alloca' 'sum_sq' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 27 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_31, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_30, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_29, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_28, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_27, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_26, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_25, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_24, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_23, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_22, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_21, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_20, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_19, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_18, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_17, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_16, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_15, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_14, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_13, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_12, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_11, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_9, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_8, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %idx"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum_sq"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.7"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%i = load i10 %idx" [activation_accelerator.cpp:297]   --->   Operation 63 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.91ns)   --->   "%icmp_ln288 = icmp_ult  i10 %i, i10 768" [activation_accelerator.cpp:288]   --->   Operation 64 'icmp' 'icmp_ln288' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 96, i64 96, i64 96"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288, void %for.end26.exitStub, void %for.inc.7.split" [activation_accelerator.cpp:288]   --->   Operation 66 'br' 'br_ln288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %i, i32 5, i32 9" [activation_accelerator.cpp:297]   --->   Operation 67 'partselect' 'lshr_ln' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i5 %lshr_ln" [activation_accelerator.cpp:297]   --->   Operation 68 'zext' 'zext_ln297' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 69 'getelementptr' 'x_0_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 70 'getelementptr' 'x_8_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%x_16_addr = getelementptr i32 %x_16, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 71 'getelementptr' 'x_16_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%x_24_addr = getelementptr i32 %x_24, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 72 'getelementptr' 'x_24_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln297 = trunc i10 %i" [activation_accelerator.cpp:297]   --->   Operation 73 'trunc' 'trunc_ln297' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.23ns)   --->   "%x_0_load = load i5 %x_0_addr" [activation_accelerator.cpp:297]   --->   Operation 74 'load' 'x_0_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 75 [2/2] (1.23ns)   --->   "%x_8_load = load i5 %x_8_addr" [activation_accelerator.cpp:297]   --->   Operation 75 'load' 'x_8_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 76 [2/2] (1.23ns)   --->   "%x_16_load = load i5 %x_16_addr" [activation_accelerator.cpp:297]   --->   Operation 76 'load' 'x_16_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 77 [2/2] (1.23ns)   --->   "%x_24_load = load i5 %x_24_addr" [activation_accelerator.cpp:297]   --->   Operation 77 'load' 'x_24_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 78 'getelementptr' 'x_1_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 79 'getelementptr' 'x_9_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%x_17_addr = getelementptr i32 %x_17, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 80 'getelementptr' 'x_17_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%x_25_addr = getelementptr i32 %x_25, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 81 'getelementptr' 'x_25_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.23ns)   --->   "%x_1_load = load i5 %x_1_addr" [activation_accelerator.cpp:297]   --->   Operation 82 'load' 'x_1_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 83 [2/2] (1.23ns)   --->   "%x_9_load = load i5 %x_9_addr" [activation_accelerator.cpp:297]   --->   Operation 83 'load' 'x_9_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 84 [2/2] (1.23ns)   --->   "%x_17_load = load i5 %x_17_addr" [activation_accelerator.cpp:297]   --->   Operation 84 'load' 'x_17_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 85 [2/2] (1.23ns)   --->   "%x_25_load = load i5 %x_25_addr" [activation_accelerator.cpp:297]   --->   Operation 85 'load' 'x_25_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 86 'getelementptr' 'x_2_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 87 'getelementptr' 'x_10_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%x_18_addr = getelementptr i32 %x_18, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 88 'getelementptr' 'x_18_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%x_26_addr = getelementptr i32 %x_26, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 89 'getelementptr' 'x_26_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%x_2_load = load i5 %x_2_addr" [activation_accelerator.cpp:297]   --->   Operation 90 'load' 'x_2_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 91 [2/2] (1.23ns)   --->   "%x_10_load = load i5 %x_10_addr" [activation_accelerator.cpp:297]   --->   Operation 91 'load' 'x_10_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%x_18_load = load i5 %x_18_addr" [activation_accelerator.cpp:297]   --->   Operation 92 'load' 'x_18_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 93 [2/2] (1.23ns)   --->   "%x_26_load = load i5 %x_26_addr" [activation_accelerator.cpp:297]   --->   Operation 93 'load' 'x_26_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 94 'getelementptr' 'x_3_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 95 'getelementptr' 'x_11_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%x_19_addr = getelementptr i32 %x_19, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 96 'getelementptr' 'x_19_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%x_27_addr = getelementptr i32 %x_27, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 97 'getelementptr' 'x_27_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%x_3_load = load i5 %x_3_addr" [activation_accelerator.cpp:297]   --->   Operation 98 'load' 'x_3_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 99 [2/2] (1.23ns)   --->   "%x_11_load = load i5 %x_11_addr" [activation_accelerator.cpp:297]   --->   Operation 99 'load' 'x_11_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 100 [2/2] (1.23ns)   --->   "%x_19_load = load i5 %x_19_addr" [activation_accelerator.cpp:297]   --->   Operation 100 'load' 'x_19_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 101 [2/2] (1.23ns)   --->   "%x_27_load = load i5 %x_27_addr" [activation_accelerator.cpp:297]   --->   Operation 101 'load' 'x_27_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 102 'getelementptr' 'x_4_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 103 'getelementptr' 'x_12_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%x_20_addr = getelementptr i32 %x_20, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 104 'getelementptr' 'x_20_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%x_28_addr = getelementptr i32 %x_28, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 105 'getelementptr' 'x_28_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (1.23ns)   --->   "%x_4_load = load i5 %x_4_addr" [activation_accelerator.cpp:297]   --->   Operation 106 'load' 'x_4_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 107 [2/2] (1.23ns)   --->   "%x_12_load = load i5 %x_12_addr" [activation_accelerator.cpp:297]   --->   Operation 107 'load' 'x_12_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%x_20_load = load i5 %x_20_addr" [activation_accelerator.cpp:297]   --->   Operation 108 'load' 'x_20_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%x_28_load = load i5 %x_28_addr" [activation_accelerator.cpp:297]   --->   Operation 109 'load' 'x_28_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 110 'getelementptr' 'x_5_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 111 'getelementptr' 'x_13_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%x_21_addr = getelementptr i32 %x_21, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 112 'getelementptr' 'x_21_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%x_29_addr = getelementptr i32 %x_29, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 113 'getelementptr' 'x_29_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (1.23ns)   --->   "%x_5_load = load i5 %x_5_addr" [activation_accelerator.cpp:297]   --->   Operation 114 'load' 'x_5_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 115 [2/2] (1.23ns)   --->   "%x_13_load = load i5 %x_13_addr" [activation_accelerator.cpp:297]   --->   Operation 115 'load' 'x_13_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 116 [2/2] (1.23ns)   --->   "%x_21_load = load i5 %x_21_addr" [activation_accelerator.cpp:297]   --->   Operation 116 'load' 'x_21_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 117 [2/2] (1.23ns)   --->   "%x_29_load = load i5 %x_29_addr" [activation_accelerator.cpp:297]   --->   Operation 117 'load' 'x_29_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 118 'getelementptr' 'x_6_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 119 'getelementptr' 'x_14_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%x_22_addr = getelementptr i32 %x_22, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 120 'getelementptr' 'x_22_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%x_30_addr = getelementptr i32 %x_30, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 121 'getelementptr' 'x_30_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (1.23ns)   --->   "%x_6_load = load i5 %x_6_addr" [activation_accelerator.cpp:297]   --->   Operation 122 'load' 'x_6_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 123 [2/2] (1.23ns)   --->   "%x_14_load = load i5 %x_14_addr" [activation_accelerator.cpp:297]   --->   Operation 123 'load' 'x_14_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 124 [2/2] (1.23ns)   --->   "%x_22_load = load i5 %x_22_addr" [activation_accelerator.cpp:297]   --->   Operation 124 'load' 'x_22_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 125 [2/2] (1.23ns)   --->   "%x_30_load = load i5 %x_30_addr" [activation_accelerator.cpp:297]   --->   Operation 125 'load' 'x_30_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 126 'getelementptr' 'x_7_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 127 'getelementptr' 'x_15_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%x_23_addr = getelementptr i32 %x_23, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 128 'getelementptr' 'x_23_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%x_31_addr = getelementptr i32 %x_31, i64 0, i64 %zext_ln297" [activation_accelerator.cpp:297]   --->   Operation 129 'getelementptr' 'x_31_addr' <Predicate = (icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (1.23ns)   --->   "%x_7_load = load i5 %x_7_addr" [activation_accelerator.cpp:297]   --->   Operation 130 'load' 'x_7_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 131 [2/2] (1.23ns)   --->   "%x_15_load = load i5 %x_15_addr" [activation_accelerator.cpp:297]   --->   Operation 131 'load' 'x_15_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 132 [2/2] (1.23ns)   --->   "%x_23_load = load i5 %x_23_addr" [activation_accelerator.cpp:297]   --->   Operation 132 'load' 'x_23_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 133 [2/2] (1.23ns)   --->   "%x_31_load = load i5 %x_31_addr" [activation_accelerator.cpp:297]   --->   Operation 133 'load' 'x_31_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 134 [1/1] (0.78ns)   --->   "%add_ln288 = add i10 %i, i10 8" [activation_accelerator.cpp:288]   --->   Operation 134 'add' 'add_ln288' <Predicate = (icmp_ln288)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln288 = store i10 %add_ln288, i10 %idx" [activation_accelerator.cpp:288]   --->   Operation 135 'store' 'store_ln288' <Predicate = (icmp_ln288)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.11>
ST_2 : Operation 136 [1/2] (1.23ns)   --->   "%x_0_load = load i5 %x_0_addr" [activation_accelerator.cpp:297]   --->   Operation 136 'load' 'x_0_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 137 [1/2] (1.23ns)   --->   "%x_8_load = load i5 %x_8_addr" [activation_accelerator.cpp:297]   --->   Operation 137 'load' 'x_8_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 138 [1/2] (1.23ns)   --->   "%x_16_load = load i5 %x_16_addr" [activation_accelerator.cpp:297]   --->   Operation 138 'load' 'x_16_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 139 [1/2] (1.23ns)   --->   "%x_24_load = load i5 %x_24_addr" [activation_accelerator.cpp:297]   --->   Operation 139 'load' 'x_24_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 140 [1/1] (0.87ns)   --->   "%v = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_0_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_8_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_16_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_24_load, i5 %trunc_ln297" [activation_accelerator.cpp:297]   --->   Operation 140 'mux' 'v' <Predicate = (icmp_ln288)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/2] (1.23ns)   --->   "%x_1_load = load i5 %x_1_addr" [activation_accelerator.cpp:297]   --->   Operation 141 'load' 'x_1_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 142 [1/2] (1.23ns)   --->   "%x_9_load = load i5 %x_9_addr" [activation_accelerator.cpp:297]   --->   Operation 142 'load' 'x_9_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 143 [1/2] (1.23ns)   --->   "%x_17_load = load i5 %x_17_addr" [activation_accelerator.cpp:297]   --->   Operation 143 'load' 'x_17_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 144 [1/2] (1.23ns)   --->   "%x_25_load = load i5 %x_25_addr" [activation_accelerator.cpp:297]   --->   Operation 144 'load' 'x_25_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 145 [1/1] (0.87ns)   --->   "%v_1 = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_1_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_9_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_17_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_25_load, i5 %trunc_ln297" [activation_accelerator.cpp:297]   --->   Operation 145 'mux' 'v_1' <Predicate = (icmp_ln288)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/2] (1.23ns)   --->   "%x_2_load = load i5 %x_2_addr" [activation_accelerator.cpp:297]   --->   Operation 146 'load' 'x_2_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 147 [1/2] (1.23ns)   --->   "%x_10_load = load i5 %x_10_addr" [activation_accelerator.cpp:297]   --->   Operation 147 'load' 'x_10_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 148 [1/2] (1.23ns)   --->   "%x_18_load = load i5 %x_18_addr" [activation_accelerator.cpp:297]   --->   Operation 148 'load' 'x_18_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 149 [1/2] (1.23ns)   --->   "%x_26_load = load i5 %x_26_addr" [activation_accelerator.cpp:297]   --->   Operation 149 'load' 'x_26_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 150 [1/1] (0.87ns)   --->   "%v_2 = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_2_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_10_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_18_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_26_load, i5 %trunc_ln297" [activation_accelerator.cpp:297]   --->   Operation 150 'mux' 'v_2' <Predicate = (icmp_ln288)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/2] (1.23ns)   --->   "%x_3_load = load i5 %x_3_addr" [activation_accelerator.cpp:297]   --->   Operation 151 'load' 'x_3_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 152 [1/2] (1.23ns)   --->   "%x_11_load = load i5 %x_11_addr" [activation_accelerator.cpp:297]   --->   Operation 152 'load' 'x_11_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 153 [1/2] (1.23ns)   --->   "%x_19_load = load i5 %x_19_addr" [activation_accelerator.cpp:297]   --->   Operation 153 'load' 'x_19_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 154 [1/2] (1.23ns)   --->   "%x_27_load = load i5 %x_27_addr" [activation_accelerator.cpp:297]   --->   Operation 154 'load' 'x_27_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 155 [1/1] (0.87ns)   --->   "%v_3 = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_3_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_11_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_19_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_27_load, i5 %trunc_ln297" [activation_accelerator.cpp:297]   --->   Operation 155 'mux' 'v_3' <Predicate = (icmp_ln288)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/2] (1.23ns)   --->   "%x_4_load = load i5 %x_4_addr" [activation_accelerator.cpp:297]   --->   Operation 156 'load' 'x_4_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 157 [1/2] (1.23ns)   --->   "%x_12_load = load i5 %x_12_addr" [activation_accelerator.cpp:297]   --->   Operation 157 'load' 'x_12_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 158 [1/2] (1.23ns)   --->   "%x_20_load = load i5 %x_20_addr" [activation_accelerator.cpp:297]   --->   Operation 158 'load' 'x_20_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 159 [1/2] (1.23ns)   --->   "%x_28_load = load i5 %x_28_addr" [activation_accelerator.cpp:297]   --->   Operation 159 'load' 'x_28_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 160 [1/1] (0.87ns)   --->   "%v_4 = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_4_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_12_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_20_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_28_load, i5 %trunc_ln297" [activation_accelerator.cpp:297]   --->   Operation 160 'mux' 'v_4' <Predicate = (icmp_ln288)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/2] (1.23ns)   --->   "%x_5_load = load i5 %x_5_addr" [activation_accelerator.cpp:297]   --->   Operation 161 'load' 'x_5_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 162 [1/2] (1.23ns)   --->   "%x_13_load = load i5 %x_13_addr" [activation_accelerator.cpp:297]   --->   Operation 162 'load' 'x_13_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 163 [1/2] (1.23ns)   --->   "%x_21_load = load i5 %x_21_addr" [activation_accelerator.cpp:297]   --->   Operation 163 'load' 'x_21_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 164 [1/2] (1.23ns)   --->   "%x_29_load = load i5 %x_29_addr" [activation_accelerator.cpp:297]   --->   Operation 164 'load' 'x_29_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 165 [1/1] (0.87ns)   --->   "%v_5 = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_5_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_13_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_21_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_29_load, i5 %trunc_ln297" [activation_accelerator.cpp:297]   --->   Operation 165 'mux' 'v_5' <Predicate = (icmp_ln288)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/2] (1.23ns)   --->   "%x_6_load = load i5 %x_6_addr" [activation_accelerator.cpp:297]   --->   Operation 166 'load' 'x_6_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 167 [1/2] (1.23ns)   --->   "%x_14_load = load i5 %x_14_addr" [activation_accelerator.cpp:297]   --->   Operation 167 'load' 'x_14_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 168 [1/2] (1.23ns)   --->   "%x_22_load = load i5 %x_22_addr" [activation_accelerator.cpp:297]   --->   Operation 168 'load' 'x_22_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 169 [1/2] (1.23ns)   --->   "%x_30_load = load i5 %x_30_addr" [activation_accelerator.cpp:297]   --->   Operation 169 'load' 'x_30_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 170 [1/1] (0.87ns)   --->   "%v_6 = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_6_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_14_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_22_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_30_load, i5 %trunc_ln297" [activation_accelerator.cpp:297]   --->   Operation 170 'mux' 'v_6' <Predicate = (icmp_ln288)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/2] (1.23ns)   --->   "%x_7_load = load i5 %x_7_addr" [activation_accelerator.cpp:297]   --->   Operation 171 'load' 'x_7_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 172 [1/2] (1.23ns)   --->   "%x_15_load = load i5 %x_15_addr" [activation_accelerator.cpp:297]   --->   Operation 172 'load' 'x_15_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 173 [1/2] (1.23ns)   --->   "%x_23_load = load i5 %x_23_addr" [activation_accelerator.cpp:297]   --->   Operation 173 'load' 'x_23_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 174 [1/2] (1.23ns)   --->   "%x_31_load = load i5 %x_31_addr" [activation_accelerator.cpp:297]   --->   Operation 174 'load' 'x_31_load' <Predicate = (icmp_ln288)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 175 [1/1] (0.87ns)   --->   "%v_7 = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_7_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_15_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_23_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_31_load, i5 %trunc_ln297" [activation_accelerator.cpp:297]   --->   Operation 175 'mux' 'v_7' <Predicate = (icmp_ln288)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 176 [3/3] (7.01ns)   --->   "%mul = fmul i32 %v, i32 %v" [activation_accelerator.cpp:299]   --->   Operation 176 'fmul' 'mul' <Predicate = (icmp_ln288)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %v_1, i32 %v_1" [activation_accelerator.cpp:299]   --->   Operation 177 'fmul' 'mul_1' <Predicate = (icmp_ln288)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %v_2, i32 %v_2" [activation_accelerator.cpp:299]   --->   Operation 178 'fmul' 'mul_2' <Predicate = (icmp_ln288)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 179 [2/3] (7.01ns)   --->   "%mul = fmul i32 %v, i32 %v" [activation_accelerator.cpp:299]   --->   Operation 179 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %v_1, i32 %v_1" [activation_accelerator.cpp:299]   --->   Operation 180 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %v_2, i32 %v_2" [activation_accelerator.cpp:299]   --->   Operation 181 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %v_3, i32 %v_3" [activation_accelerator.cpp:299]   --->   Operation 182 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [3/3] (7.01ns)   --->   "%mul_4 = fmul i32 %v_4, i32 %v_4" [activation_accelerator.cpp:299]   --->   Operation 183 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [3/3] (7.01ns)   --->   "%mul_5 = fmul i32 %v_5, i32 %v_5" [activation_accelerator.cpp:299]   --->   Operation 184 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 185 [1/3] (7.01ns)   --->   "%mul = fmul i32 %v, i32 %v" [activation_accelerator.cpp:299]   --->   Operation 185 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %v_1, i32 %v_1" [activation_accelerator.cpp:299]   --->   Operation 186 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %v_2, i32 %v_2" [activation_accelerator.cpp:299]   --->   Operation 187 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %v_3, i32 %v_3" [activation_accelerator.cpp:299]   --->   Operation 188 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %v_4, i32 %v_4" [activation_accelerator.cpp:299]   --->   Operation 189 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %v_5, i32 %v_5" [activation_accelerator.cpp:299]   --->   Operation 190 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [3/3] (7.01ns)   --->   "%mul_6 = fmul i32 %v_6, i32 %v_6" [activation_accelerator.cpp:299]   --->   Operation 191 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [3/3] (7.01ns)   --->   "%mul_7 = fmul i32 %v_7, i32 %v_7" [activation_accelerator.cpp:299]   --->   Operation 192 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 193 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %v_3, i32 %v_3" [activation_accelerator.cpp:299]   --->   Operation 193 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %v_4, i32 %v_4" [activation_accelerator.cpp:299]   --->   Operation 194 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %v_5, i32 %v_5" [activation_accelerator.cpp:299]   --->   Operation 195 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %v_6, i32 %v_6" [activation_accelerator.cpp:299]   --->   Operation 196 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %v_7, i32 %v_7" [activation_accelerator.cpp:299]   --->   Operation 197 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [4/4] (6.43ns)   --->   "%s0 = fadd i32 %mul, i32 %mul_1" [activation_accelerator.cpp:304]   --->   Operation 198 'fadd' 's0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 199 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %v_6, i32 %v_6" [activation_accelerator.cpp:299]   --->   Operation 199 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %v_7, i32 %v_7" [activation_accelerator.cpp:299]   --->   Operation 200 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [3/4] (6.43ns)   --->   "%s0 = fadd i32 %mul, i32 %mul_1" [activation_accelerator.cpp:304]   --->   Operation 201 'fadd' 's0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [4/4] (6.43ns)   --->   "%s1 = fadd i32 %mul_2, i32 %mul_3" [activation_accelerator.cpp:305]   --->   Operation 202 'fadd' 's1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [4/4] (6.43ns)   --->   "%s2 = fadd i32 %mul_4, i32 %mul_5" [activation_accelerator.cpp:306]   --->   Operation 203 'fadd' 's2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 204 [2/4] (6.43ns)   --->   "%s0 = fadd i32 %mul, i32 %mul_1" [activation_accelerator.cpp:304]   --->   Operation 204 'fadd' 's0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [3/4] (6.43ns)   --->   "%s1 = fadd i32 %mul_2, i32 %mul_3" [activation_accelerator.cpp:305]   --->   Operation 205 'fadd' 's1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [3/4] (6.43ns)   --->   "%s2 = fadd i32 %mul_4, i32 %mul_5" [activation_accelerator.cpp:306]   --->   Operation 206 'fadd' 's2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [4/4] (6.43ns)   --->   "%s3 = fadd i32 %mul_6, i32 %mul_7" [activation_accelerator.cpp:307]   --->   Operation 207 'fadd' 's3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 208 [1/4] (6.43ns)   --->   "%s0 = fadd i32 %mul, i32 %mul_1" [activation_accelerator.cpp:304]   --->   Operation 208 'fadd' 's0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [2/4] (6.43ns)   --->   "%s1 = fadd i32 %mul_2, i32 %mul_3" [activation_accelerator.cpp:305]   --->   Operation 209 'fadd' 's1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [2/4] (6.43ns)   --->   "%s2 = fadd i32 %mul_4, i32 %mul_5" [activation_accelerator.cpp:306]   --->   Operation 210 'fadd' 's2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [3/4] (6.43ns)   --->   "%s3 = fadd i32 %mul_6, i32 %mul_7" [activation_accelerator.cpp:307]   --->   Operation 211 'fadd' 's3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 212 [1/4] (6.43ns)   --->   "%s1 = fadd i32 %mul_2, i32 %mul_3" [activation_accelerator.cpp:305]   --->   Operation 212 'fadd' 's1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/4] (6.43ns)   --->   "%s2 = fadd i32 %mul_4, i32 %mul_5" [activation_accelerator.cpp:306]   --->   Operation 213 'fadd' 's2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [2/4] (6.43ns)   --->   "%s3 = fadd i32 %mul_6, i32 %mul_7" [activation_accelerator.cpp:307]   --->   Operation 214 'fadd' 's3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 215 [1/4] (6.43ns)   --->   "%s3 = fadd i32 %mul_6, i32 %mul_7" [activation_accelerator.cpp:307]   --->   Operation 215 'fadd' 's3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [4/4] (6.43ns)   --->   "%t0 = fadd i32 %s0, i32 %s1" [activation_accelerator.cpp:308]   --->   Operation 216 'fadd' 't0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 217 [3/4] (6.43ns)   --->   "%t0 = fadd i32 %s0, i32 %s1" [activation_accelerator.cpp:308]   --->   Operation 217 'fadd' 't0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [4/4] (6.43ns)   --->   "%t1 = fadd i32 %s2, i32 %s3" [activation_accelerator.cpp:309]   --->   Operation 218 'fadd' 't1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 219 [2/4] (6.43ns)   --->   "%t0 = fadd i32 %s0, i32 %s1" [activation_accelerator.cpp:308]   --->   Operation 219 'fadd' 't0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [3/4] (6.43ns)   --->   "%t1 = fadd i32 %s2, i32 %s3" [activation_accelerator.cpp:309]   --->   Operation 220 'fadd' 't1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 221 [1/4] (6.43ns)   --->   "%t0 = fadd i32 %s0, i32 %s1" [activation_accelerator.cpp:308]   --->   Operation 221 'fadd' 't0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [2/4] (6.43ns)   --->   "%t1 = fadd i32 %s2, i32 %s3" [activation_accelerator.cpp:309]   --->   Operation 222 'fadd' 't1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 223 [1/4] (6.43ns)   --->   "%t1 = fadd i32 %s2, i32 %s3" [activation_accelerator.cpp:309]   --->   Operation 223 'fadd' 't1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 224 [4/4] (6.43ns)   --->   "%block = fadd i32 %t0, i32 %t1" [activation_accelerator.cpp:310]   --->   Operation 224 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 225 [3/4] (6.43ns)   --->   "%block = fadd i32 %t0, i32 %t1" [activation_accelerator.cpp:310]   --->   Operation 225 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 226 [2/4] (6.43ns)   --->   "%block = fadd i32 %t0, i32 %t1" [activation_accelerator.cpp:310]   --->   Operation 226 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 227 [1/4] (6.43ns)   --->   "%block = fadd i32 %t0, i32 %t1" [activation_accelerator.cpp:310]   --->   Operation 227 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.89>
ST_20 : Operation 228 [1/1] (0.00ns)   --->   "%sum_sq_load = load i32 %sum_sq" [activation_accelerator.cpp:312]   --->   Operation 228 'load' 'sum_sq_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 229 [4/4] (4.89ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %block" [activation_accelerator.cpp:312]   --->   Operation 229 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%sum_sq_load_1 = load i32 %sum_sq"   --->   Operation 237 'load' 'sum_sq_load_1' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_20 : Operation 238 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_sq_out, i32 %sum_sq_load_1"   --->   Operation 238 'write' 'write_ln0' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 239 'ret' 'ret_ln0' <Predicate = (!icmp_ln288)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 4.89>
ST_21 : Operation 230 [3/4] (4.89ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %block" [activation_accelerator.cpp:312]   --->   Operation 230 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.89>
ST_22 : Operation 231 [2/4] (4.89ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %block" [activation_accelerator.cpp:312]   --->   Operation 231 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.32>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:289]   --->   Operation 232 'specpipeline' 'specpipeline_ln289' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [activation_accelerator.cpp:284]   --->   Operation 233 'specloopname' 'specloopname_ln284' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 234 [1/4] (4.89ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %block" [activation_accelerator.cpp:312]   --->   Operation 234 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 235 [1/1] (0.42ns)   --->   "%store_ln288 = store i32 %sum_sq_1, i32 %sum_sq" [activation_accelerator.cpp:288]   --->   Operation 235 'store' 'store_ln288' <Predicate = true> <Delay = 0.42>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln288 = br void %for.inc.7" [activation_accelerator.cpp:288]   --->   Operation 236 'br' 'br_ln288' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('idx') [35]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:297) on local variable 'idx' [72]  (0 ns)
	'getelementptr' operation ('x_0_addr', activation_accelerator.cpp:297) [82]  (0 ns)
	'load' operation ('x_0_load', activation_accelerator.cpp:297) on array 'x_0' [87]  (1.24 ns)
	blocking operation 0.102 ns on control path)

 <State 2>: 2.11ns
The critical path consists of the following:
	'load' operation ('x_0_load', activation_accelerator.cpp:297) on array 'x_0' [87]  (1.24 ns)
	'mux' operation ('v', activation_accelerator.cpp:297) [91]  (0.877 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', activation_accelerator.cpp:299) [92]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', activation_accelerator.cpp:299) [92]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', activation_accelerator.cpp:299) [92]  (7.02 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_3', activation_accelerator.cpp:299) [122]  (7.02 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_6', activation_accelerator.cpp:299) [152]  (7.02 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('s0', activation_accelerator.cpp:304) [163]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('s0', activation_accelerator.cpp:304) [163]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('s1', activation_accelerator.cpp:305) [164]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('s3', activation_accelerator.cpp:307) [166]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('t0', activation_accelerator.cpp:308) [167]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('t0', activation_accelerator.cpp:308) [167]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('t0', activation_accelerator.cpp:308) [167]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('t1', activation_accelerator.cpp:309) [168]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:310) [169]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:310) [169]  (6.44 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:310) [169]  (6.44 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:310) [169]  (6.44 ns)

 <State 20>: 4.89ns
The critical path consists of the following:
	'load' operation ('sum_sq_load', activation_accelerator.cpp:312) on local variable 'sum_sq' [77]  (0 ns)
	'fadd' operation ('sum_sq', activation_accelerator.cpp:312) [170]  (4.89 ns)

 <State 21>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('sum_sq', activation_accelerator.cpp:312) [170]  (4.89 ns)

 <State 22>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('sum_sq', activation_accelerator.cpp:312) [170]  (4.89 ns)

 <State 23>: 5.32ns
The critical path consists of the following:
	'fadd' operation ('sum_sq', activation_accelerator.cpp:312) [170]  (4.89 ns)
	'store' operation ('store_ln288', activation_accelerator.cpp:288) of variable 'sum_sq', activation_accelerator.cpp:312 on local variable 'sum_sq' [173]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
