
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b94  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001d1c  08001d1c  00011d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001d4c  08001d4c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001d4c  08001d4c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001d4c  08001d4c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001d4c  08001d4c  00011d4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001d50  08001d50  00011d50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001d54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001d60  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001d60  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000414e  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000ddd  00000000  00000000  0002418a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000003d8  00000000  00000000  00024f68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000350  00000000  00000000  00025340  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018e15  00000000  00000000  00025690  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000430d  00000000  00000000  0003e4a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00091f66  00000000  00000000  000427b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d4718  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d74  00000000  00000000  000d4794  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001d04 	.word	0x08001d04

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001d04 	.word	0x08001d04

080001c8 <main>:
  * @retval int
  */
void init(void);
void sendToShiftRegister(uint16_t);
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
  HAL_Init();
 80001ce:	f000 f987 	bl	80004e0 <HAL_Init>

  SystemClock_Config();
 80001d2:	f000 f88b 	bl	80002ec <SystemClock_Config>
  MX_GPIO_Init();
 80001d6:	f000 f8c5 	bl	8000364 <MX_GPIO_Init>

  init();
 80001da:	f000 f82b 	bl	8000234 <init>
  enum Direction{
	  UP,DOWN
  };
  enum Direction dir = UP;
 80001de:	2300      	movs	r3, #0
 80001e0:	71fb      	strb	r3, [r7, #7]
  uint16_t number = 0;
 80001e2:	2300      	movs	r3, #0
 80001e4:	80bb      	strh	r3, [r7, #4]
  while (1)
  {
	  HAL_Delay(25);
 80001e6:	2019      	movs	r0, #25
 80001e8:	f000 f9e0 	bl	80005ac <HAL_Delay>
	  switch(dir){
 80001ec:	79fb      	ldrb	r3, [r7, #7]
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d002      	beq.n	80001f8 <main+0x30>
 80001f2:	2b01      	cmp	r3, #1
 80001f4:	d009      	beq.n	800020a <main+0x42>
 80001f6:	e014      	b.n	8000222 <main+0x5a>
		  case UP:
			  number++;
 80001f8:	88bb      	ldrh	r3, [r7, #4]
 80001fa:	3301      	adds	r3, #1
 80001fc:	80bb      	strh	r3, [r7, #4]
			  if(number == 15){
 80001fe:	88bb      	ldrh	r3, [r7, #4]
 8000200:	2b0f      	cmp	r3, #15
 8000202:	d10b      	bne.n	800021c <main+0x54>
				  dir = DOWN;
 8000204:	2301      	movs	r3, #1
 8000206:	71fb      	strb	r3, [r7, #7]
			  }
			  break;
 8000208:	e008      	b.n	800021c <main+0x54>
		  case DOWN:
			  number--;
 800020a:	88bb      	ldrh	r3, [r7, #4]
 800020c:	3b01      	subs	r3, #1
 800020e:	80bb      	strh	r3, [r7, #4]
			  if(number == 0){
 8000210:	88bb      	ldrh	r3, [r7, #4]
 8000212:	2b00      	cmp	r3, #0
 8000214:	d104      	bne.n	8000220 <main+0x58>
				  dir = UP;
 8000216:	2300      	movs	r3, #0
 8000218:	71fb      	strb	r3, [r7, #7]
			  }
			  break;
 800021a:	e001      	b.n	8000220 <main+0x58>
			  break;
 800021c:	bf00      	nop
 800021e:	e000      	b.n	8000222 <main+0x5a>
			  break;
 8000220:	bf00      	nop
	  }
	  sendToShiftRegister(1<<number);
 8000222:	88bb      	ldrh	r3, [r7, #4]
 8000224:	2201      	movs	r2, #1
 8000226:	fa02 f303 	lsl.w	r3, r2, r3
 800022a:	b29b      	uxth	r3, r3
 800022c:	4618      	mov	r0, r3
 800022e:	f000 f810 	bl	8000252 <sendToShiftRegister>
	  HAL_Delay(25);
 8000232:	e7d8      	b.n	80001e6 <main+0x1e>

08000234 <init>:
  }
  /* USER CODE END 3 */
}
void init(){
 8000234:	b480      	push	{r7}
 8000236:	af00      	add	r7, sp, #0
	SRCLR_GPIO_Port->ODR |= SRCLR_Pin;
 8000238:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800023c:	695b      	ldr	r3, [r3, #20]
 800023e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000242:	f043 0301 	orr.w	r3, r3, #1
 8000246:	6153      	str	r3, [r2, #20]

}
 8000248:	bf00      	nop
 800024a:	46bd      	mov	sp, r7
 800024c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000250:	4770      	bx	lr

08000252 <sendToShiftRegister>:
void sendToShiftRegister(uint16_t val){
 8000252:	b480      	push	{r7}
 8000254:	b085      	sub	sp, #20
 8000256:	af00      	add	r7, sp, #0
 8000258:	4603      	mov	r3, r0
 800025a:	80fb      	strh	r3, [r7, #6]
	RCLK_GPIO_Port->ODR &= ~RCLK_Pin;
 800025c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000260:	695b      	ldr	r3, [r3, #20]
 8000262:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000266:	f023 0308 	bic.w	r3, r3, #8
 800026a:	6153      	str	r3, [r2, #20]

	for(int i=0; i<16; i++){
 800026c:	2300      	movs	r3, #0
 800026e:	60fb      	str	r3, [r7, #12]
 8000270:	e02b      	b.n	80002ca <sendToShiftRegister+0x78>
		SRCLK_GPIO_Port->ODR &= ~SRCLK_Pin;
 8000272:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000276:	695b      	ldr	r3, [r3, #20]
 8000278:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800027c:	f023 0302 	bic.w	r3, r3, #2
 8000280:	6153      	str	r3, [r2, #20]
		if(val & (1<<i)){
 8000282:	88fa      	ldrh	r2, [r7, #6]
 8000284:	68fb      	ldr	r3, [r7, #12]
 8000286:	fa42 f303 	asr.w	r3, r2, r3
 800028a:	f003 0301 	and.w	r3, r3, #1
 800028e:	2b00      	cmp	r3, #0
 8000290:	d008      	beq.n	80002a4 <sendToShiftRegister+0x52>
			SER_GPIO_Port->ODR |= SER_Pin;
 8000292:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000296:	695b      	ldr	r3, [r3, #20]
 8000298:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800029c:	f043 0320 	orr.w	r3, r3, #32
 80002a0:	6153      	str	r3, [r2, #20]
 80002a2:	e007      	b.n	80002b4 <sendToShiftRegister+0x62>
		}
		else{
			SER_GPIO_Port->ODR &= ~SER_Pin;
 80002a4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002a8:	695b      	ldr	r3, [r3, #20]
 80002aa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002ae:	f023 0320 	bic.w	r3, r3, #32
 80002b2:	6153      	str	r3, [r2, #20]
		}
		SRCLK_GPIO_Port->ODR |= SRCLK_Pin;
 80002b4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002b8:	695b      	ldr	r3, [r3, #20]
 80002ba:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002be:	f043 0302 	orr.w	r3, r3, #2
 80002c2:	6153      	str	r3, [r2, #20]
	for(int i=0; i<16; i++){
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	3301      	adds	r3, #1
 80002c8:	60fb      	str	r3, [r7, #12]
 80002ca:	68fb      	ldr	r3, [r7, #12]
 80002cc:	2b0f      	cmp	r3, #15
 80002ce:	ddd0      	ble.n	8000272 <sendToShiftRegister+0x20>
	}
	RCLK_GPIO_Port->ODR |= RCLK_Pin;
 80002d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002d4:	695b      	ldr	r3, [r3, #20]
 80002d6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002da:	f043 0308 	orr.w	r3, r3, #8
 80002de:	6153      	str	r3, [r2, #20]

}
 80002e0:	bf00      	nop
 80002e2:	3714      	adds	r7, #20
 80002e4:	46bd      	mov	sp, r7
 80002e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ea:	4770      	bx	lr

080002ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b090      	sub	sp, #64	; 0x40
 80002f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002f2:	f107 0318 	add.w	r3, r7, #24
 80002f6:	2228      	movs	r2, #40	; 0x28
 80002f8:	2100      	movs	r1, #0
 80002fa:	4618      	mov	r0, r3
 80002fc:	f001 fcfa 	bl	8001cf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000300:	1d3b      	adds	r3, r7, #4
 8000302:	2200      	movs	r2, #0
 8000304:	601a      	str	r2, [r3, #0]
 8000306:	605a      	str	r2, [r3, #4]
 8000308:	609a      	str	r2, [r3, #8]
 800030a:	60da      	str	r2, [r3, #12]
 800030c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800030e:	2302      	movs	r3, #2
 8000310:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000312:	2301      	movs	r3, #1
 8000314:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000316:	2310      	movs	r3, #16
 8000318:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800031a:	2300      	movs	r3, #0
 800031c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031e:	f107 0318 	add.w	r3, r7, #24
 8000322:	4618      	mov	r0, r3
 8000324:	f000 fbd4 	bl	8000ad0 <HAL_RCC_OscConfig>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800032e:	f000 f849 	bl	80003c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000332:	230f      	movs	r3, #15
 8000334:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000336:	2300      	movs	r3, #0
 8000338:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800033a:	2300      	movs	r3, #0
 800033c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800033e:	2300      	movs	r3, #0
 8000340:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000342:	2300      	movs	r3, #0
 8000344:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000346:	1d3b      	adds	r3, r7, #4
 8000348:	2100      	movs	r1, #0
 800034a:	4618      	mov	r0, r3
 800034c:	f001 fac8 	bl	80018e0 <HAL_RCC_ClockConfig>
 8000350:	4603      	mov	r3, r0
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000356:	f000 f835 	bl	80003c4 <Error_Handler>
  }
}
 800035a:	bf00      	nop
 800035c:	3740      	adds	r7, #64	; 0x40
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
	...

08000364 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b086      	sub	sp, #24
 8000368:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800036a:	1d3b      	adds	r3, r7, #4
 800036c:	2200      	movs	r2, #0
 800036e:	601a      	str	r2, [r3, #0]
 8000370:	605a      	str	r2, [r3, #4]
 8000372:	609a      	str	r2, [r3, #8]
 8000374:	60da      	str	r2, [r3, #12]
 8000376:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000378:	4b11      	ldr	r3, [pc, #68]	; (80003c0 <MX_GPIO_Init+0x5c>)
 800037a:	695b      	ldr	r3, [r3, #20]
 800037c:	4a10      	ldr	r2, [pc, #64]	; (80003c0 <MX_GPIO_Init+0x5c>)
 800037e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000382:	6153      	str	r3, [r2, #20]
 8000384:	4b0e      	ldr	r3, [pc, #56]	; (80003c0 <MX_GPIO_Init+0x5c>)
 8000386:	695b      	ldr	r3, [r3, #20]
 8000388:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800038c:	603b      	str	r3, [r7, #0]
 800038e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SRCLR_Pin|SRCLK_Pin|RCLK_Pin|OE_Pin
 8000390:	2200      	movs	r2, #0
 8000392:	213b      	movs	r1, #59	; 0x3b
 8000394:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000398:	f000 fb82 	bl	8000aa0 <HAL_GPIO_WritePin>
                          |SER_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SRCLR_Pin SRCLK_Pin RCLK_Pin OE_Pin
                           SER_Pin */
  GPIO_InitStruct.Pin = SRCLR_Pin|SRCLK_Pin|RCLK_Pin|OE_Pin
 800039c:	233b      	movs	r3, #59	; 0x3b
 800039e:	607b      	str	r3, [r7, #4]
                          |SER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a0:	2301      	movs	r3, #1
 80003a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003a4:	2300      	movs	r3, #0
 80003a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003a8:	2300      	movs	r3, #0
 80003aa:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003ac:	1d3b      	adds	r3, r7, #4
 80003ae:	4619      	mov	r1, r3
 80003b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003b4:	f000 fa02 	bl	80007bc <HAL_GPIO_Init>

}
 80003b8:	bf00      	nop
 80003ba:	3718      	adds	r7, #24
 80003bc:	46bd      	mov	sp, r7
 80003be:	bd80      	pop	{r7, pc}
 80003c0:	40021000 	.word	0x40021000

080003c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003c8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003ca:	e7fe      	b.n	80003ca <Error_Handler+0x6>

080003cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	b083      	sub	sp, #12
 80003d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003d2:	4b0f      	ldr	r3, [pc, #60]	; (8000410 <HAL_MspInit+0x44>)
 80003d4:	699b      	ldr	r3, [r3, #24]
 80003d6:	4a0e      	ldr	r2, [pc, #56]	; (8000410 <HAL_MspInit+0x44>)
 80003d8:	f043 0301 	orr.w	r3, r3, #1
 80003dc:	6193      	str	r3, [r2, #24]
 80003de:	4b0c      	ldr	r3, [pc, #48]	; (8000410 <HAL_MspInit+0x44>)
 80003e0:	699b      	ldr	r3, [r3, #24]
 80003e2:	f003 0301 	and.w	r3, r3, #1
 80003e6:	607b      	str	r3, [r7, #4]
 80003e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003ea:	4b09      	ldr	r3, [pc, #36]	; (8000410 <HAL_MspInit+0x44>)
 80003ec:	69db      	ldr	r3, [r3, #28]
 80003ee:	4a08      	ldr	r2, [pc, #32]	; (8000410 <HAL_MspInit+0x44>)
 80003f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003f4:	61d3      	str	r3, [r2, #28]
 80003f6:	4b06      	ldr	r3, [pc, #24]	; (8000410 <HAL_MspInit+0x44>)
 80003f8:	69db      	ldr	r3, [r3, #28]
 80003fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003fe:	603b      	str	r3, [r7, #0]
 8000400:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000402:	bf00      	nop
 8000404:	370c      	adds	r7, #12
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	40021000 	.word	0x40021000

08000414 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000418:	e7fe      	b.n	8000418 <NMI_Handler+0x4>

0800041a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800041a:	b480      	push	{r7}
 800041c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800041e:	e7fe      	b.n	800041e <HardFault_Handler+0x4>

08000420 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000424:	e7fe      	b.n	8000424 <MemManage_Handler+0x4>

08000426 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000426:	b480      	push	{r7}
 8000428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800042a:	e7fe      	b.n	800042a <BusFault_Handler+0x4>

0800042c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000430:	e7fe      	b.n	8000430 <UsageFault_Handler+0x4>

08000432 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000432:	b480      	push	{r7}
 8000434:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000436:	bf00      	nop
 8000438:	46bd      	mov	sp, r7
 800043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043e:	4770      	bx	lr

08000440 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000444:	bf00      	nop
 8000446:	46bd      	mov	sp, r7
 8000448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044c:	4770      	bx	lr

0800044e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800044e:	b480      	push	{r7}
 8000450:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000452:	bf00      	nop
 8000454:	46bd      	mov	sp, r7
 8000456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045a:	4770      	bx	lr

0800045c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000460:	f000 f884 	bl	800056c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000464:	bf00      	nop
 8000466:	bd80      	pop	{r7, pc}

08000468 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800046c:	4b06      	ldr	r3, [pc, #24]	; (8000488 <SystemInit+0x20>)
 800046e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000472:	4a05      	ldr	r2, [pc, #20]	; (8000488 <SystemInit+0x20>)
 8000474:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000478:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800047c:	bf00      	nop
 800047e:	46bd      	mov	sp, r7
 8000480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000484:	4770      	bx	lr
 8000486:	bf00      	nop
 8000488:	e000ed00 	.word	0xe000ed00

0800048c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800048c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80004c4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000490:	480d      	ldr	r0, [pc, #52]	; (80004c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000492:	490e      	ldr	r1, [pc, #56]	; (80004cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000494:	4a0e      	ldr	r2, [pc, #56]	; (80004d0 <LoopForever+0xe>)
  movs r3, #0
 8000496:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000498:	e002      	b.n	80004a0 <LoopCopyDataInit>

0800049a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800049a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800049c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800049e:	3304      	adds	r3, #4

080004a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004a4:	d3f9      	bcc.n	800049a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004a6:	4a0b      	ldr	r2, [pc, #44]	; (80004d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004a8:	4c0b      	ldr	r4, [pc, #44]	; (80004d8 <LoopForever+0x16>)
  movs r3, #0
 80004aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004ac:	e001      	b.n	80004b2 <LoopFillZerobss>

080004ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004b0:	3204      	adds	r2, #4

080004b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004b4:	d3fb      	bcc.n	80004ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80004b6:	f7ff ffd7 	bl	8000468 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80004ba:	f001 fbf7 	bl	8001cac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004be:	f7ff fe83 	bl	80001c8 <main>

080004c2 <LoopForever>:

LoopForever:
    b LoopForever
 80004c2:	e7fe      	b.n	80004c2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80004c4:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80004c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004cc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004d0:	08001d54 	.word	0x08001d54
  ldr r2, =_sbss
 80004d4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004d8:	2000002c 	.word	0x2000002c

080004dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004dc:	e7fe      	b.n	80004dc <ADC1_2_IRQHandler>
	...

080004e0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004e4:	4b08      	ldr	r3, [pc, #32]	; (8000508 <HAL_Init+0x28>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a07      	ldr	r2, [pc, #28]	; (8000508 <HAL_Init+0x28>)
 80004ea:	f043 0310 	orr.w	r3, r3, #16
 80004ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004f0:	2003      	movs	r0, #3
 80004f2:	f000 f92f 	bl	8000754 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004f6:	2000      	movs	r0, #0
 80004f8:	f000 f808 	bl	800050c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004fc:	f7ff ff66 	bl	80003cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000500:	2300      	movs	r3, #0
}
 8000502:	4618      	mov	r0, r3
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40022000 	.word	0x40022000

0800050c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000514:	4b12      	ldr	r3, [pc, #72]	; (8000560 <HAL_InitTick+0x54>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b12      	ldr	r3, [pc, #72]	; (8000564 <HAL_InitTick+0x58>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	4619      	mov	r1, r3
 800051e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000522:	fbb3 f3f1 	udiv	r3, r3, r1
 8000526:	fbb2 f3f3 	udiv	r3, r2, r3
 800052a:	4618      	mov	r0, r3
 800052c:	f000 f939 	bl	80007a2 <HAL_SYSTICK_Config>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000536:	2301      	movs	r3, #1
 8000538:	e00e      	b.n	8000558 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b0f      	cmp	r3, #15
 800053e:	d80a      	bhi.n	8000556 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000540:	2200      	movs	r2, #0
 8000542:	6879      	ldr	r1, [r7, #4]
 8000544:	f04f 30ff 	mov.w	r0, #4294967295
 8000548:	f000 f90f 	bl	800076a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800054c:	4a06      	ldr	r2, [pc, #24]	; (8000568 <HAL_InitTick+0x5c>)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000552:	2300      	movs	r3, #0
 8000554:	e000      	b.n	8000558 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000556:	2301      	movs	r3, #1
}
 8000558:	4618      	mov	r0, r3
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000000 	.word	0x20000000
 8000564:	20000008 	.word	0x20000008
 8000568:	20000004 	.word	0x20000004

0800056c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000570:	4b06      	ldr	r3, [pc, #24]	; (800058c <HAL_IncTick+0x20>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	461a      	mov	r2, r3
 8000576:	4b06      	ldr	r3, [pc, #24]	; (8000590 <HAL_IncTick+0x24>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4413      	add	r3, r2
 800057c:	4a04      	ldr	r2, [pc, #16]	; (8000590 <HAL_IncTick+0x24>)
 800057e:	6013      	str	r3, [r2, #0]
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	20000008 	.word	0x20000008
 8000590:	20000028 	.word	0x20000028

08000594 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  return uwTick;  
 8000598:	4b03      	ldr	r3, [pc, #12]	; (80005a8 <HAL_GetTick+0x14>)
 800059a:	681b      	ldr	r3, [r3, #0]
}
 800059c:	4618      	mov	r0, r3
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	20000028 	.word	0x20000028

080005ac <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005b4:	f7ff ffee 	bl	8000594 <HAL_GetTick>
 80005b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005c4:	d005      	beq.n	80005d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005c6:	4b09      	ldr	r3, [pc, #36]	; (80005ec <HAL_Delay+0x40>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	461a      	mov	r2, r3
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	4413      	add	r3, r2
 80005d0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80005d2:	bf00      	nop
 80005d4:	f7ff ffde 	bl	8000594 <HAL_GetTick>
 80005d8:	4602      	mov	r2, r0
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	1ad3      	subs	r3, r2, r3
 80005de:	68fa      	ldr	r2, [r7, #12]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	d8f7      	bhi.n	80005d4 <HAL_Delay+0x28>
  {
  }
}
 80005e4:	bf00      	nop
 80005e6:	3710      	adds	r7, #16
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000008 	.word	0x20000008

080005f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000600:	4b0c      	ldr	r3, [pc, #48]	; (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000602:	68db      	ldr	r3, [r3, #12]
 8000604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000606:	68ba      	ldr	r2, [r7, #8]
 8000608:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800060c:	4013      	ands	r3, r2
 800060e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000618:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800061c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000620:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000622:	4a04      	ldr	r2, [pc, #16]	; (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	60d3      	str	r3, [r2, #12]
}
 8000628:	bf00      	nop
 800062a:	3714      	adds	r7, #20
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800063c:	4b04      	ldr	r3, [pc, #16]	; (8000650 <__NVIC_GetPriorityGrouping+0x18>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	0a1b      	lsrs	r3, r3, #8
 8000642:	f003 0307 	and.w	r3, r3, #7
}
 8000646:	4618      	mov	r0, r3
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr
 8000650:	e000ed00 	.word	0xe000ed00

08000654 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	6039      	str	r1, [r7, #0]
 800065e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000664:	2b00      	cmp	r3, #0
 8000666:	db0a      	blt.n	800067e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	b2da      	uxtb	r2, r3
 800066c:	490c      	ldr	r1, [pc, #48]	; (80006a0 <__NVIC_SetPriority+0x4c>)
 800066e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000672:	0112      	lsls	r2, r2, #4
 8000674:	b2d2      	uxtb	r2, r2
 8000676:	440b      	add	r3, r1
 8000678:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800067c:	e00a      	b.n	8000694 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	b2da      	uxtb	r2, r3
 8000682:	4908      	ldr	r1, [pc, #32]	; (80006a4 <__NVIC_SetPriority+0x50>)
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	f003 030f 	and.w	r3, r3, #15
 800068a:	3b04      	subs	r3, #4
 800068c:	0112      	lsls	r2, r2, #4
 800068e:	b2d2      	uxtb	r2, r2
 8000690:	440b      	add	r3, r1
 8000692:	761a      	strb	r2, [r3, #24]
}
 8000694:	bf00      	nop
 8000696:	370c      	adds	r7, #12
 8000698:	46bd      	mov	sp, r7
 800069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069e:	4770      	bx	lr
 80006a0:	e000e100 	.word	0xe000e100
 80006a4:	e000ed00 	.word	0xe000ed00

080006a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b089      	sub	sp, #36	; 0x24
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	60f8      	str	r0, [r7, #12]
 80006b0:	60b9      	str	r1, [r7, #8]
 80006b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	f003 0307 	and.w	r3, r3, #7
 80006ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006bc:	69fb      	ldr	r3, [r7, #28]
 80006be:	f1c3 0307 	rsb	r3, r3, #7
 80006c2:	2b04      	cmp	r3, #4
 80006c4:	bf28      	it	cs
 80006c6:	2304      	movcs	r3, #4
 80006c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ca:	69fb      	ldr	r3, [r7, #28]
 80006cc:	3304      	adds	r3, #4
 80006ce:	2b06      	cmp	r3, #6
 80006d0:	d902      	bls.n	80006d8 <NVIC_EncodePriority+0x30>
 80006d2:	69fb      	ldr	r3, [r7, #28]
 80006d4:	3b03      	subs	r3, #3
 80006d6:	e000      	b.n	80006da <NVIC_EncodePriority+0x32>
 80006d8:	2300      	movs	r3, #0
 80006da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006dc:	f04f 32ff 	mov.w	r2, #4294967295
 80006e0:	69bb      	ldr	r3, [r7, #24]
 80006e2:	fa02 f303 	lsl.w	r3, r2, r3
 80006e6:	43da      	mvns	r2, r3
 80006e8:	68bb      	ldr	r3, [r7, #8]
 80006ea:	401a      	ands	r2, r3
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006f0:	f04f 31ff 	mov.w	r1, #4294967295
 80006f4:	697b      	ldr	r3, [r7, #20]
 80006f6:	fa01 f303 	lsl.w	r3, r1, r3
 80006fa:	43d9      	mvns	r1, r3
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000700:	4313      	orrs	r3, r2
         );
}
 8000702:	4618      	mov	r0, r3
 8000704:	3724      	adds	r7, #36	; 0x24
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr
	...

08000710 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	3b01      	subs	r3, #1
 800071c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000720:	d301      	bcc.n	8000726 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000722:	2301      	movs	r3, #1
 8000724:	e00f      	b.n	8000746 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000726:	4a0a      	ldr	r2, [pc, #40]	; (8000750 <SysTick_Config+0x40>)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	3b01      	subs	r3, #1
 800072c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800072e:	210f      	movs	r1, #15
 8000730:	f04f 30ff 	mov.w	r0, #4294967295
 8000734:	f7ff ff8e 	bl	8000654 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000738:	4b05      	ldr	r3, [pc, #20]	; (8000750 <SysTick_Config+0x40>)
 800073a:	2200      	movs	r2, #0
 800073c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800073e:	4b04      	ldr	r3, [pc, #16]	; (8000750 <SysTick_Config+0x40>)
 8000740:	2207      	movs	r2, #7
 8000742:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000744:	2300      	movs	r3, #0
}
 8000746:	4618      	mov	r0, r3
 8000748:	3708      	adds	r7, #8
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	e000e010 	.word	0xe000e010

08000754 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800075c:	6878      	ldr	r0, [r7, #4]
 800075e:	f7ff ff47 	bl	80005f0 <__NVIC_SetPriorityGrouping>
}
 8000762:	bf00      	nop
 8000764:	3708      	adds	r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}

0800076a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b086      	sub	sp, #24
 800076e:	af00      	add	r7, sp, #0
 8000770:	4603      	mov	r3, r0
 8000772:	60b9      	str	r1, [r7, #8]
 8000774:	607a      	str	r2, [r7, #4]
 8000776:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000778:	2300      	movs	r3, #0
 800077a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800077c:	f7ff ff5c 	bl	8000638 <__NVIC_GetPriorityGrouping>
 8000780:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000782:	687a      	ldr	r2, [r7, #4]
 8000784:	68b9      	ldr	r1, [r7, #8]
 8000786:	6978      	ldr	r0, [r7, #20]
 8000788:	f7ff ff8e 	bl	80006a8 <NVIC_EncodePriority>
 800078c:	4602      	mov	r2, r0
 800078e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000792:	4611      	mov	r1, r2
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ff5d 	bl	8000654 <__NVIC_SetPriority>
}
 800079a:	bf00      	nop
 800079c:	3718      	adds	r7, #24
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b082      	sub	sp, #8
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007aa:	6878      	ldr	r0, [r7, #4]
 80007ac:	f7ff ffb0 	bl	8000710 <SysTick_Config>
 80007b0:	4603      	mov	r3, r0
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
	...

080007bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007bc:	b480      	push	{r7}
 80007be:	b087      	sub	sp, #28
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
 80007c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007ca:	e14e      	b.n	8000a6a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	2101      	movs	r1, #1
 80007d2:	697b      	ldr	r3, [r7, #20]
 80007d4:	fa01 f303 	lsl.w	r3, r1, r3
 80007d8:	4013      	ands	r3, r2
 80007da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	f000 8140 	beq.w	8000a64 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	685b      	ldr	r3, [r3, #4]
 80007e8:	2b01      	cmp	r3, #1
 80007ea:	d00b      	beq.n	8000804 <HAL_GPIO_Init+0x48>
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	685b      	ldr	r3, [r3, #4]
 80007f0:	2b02      	cmp	r3, #2
 80007f2:	d007      	beq.n	8000804 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007f8:	2b11      	cmp	r3, #17
 80007fa:	d003      	beq.n	8000804 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	685b      	ldr	r3, [r3, #4]
 8000800:	2b12      	cmp	r3, #18
 8000802:	d130      	bne.n	8000866 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	689b      	ldr	r3, [r3, #8]
 8000808:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800080a:	697b      	ldr	r3, [r7, #20]
 800080c:	005b      	lsls	r3, r3, #1
 800080e:	2203      	movs	r2, #3
 8000810:	fa02 f303 	lsl.w	r3, r2, r3
 8000814:	43db      	mvns	r3, r3
 8000816:	693a      	ldr	r2, [r7, #16]
 8000818:	4013      	ands	r3, r2
 800081a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	68da      	ldr	r2, [r3, #12]
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	005b      	lsls	r3, r3, #1
 8000824:	fa02 f303 	lsl.w	r3, r2, r3
 8000828:	693a      	ldr	r2, [r7, #16]
 800082a:	4313      	orrs	r3, r2
 800082c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	693a      	ldr	r2, [r7, #16]
 8000832:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	685b      	ldr	r3, [r3, #4]
 8000838:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800083a:	2201      	movs	r2, #1
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	fa02 f303 	lsl.w	r3, r2, r3
 8000842:	43db      	mvns	r3, r3
 8000844:	693a      	ldr	r2, [r7, #16]
 8000846:	4013      	ands	r3, r2
 8000848:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	685b      	ldr	r3, [r3, #4]
 800084e:	091b      	lsrs	r3, r3, #4
 8000850:	f003 0201 	and.w	r2, r3, #1
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	fa02 f303 	lsl.w	r3, r2, r3
 800085a:	693a      	ldr	r2, [r7, #16]
 800085c:	4313      	orrs	r3, r2
 800085e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	693a      	ldr	r2, [r7, #16]
 8000864:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	68db      	ldr	r3, [r3, #12]
 800086a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	005b      	lsls	r3, r3, #1
 8000870:	2203      	movs	r2, #3
 8000872:	fa02 f303 	lsl.w	r3, r2, r3
 8000876:	43db      	mvns	r3, r3
 8000878:	693a      	ldr	r2, [r7, #16]
 800087a:	4013      	ands	r3, r2
 800087c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	689a      	ldr	r2, [r3, #8]
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	005b      	lsls	r3, r3, #1
 8000886:	fa02 f303 	lsl.w	r3, r2, r3
 800088a:	693a      	ldr	r2, [r7, #16]
 800088c:	4313      	orrs	r3, r2
 800088e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	693a      	ldr	r2, [r7, #16]
 8000894:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	2b02      	cmp	r3, #2
 800089c:	d003      	beq.n	80008a6 <HAL_GPIO_Init+0xea>
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	685b      	ldr	r3, [r3, #4]
 80008a2:	2b12      	cmp	r3, #18
 80008a4:	d123      	bne.n	80008ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	08da      	lsrs	r2, r3, #3
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	3208      	adds	r2, #8
 80008ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	f003 0307 	and.w	r3, r3, #7
 80008ba:	009b      	lsls	r3, r3, #2
 80008bc:	220f      	movs	r2, #15
 80008be:	fa02 f303 	lsl.w	r3, r2, r3
 80008c2:	43db      	mvns	r3, r3
 80008c4:	693a      	ldr	r2, [r7, #16]
 80008c6:	4013      	ands	r3, r2
 80008c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	691a      	ldr	r2, [r3, #16]
 80008ce:	697b      	ldr	r3, [r7, #20]
 80008d0:	f003 0307 	and.w	r3, r3, #7
 80008d4:	009b      	lsls	r3, r3, #2
 80008d6:	fa02 f303 	lsl.w	r3, r2, r3
 80008da:	693a      	ldr	r2, [r7, #16]
 80008dc:	4313      	orrs	r3, r2
 80008de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	08da      	lsrs	r2, r3, #3
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	3208      	adds	r2, #8
 80008e8:	6939      	ldr	r1, [r7, #16]
 80008ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	005b      	lsls	r3, r3, #1
 80008f8:	2203      	movs	r2, #3
 80008fa:	fa02 f303 	lsl.w	r3, r2, r3
 80008fe:	43db      	mvns	r3, r3
 8000900:	693a      	ldr	r2, [r7, #16]
 8000902:	4013      	ands	r3, r2
 8000904:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	685b      	ldr	r3, [r3, #4]
 800090a:	f003 0203 	and.w	r2, r3, #3
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	005b      	lsls	r3, r3, #1
 8000912:	fa02 f303 	lsl.w	r3, r2, r3
 8000916:	693a      	ldr	r2, [r7, #16]
 8000918:	4313      	orrs	r3, r2
 800091a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	693a      	ldr	r2, [r7, #16]
 8000920:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	685b      	ldr	r3, [r3, #4]
 8000926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800092a:	2b00      	cmp	r3, #0
 800092c:	f000 809a 	beq.w	8000a64 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000930:	4b55      	ldr	r3, [pc, #340]	; (8000a88 <HAL_GPIO_Init+0x2cc>)
 8000932:	699b      	ldr	r3, [r3, #24]
 8000934:	4a54      	ldr	r2, [pc, #336]	; (8000a88 <HAL_GPIO_Init+0x2cc>)
 8000936:	f043 0301 	orr.w	r3, r3, #1
 800093a:	6193      	str	r3, [r2, #24]
 800093c:	4b52      	ldr	r3, [pc, #328]	; (8000a88 <HAL_GPIO_Init+0x2cc>)
 800093e:	699b      	ldr	r3, [r3, #24]
 8000940:	f003 0301 	and.w	r3, r3, #1
 8000944:	60bb      	str	r3, [r7, #8]
 8000946:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000948:	4a50      	ldr	r2, [pc, #320]	; (8000a8c <HAL_GPIO_Init+0x2d0>)
 800094a:	697b      	ldr	r3, [r7, #20]
 800094c:	089b      	lsrs	r3, r3, #2
 800094e:	3302      	adds	r3, #2
 8000950:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000954:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	f003 0303 	and.w	r3, r3, #3
 800095c:	009b      	lsls	r3, r3, #2
 800095e:	220f      	movs	r2, #15
 8000960:	fa02 f303 	lsl.w	r3, r2, r3
 8000964:	43db      	mvns	r3, r3
 8000966:	693a      	ldr	r2, [r7, #16]
 8000968:	4013      	ands	r3, r2
 800096a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000972:	d013      	beq.n	800099c <HAL_GPIO_Init+0x1e0>
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	4a46      	ldr	r2, [pc, #280]	; (8000a90 <HAL_GPIO_Init+0x2d4>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d00d      	beq.n	8000998 <HAL_GPIO_Init+0x1dc>
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	4a45      	ldr	r2, [pc, #276]	; (8000a94 <HAL_GPIO_Init+0x2d8>)
 8000980:	4293      	cmp	r3, r2
 8000982:	d007      	beq.n	8000994 <HAL_GPIO_Init+0x1d8>
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	4a44      	ldr	r2, [pc, #272]	; (8000a98 <HAL_GPIO_Init+0x2dc>)
 8000988:	4293      	cmp	r3, r2
 800098a:	d101      	bne.n	8000990 <HAL_GPIO_Init+0x1d4>
 800098c:	2303      	movs	r3, #3
 800098e:	e006      	b.n	800099e <HAL_GPIO_Init+0x1e2>
 8000990:	2305      	movs	r3, #5
 8000992:	e004      	b.n	800099e <HAL_GPIO_Init+0x1e2>
 8000994:	2302      	movs	r3, #2
 8000996:	e002      	b.n	800099e <HAL_GPIO_Init+0x1e2>
 8000998:	2301      	movs	r3, #1
 800099a:	e000      	b.n	800099e <HAL_GPIO_Init+0x1e2>
 800099c:	2300      	movs	r3, #0
 800099e:	697a      	ldr	r2, [r7, #20]
 80009a0:	f002 0203 	and.w	r2, r2, #3
 80009a4:	0092      	lsls	r2, r2, #2
 80009a6:	4093      	lsls	r3, r2
 80009a8:	693a      	ldr	r2, [r7, #16]
 80009aa:	4313      	orrs	r3, r2
 80009ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80009ae:	4937      	ldr	r1, [pc, #220]	; (8000a8c <HAL_GPIO_Init+0x2d0>)
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	089b      	lsrs	r3, r3, #2
 80009b4:	3302      	adds	r3, #2
 80009b6:	693a      	ldr	r2, [r7, #16]
 80009b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80009bc:	4b37      	ldr	r3, [pc, #220]	; (8000a9c <HAL_GPIO_Init+0x2e0>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	43db      	mvns	r3, r3
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	4013      	ands	r3, r2
 80009ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d003      	beq.n	80009e0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80009d8:	693a      	ldr	r2, [r7, #16]
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	4313      	orrs	r3, r2
 80009de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80009e0:	4a2e      	ldr	r2, [pc, #184]	; (8000a9c <HAL_GPIO_Init+0x2e0>)
 80009e2:	693b      	ldr	r3, [r7, #16]
 80009e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80009e6:	4b2d      	ldr	r3, [pc, #180]	; (8000a9c <HAL_GPIO_Init+0x2e0>)
 80009e8:	685b      	ldr	r3, [r3, #4]
 80009ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	43db      	mvns	r3, r3
 80009f0:	693a      	ldr	r2, [r7, #16]
 80009f2:	4013      	ands	r3, r2
 80009f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	685b      	ldr	r3, [r3, #4]
 80009fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d003      	beq.n	8000a0a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000a02:	693a      	ldr	r2, [r7, #16]
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	4313      	orrs	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000a0a:	4a24      	ldr	r2, [pc, #144]	; (8000a9c <HAL_GPIO_Init+0x2e0>)
 8000a0c:	693b      	ldr	r3, [r7, #16]
 8000a0e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a10:	4b22      	ldr	r3, [pc, #136]	; (8000a9c <HAL_GPIO_Init+0x2e0>)
 8000a12:	689b      	ldr	r3, [r3, #8]
 8000a14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	43db      	mvns	r3, r3
 8000a1a:	693a      	ldr	r2, [r7, #16]
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d003      	beq.n	8000a34 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000a2c:	693a      	ldr	r2, [r7, #16]
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	4313      	orrs	r3, r2
 8000a32:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000a34:	4a19      	ldr	r2, [pc, #100]	; (8000a9c <HAL_GPIO_Init+0x2e0>)
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000a3a:	4b18      	ldr	r3, [pc, #96]	; (8000a9c <HAL_GPIO_Init+0x2e0>)
 8000a3c:	68db      	ldr	r3, [r3, #12]
 8000a3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	43db      	mvns	r3, r3
 8000a44:	693a      	ldr	r2, [r7, #16]
 8000a46:	4013      	ands	r3, r2
 8000a48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d003      	beq.n	8000a5e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000a56:	693a      	ldr	r2, [r7, #16]
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000a5e:	4a0f      	ldr	r2, [pc, #60]	; (8000a9c <HAL_GPIO_Init+0x2e0>)
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	3301      	adds	r3, #1
 8000a68:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	681a      	ldr	r2, [r3, #0]
 8000a6e:	697b      	ldr	r3, [r7, #20]
 8000a70:	fa22 f303 	lsr.w	r3, r2, r3
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	f47f aea9 	bne.w	80007cc <HAL_GPIO_Init+0x10>
  }
}
 8000a7a:	bf00      	nop
 8000a7c:	371c      	adds	r7, #28
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	40021000 	.word	0x40021000
 8000a8c:	40010000 	.word	0x40010000
 8000a90:	48000400 	.word	0x48000400
 8000a94:	48000800 	.word	0x48000800
 8000a98:	48000c00 	.word	0x48000c00
 8000a9c:	40010400 	.word	0x40010400

08000aa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
 8000aa8:	460b      	mov	r3, r1
 8000aaa:	807b      	strh	r3, [r7, #2]
 8000aac:	4613      	mov	r3, r2
 8000aae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ab0:	787b      	ldrb	r3, [r7, #1]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d003      	beq.n	8000abe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ab6:	887a      	ldrh	r2, [r7, #2]
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000abc:	e002      	b.n	8000ac4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000abe:	887a      	ldrh	r2, [r7, #2]
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ac4:	bf00      	nop
 8000ac6:	370c      	adds	r7, #12
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ace:	4770      	bx	lr

08000ad0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	1d3b      	adds	r3, r7, #4
 8000ada:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000adc:	1d3b      	adds	r3, r7, #4
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d102      	bne.n	8000aea <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	f000 bef4 	b.w	80018d2 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000aea:	1d3b      	adds	r3, r7, #4
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	f003 0301 	and.w	r3, r3, #1
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	f000 816a 	beq.w	8000dce <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000afa:	4bb3      	ldr	r3, [pc, #716]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	f003 030c 	and.w	r3, r3, #12
 8000b02:	2b04      	cmp	r3, #4
 8000b04:	d00c      	beq.n	8000b20 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b06:	4bb0      	ldr	r3, [pc, #704]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	f003 030c 	and.w	r3, r3, #12
 8000b0e:	2b08      	cmp	r3, #8
 8000b10:	d159      	bne.n	8000bc6 <HAL_RCC_OscConfig+0xf6>
 8000b12:	4bad      	ldr	r3, [pc, #692]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b1e:	d152      	bne.n	8000bc6 <HAL_RCC_OscConfig+0xf6>
 8000b20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b24:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b28:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000b2c:	fa93 f3a3 	rbit	r3, r3
 8000b30:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000b34:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b38:	fab3 f383 	clz	r3, r3
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	095b      	lsrs	r3, r3, #5
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	f043 0301 	orr.w	r3, r3, #1
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d102      	bne.n	8000b52 <HAL_RCC_OscConfig+0x82>
 8000b4c:	4b9e      	ldr	r3, [pc, #632]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	e015      	b.n	8000b7e <HAL_RCC_OscConfig+0xae>
 8000b52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b56:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b5a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000b5e:	fa93 f3a3 	rbit	r3, r3
 8000b62:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000b66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b6a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000b6e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000b72:	fa93 f3a3 	rbit	r3, r3
 8000b76:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000b7a:	4b93      	ldr	r3, [pc, #588]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b7e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000b82:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000b86:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000b8a:	fa92 f2a2 	rbit	r2, r2
 8000b8e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000b92:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000b96:	fab2 f282 	clz	r2, r2
 8000b9a:	b2d2      	uxtb	r2, r2
 8000b9c:	f042 0220 	orr.w	r2, r2, #32
 8000ba0:	b2d2      	uxtb	r2, r2
 8000ba2:	f002 021f 	and.w	r2, r2, #31
 8000ba6:	2101      	movs	r1, #1
 8000ba8:	fa01 f202 	lsl.w	r2, r1, r2
 8000bac:	4013      	ands	r3, r2
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	f000 810c 	beq.w	8000dcc <HAL_RCC_OscConfig+0x2fc>
 8000bb4:	1d3b      	adds	r3, r7, #4
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	685b      	ldr	r3, [r3, #4]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	f040 8106 	bne.w	8000dcc <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	f000 be86 	b.w	80018d2 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bc6:	1d3b      	adds	r3, r7, #4
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bd0:	d106      	bne.n	8000be0 <HAL_RCC_OscConfig+0x110>
 8000bd2:	4b7d      	ldr	r3, [pc, #500]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	4a7c      	ldr	r2, [pc, #496]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000bd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bdc:	6013      	str	r3, [r2, #0]
 8000bde:	e030      	b.n	8000c42 <HAL_RCC_OscConfig+0x172>
 8000be0:	1d3b      	adds	r3, r7, #4
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	685b      	ldr	r3, [r3, #4]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d10c      	bne.n	8000c04 <HAL_RCC_OscConfig+0x134>
 8000bea:	4b77      	ldr	r3, [pc, #476]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a76      	ldr	r2, [pc, #472]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000bf0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bf4:	6013      	str	r3, [r2, #0]
 8000bf6:	4b74      	ldr	r3, [pc, #464]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a73      	ldr	r2, [pc, #460]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000bfc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c00:	6013      	str	r3, [r2, #0]
 8000c02:	e01e      	b.n	8000c42 <HAL_RCC_OscConfig+0x172>
 8000c04:	1d3b      	adds	r3, r7, #4
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c0e:	d10c      	bne.n	8000c2a <HAL_RCC_OscConfig+0x15a>
 8000c10:	4b6d      	ldr	r3, [pc, #436]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a6c      	ldr	r2, [pc, #432]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000c16:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c1a:	6013      	str	r3, [r2, #0]
 8000c1c:	4b6a      	ldr	r3, [pc, #424]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a69      	ldr	r2, [pc, #420]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000c22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c26:	6013      	str	r3, [r2, #0]
 8000c28:	e00b      	b.n	8000c42 <HAL_RCC_OscConfig+0x172>
 8000c2a:	4b67      	ldr	r3, [pc, #412]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a66      	ldr	r2, [pc, #408]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000c30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c34:	6013      	str	r3, [r2, #0]
 8000c36:	4b64      	ldr	r3, [pc, #400]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4a63      	ldr	r2, [pc, #396]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000c3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c40:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c42:	4b61      	ldr	r3, [pc, #388]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c46:	f023 020f 	bic.w	r2, r3, #15
 8000c4a:	1d3b      	adds	r3, r7, #4
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	689b      	ldr	r3, [r3, #8]
 8000c50:	495d      	ldr	r1, [pc, #372]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000c52:	4313      	orrs	r3, r2
 8000c54:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c56:	1d3b      	adds	r3, r7, #4
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d059      	beq.n	8000d14 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c60:	f7ff fc98 	bl	8000594 <HAL_GetTick>
 8000c64:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c68:	e00a      	b.n	8000c80 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c6a:	f7ff fc93 	bl	8000594 <HAL_GetTick>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	2b64      	cmp	r3, #100	; 0x64
 8000c78:	d902      	bls.n	8000c80 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	f000 be29 	b.w	80018d2 <HAL_RCC_OscConfig+0xe02>
 8000c80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c84:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c88:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000c8c:	fa93 f3a3 	rbit	r3, r3
 8000c90:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000c94:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c98:	fab3 f383 	clz	r3, r3
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	095b      	lsrs	r3, r3, #5
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	f043 0301 	orr.w	r3, r3, #1
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	2b01      	cmp	r3, #1
 8000caa:	d102      	bne.n	8000cb2 <HAL_RCC_OscConfig+0x1e2>
 8000cac:	4b46      	ldr	r3, [pc, #280]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	e015      	b.n	8000cde <HAL_RCC_OscConfig+0x20e>
 8000cb2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cb6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cba:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000cbe:	fa93 f3a3 	rbit	r3, r3
 8000cc2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000cc6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cca:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000cce:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000cd2:	fa93 f3a3 	rbit	r3, r3
 8000cd6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000cda:	4b3b      	ldr	r3, [pc, #236]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cde:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ce2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000ce6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000cea:	fa92 f2a2 	rbit	r2, r2
 8000cee:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000cf2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000cf6:	fab2 f282 	clz	r2, r2
 8000cfa:	b2d2      	uxtb	r2, r2
 8000cfc:	f042 0220 	orr.w	r2, r2, #32
 8000d00:	b2d2      	uxtb	r2, r2
 8000d02:	f002 021f 	and.w	r2, r2, #31
 8000d06:	2101      	movs	r1, #1
 8000d08:	fa01 f202 	lsl.w	r2, r1, r2
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d0ab      	beq.n	8000c6a <HAL_RCC_OscConfig+0x19a>
 8000d12:	e05c      	b.n	8000dce <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d14:	f7ff fc3e 	bl	8000594 <HAL_GetTick>
 8000d18:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d1c:	e00a      	b.n	8000d34 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d1e:	f7ff fc39 	bl	8000594 <HAL_GetTick>
 8000d22:	4602      	mov	r2, r0
 8000d24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d28:	1ad3      	subs	r3, r2, r3
 8000d2a:	2b64      	cmp	r3, #100	; 0x64
 8000d2c:	d902      	bls.n	8000d34 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	f000 bdcf 	b.w	80018d2 <HAL_RCC_OscConfig+0xe02>
 8000d34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d38:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d3c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000d40:	fa93 f3a3 	rbit	r3, r3
 8000d44:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000d48:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d4c:	fab3 f383 	clz	r3, r3
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	095b      	lsrs	r3, r3, #5
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	f043 0301 	orr.w	r3, r3, #1
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d102      	bne.n	8000d66 <HAL_RCC_OscConfig+0x296>
 8000d60:	4b19      	ldr	r3, [pc, #100]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	e015      	b.n	8000d92 <HAL_RCC_OscConfig+0x2c2>
 8000d66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d6a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d6e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000d72:	fa93 f3a3 	rbit	r3, r3
 8000d76:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000d7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d7e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000d82:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000d86:	fa93 f3a3 	rbit	r3, r3
 8000d8a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	; (8000dc8 <HAL_RCC_OscConfig+0x2f8>)
 8000d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d92:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d96:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000d9a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000d9e:	fa92 f2a2 	rbit	r2, r2
 8000da2:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000da6:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000daa:	fab2 f282 	clz	r2, r2
 8000dae:	b2d2      	uxtb	r2, r2
 8000db0:	f042 0220 	orr.w	r2, r2, #32
 8000db4:	b2d2      	uxtb	r2, r2
 8000db6:	f002 021f 	and.w	r2, r2, #31
 8000dba:	2101      	movs	r1, #1
 8000dbc:	fa01 f202 	lsl.w	r2, r1, r2
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d1ab      	bne.n	8000d1e <HAL_RCC_OscConfig+0x24e>
 8000dc6:	e002      	b.n	8000dce <HAL_RCC_OscConfig+0x2fe>
 8000dc8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dce:	1d3b      	adds	r3, r7, #4
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f003 0302 	and.w	r3, r3, #2
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	f000 816f 	beq.w	80010bc <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000dde:	4bd0      	ldr	r3, [pc, #832]	; (8001120 <HAL_RCC_OscConfig+0x650>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f003 030c 	and.w	r3, r3, #12
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d00b      	beq.n	8000e02 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000dea:	4bcd      	ldr	r3, [pc, #820]	; (8001120 <HAL_RCC_OscConfig+0x650>)
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	f003 030c 	and.w	r3, r3, #12
 8000df2:	2b08      	cmp	r3, #8
 8000df4:	d16c      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x400>
 8000df6:	4bca      	ldr	r3, [pc, #808]	; (8001120 <HAL_RCC_OscConfig+0x650>)
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d166      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x400>
 8000e02:	2302      	movs	r3, #2
 8000e04:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e08:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000e0c:	fa93 f3a3 	rbit	r3, r3
 8000e10:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000e14:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e18:	fab3 f383 	clz	r3, r3
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	095b      	lsrs	r3, r3, #5
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	f043 0301 	orr.w	r3, r3, #1
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d102      	bne.n	8000e32 <HAL_RCC_OscConfig+0x362>
 8000e2c:	4bbc      	ldr	r3, [pc, #752]	; (8001120 <HAL_RCC_OscConfig+0x650>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	e013      	b.n	8000e5a <HAL_RCC_OscConfig+0x38a>
 8000e32:	2302      	movs	r3, #2
 8000e34:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e38:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000e3c:	fa93 f3a3 	rbit	r3, r3
 8000e40:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000e44:	2302      	movs	r3, #2
 8000e46:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000e4a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000e4e:	fa93 f3a3 	rbit	r3, r3
 8000e52:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000e56:	4bb2      	ldr	r3, [pc, #712]	; (8001120 <HAL_RCC_OscConfig+0x650>)
 8000e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e5a:	2202      	movs	r2, #2
 8000e5c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000e60:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000e64:	fa92 f2a2 	rbit	r2, r2
 8000e68:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000e6c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000e70:	fab2 f282 	clz	r2, r2
 8000e74:	b2d2      	uxtb	r2, r2
 8000e76:	f042 0220 	orr.w	r2, r2, #32
 8000e7a:	b2d2      	uxtb	r2, r2
 8000e7c:	f002 021f 	and.w	r2, r2, #31
 8000e80:	2101      	movs	r1, #1
 8000e82:	fa01 f202 	lsl.w	r2, r1, r2
 8000e86:	4013      	ands	r3, r2
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d007      	beq.n	8000e9c <HAL_RCC_OscConfig+0x3cc>
 8000e8c:	1d3b      	adds	r3, r7, #4
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	691b      	ldr	r3, [r3, #16]
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d002      	beq.n	8000e9c <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
 8000e98:	f000 bd1b 	b.w	80018d2 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e9c:	4ba0      	ldr	r3, [pc, #640]	; (8001120 <HAL_RCC_OscConfig+0x650>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ea4:	1d3b      	adds	r3, r7, #4
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	695b      	ldr	r3, [r3, #20]
 8000eaa:	21f8      	movs	r1, #248	; 0xf8
 8000eac:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eb0:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000eb4:	fa91 f1a1 	rbit	r1, r1
 8000eb8:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8000ebc:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8000ec0:	fab1 f181 	clz	r1, r1
 8000ec4:	b2c9      	uxtb	r1, r1
 8000ec6:	408b      	lsls	r3, r1
 8000ec8:	4995      	ldr	r1, [pc, #596]	; (8001120 <HAL_RCC_OscConfig+0x650>)
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ece:	e0f5      	b.n	80010bc <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ed0:	1d3b      	adds	r3, r7, #4
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	691b      	ldr	r3, [r3, #16]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	f000 8085 	beq.w	8000fe6 <HAL_RCC_OscConfig+0x516>
 8000edc:	2301      	movs	r3, #1
 8000ede:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ee2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8000ee6:	fa93 f3a3 	rbit	r3, r3
 8000eea:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8000eee:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ef2:	fab3 f383 	clz	r3, r3
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000efc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	461a      	mov	r2, r3
 8000f04:	2301      	movs	r3, #1
 8000f06:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f08:	f7ff fb44 	bl	8000594 <HAL_GetTick>
 8000f0c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f10:	e00a      	b.n	8000f28 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f12:	f7ff fb3f 	bl	8000594 <HAL_GetTick>
 8000f16:	4602      	mov	r2, r0
 8000f18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	2b02      	cmp	r3, #2
 8000f20:	d902      	bls.n	8000f28 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8000f22:	2303      	movs	r3, #3
 8000f24:	f000 bcd5 	b.w	80018d2 <HAL_RCC_OscConfig+0xe02>
 8000f28:	2302      	movs	r3, #2
 8000f2a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f2e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8000f32:	fa93 f3a3 	rbit	r3, r3
 8000f36:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8000f3a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f3e:	fab3 f383 	clz	r3, r3
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	095b      	lsrs	r3, r3, #5
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	f043 0301 	orr.w	r3, r3, #1
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	2b01      	cmp	r3, #1
 8000f50:	d102      	bne.n	8000f58 <HAL_RCC_OscConfig+0x488>
 8000f52:	4b73      	ldr	r3, [pc, #460]	; (8001120 <HAL_RCC_OscConfig+0x650>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	e013      	b.n	8000f80 <HAL_RCC_OscConfig+0x4b0>
 8000f58:	2302      	movs	r3, #2
 8000f5a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f5e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000f62:	fa93 f3a3 	rbit	r3, r3
 8000f66:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000f70:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8000f74:	fa93 f3a3 	rbit	r3, r3
 8000f78:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8000f7c:	4b68      	ldr	r3, [pc, #416]	; (8001120 <HAL_RCC_OscConfig+0x650>)
 8000f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f80:	2202      	movs	r2, #2
 8000f82:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8000f86:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000f8a:	fa92 f2a2 	rbit	r2, r2
 8000f8e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8000f92:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8000f96:	fab2 f282 	clz	r2, r2
 8000f9a:	b2d2      	uxtb	r2, r2
 8000f9c:	f042 0220 	orr.w	r2, r2, #32
 8000fa0:	b2d2      	uxtb	r2, r2
 8000fa2:	f002 021f 	and.w	r2, r2, #31
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8000fac:	4013      	ands	r3, r2
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d0af      	beq.n	8000f12 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fb2:	4b5b      	ldr	r3, [pc, #364]	; (8001120 <HAL_RCC_OscConfig+0x650>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fba:	1d3b      	adds	r3, r7, #4
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	695b      	ldr	r3, [r3, #20]
 8000fc0:	21f8      	movs	r1, #248	; 0xf8
 8000fc2:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fc6:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8000fca:	fa91 f1a1 	rbit	r1, r1
 8000fce:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8000fd2:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8000fd6:	fab1 f181 	clz	r1, r1
 8000fda:	b2c9      	uxtb	r1, r1
 8000fdc:	408b      	lsls	r3, r1
 8000fde:	4950      	ldr	r1, [pc, #320]	; (8001120 <HAL_RCC_OscConfig+0x650>)
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	600b      	str	r3, [r1, #0]
 8000fe4:	e06a      	b.n	80010bc <HAL_RCC_OscConfig+0x5ec>
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fec:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8000ff0:	fa93 f3a3 	rbit	r3, r3
 8000ff4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8000ff8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ffc:	fab3 f383 	clz	r3, r3
 8001000:	b2db      	uxtb	r3, r3
 8001002:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001006:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	461a      	mov	r2, r3
 800100e:	2300      	movs	r3, #0
 8001010:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001012:	f7ff fabf 	bl	8000594 <HAL_GetTick>
 8001016:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800101a:	e00a      	b.n	8001032 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800101c:	f7ff faba 	bl	8000594 <HAL_GetTick>
 8001020:	4602      	mov	r2, r0
 8001022:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	2b02      	cmp	r3, #2
 800102a:	d902      	bls.n	8001032 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	f000 bc50 	b.w	80018d2 <HAL_RCC_OscConfig+0xe02>
 8001032:	2302      	movs	r3, #2
 8001034:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001038:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800103c:	fa93 f3a3 	rbit	r3, r3
 8001040:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001044:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001048:	fab3 f383 	clz	r3, r3
 800104c:	b2db      	uxtb	r3, r3
 800104e:	095b      	lsrs	r3, r3, #5
 8001050:	b2db      	uxtb	r3, r3
 8001052:	f043 0301 	orr.w	r3, r3, #1
 8001056:	b2db      	uxtb	r3, r3
 8001058:	2b01      	cmp	r3, #1
 800105a:	d102      	bne.n	8001062 <HAL_RCC_OscConfig+0x592>
 800105c:	4b30      	ldr	r3, [pc, #192]	; (8001120 <HAL_RCC_OscConfig+0x650>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	e013      	b.n	800108a <HAL_RCC_OscConfig+0x5ba>
 8001062:	2302      	movs	r3, #2
 8001064:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001068:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800106c:	fa93 f3a3 	rbit	r3, r3
 8001070:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001074:	2302      	movs	r3, #2
 8001076:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800107a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800107e:	fa93 f3a3 	rbit	r3, r3
 8001082:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001086:	4b26      	ldr	r3, [pc, #152]	; (8001120 <HAL_RCC_OscConfig+0x650>)
 8001088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800108a:	2202      	movs	r2, #2
 800108c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001090:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001094:	fa92 f2a2 	rbit	r2, r2
 8001098:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800109c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80010a0:	fab2 f282 	clz	r2, r2
 80010a4:	b2d2      	uxtb	r2, r2
 80010a6:	f042 0220 	orr.w	r2, r2, #32
 80010aa:	b2d2      	uxtb	r2, r2
 80010ac:	f002 021f 	and.w	r2, r2, #31
 80010b0:	2101      	movs	r1, #1
 80010b2:	fa01 f202 	lsl.w	r2, r1, r2
 80010b6:	4013      	ands	r3, r2
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d1af      	bne.n	800101c <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f003 0308 	and.w	r3, r3, #8
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	f000 80da 	beq.w	8001280 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	699b      	ldr	r3, [r3, #24]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d069      	beq.n	80011aa <HAL_RCC_OscConfig+0x6da>
 80010d6:	2301      	movs	r3, #1
 80010d8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010dc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80010e0:	fa93 f3a3 	rbit	r3, r3
 80010e4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80010e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010ec:	fab3 f383 	clz	r3, r3
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	461a      	mov	r2, r3
 80010f4:	4b0b      	ldr	r3, [pc, #44]	; (8001124 <HAL_RCC_OscConfig+0x654>)
 80010f6:	4413      	add	r3, r2
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	461a      	mov	r2, r3
 80010fc:	2301      	movs	r3, #1
 80010fe:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001100:	f7ff fa48 	bl	8000594 <HAL_GetTick>
 8001104:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001108:	e00e      	b.n	8001128 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800110a:	f7ff fa43 	bl	8000594 <HAL_GetTick>
 800110e:	4602      	mov	r2, r0
 8001110:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	2b02      	cmp	r3, #2
 8001118:	d906      	bls.n	8001128 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 800111a:	2303      	movs	r3, #3
 800111c:	e3d9      	b.n	80018d2 <HAL_RCC_OscConfig+0xe02>
 800111e:	bf00      	nop
 8001120:	40021000 	.word	0x40021000
 8001124:	10908120 	.word	0x10908120
 8001128:	2302      	movs	r3, #2
 800112a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800112e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001132:	fa93 f3a3 	rbit	r3, r3
 8001136:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800113a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800113e:	2202      	movs	r2, #2
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	fa93 f2a3 	rbit	r2, r3
 800114c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001156:	2202      	movs	r2, #2
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	fa93 f2a3 	rbit	r2, r3
 8001164:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001168:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800116a:	4ba5      	ldr	r3, [pc, #660]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 800116c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800116e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001172:	2102      	movs	r1, #2
 8001174:	6019      	str	r1, [r3, #0]
 8001176:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	fa93 f1a3 	rbit	r1, r3
 8001180:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001184:	6019      	str	r1, [r3, #0]
  return result;
 8001186:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	fab3 f383 	clz	r3, r3
 8001190:	b2db      	uxtb	r3, r3
 8001192:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001196:	b2db      	uxtb	r3, r3
 8001198:	f003 031f 	and.w	r3, r3, #31
 800119c:	2101      	movs	r1, #1
 800119e:	fa01 f303 	lsl.w	r3, r1, r3
 80011a2:	4013      	ands	r3, r2
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d0b0      	beq.n	800110a <HAL_RCC_OscConfig+0x63a>
 80011a8:	e06a      	b.n	8001280 <HAL_RCC_OscConfig+0x7b0>
 80011aa:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80011ae:	2201      	movs	r2, #1
 80011b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	fa93 f2a3 	rbit	r2, r3
 80011bc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80011c0:	601a      	str	r2, [r3, #0]
  return result;
 80011c2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80011c6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011c8:	fab3 f383 	clz	r3, r3
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	461a      	mov	r2, r3
 80011d0:	4b8c      	ldr	r3, [pc, #560]	; (8001404 <HAL_RCC_OscConfig+0x934>)
 80011d2:	4413      	add	r3, r2
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	461a      	mov	r2, r3
 80011d8:	2300      	movs	r3, #0
 80011da:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011dc:	f7ff f9da 	bl	8000594 <HAL_GetTick>
 80011e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011e4:	e009      	b.n	80011fa <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011e6:	f7ff f9d5 	bl	8000594 <HAL_GetTick>
 80011ea:	4602      	mov	r2, r0
 80011ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	2b02      	cmp	r3, #2
 80011f4:	d901      	bls.n	80011fa <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80011f6:	2303      	movs	r3, #3
 80011f8:	e36b      	b.n	80018d2 <HAL_RCC_OscConfig+0xe02>
 80011fa:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80011fe:	2202      	movs	r2, #2
 8001200:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001202:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	fa93 f2a3 	rbit	r2, r3
 800120c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001216:	2202      	movs	r2, #2
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	fa93 f2a3 	rbit	r2, r3
 8001224:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800122e:	2202      	movs	r2, #2
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	fa93 f2a3 	rbit	r2, r3
 800123c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001240:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001242:	4b6f      	ldr	r3, [pc, #444]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 8001244:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001246:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800124a:	2102      	movs	r1, #2
 800124c:	6019      	str	r1, [r3, #0]
 800124e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	fa93 f1a3 	rbit	r1, r3
 8001258:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800125c:	6019      	str	r1, [r3, #0]
  return result;
 800125e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	fab3 f383 	clz	r3, r3
 8001268:	b2db      	uxtb	r3, r3
 800126a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800126e:	b2db      	uxtb	r3, r3
 8001270:	f003 031f 	and.w	r3, r3, #31
 8001274:	2101      	movs	r1, #1
 8001276:	fa01 f303 	lsl.w	r3, r1, r3
 800127a:	4013      	ands	r3, r2
 800127c:	2b00      	cmp	r3, #0
 800127e:	d1b2      	bne.n	80011e6 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001280:	1d3b      	adds	r3, r7, #4
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f003 0304 	and.w	r3, r3, #4
 800128a:	2b00      	cmp	r3, #0
 800128c:	f000 8158 	beq.w	8001540 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001290:	2300      	movs	r3, #0
 8001292:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001296:	4b5a      	ldr	r3, [pc, #360]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d112      	bne.n	80012c8 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012a2:	4b57      	ldr	r3, [pc, #348]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	4a56      	ldr	r2, [pc, #344]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 80012a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ac:	61d3      	str	r3, [r2, #28]
 80012ae:	4b54      	ldr	r3, [pc, #336]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80012b6:	f107 0308 	add.w	r3, r7, #8
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	f107 0308 	add.w	r3, r7, #8
 80012c0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80012c2:	2301      	movs	r3, #1
 80012c4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012c8:	4b4f      	ldr	r3, [pc, #316]	; (8001408 <HAL_RCC_OscConfig+0x938>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d11a      	bne.n	800130a <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012d4:	4b4c      	ldr	r3, [pc, #304]	; (8001408 <HAL_RCC_OscConfig+0x938>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a4b      	ldr	r2, [pc, #300]	; (8001408 <HAL_RCC_OscConfig+0x938>)
 80012da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012de:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012e0:	f7ff f958 	bl	8000594 <HAL_GetTick>
 80012e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012e8:	e009      	b.n	80012fe <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012ea:	f7ff f953 	bl	8000594 <HAL_GetTick>
 80012ee:	4602      	mov	r2, r0
 80012f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	2b64      	cmp	r3, #100	; 0x64
 80012f8:	d901      	bls.n	80012fe <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80012fa:	2303      	movs	r3, #3
 80012fc:	e2e9      	b.n	80018d2 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012fe:	4b42      	ldr	r3, [pc, #264]	; (8001408 <HAL_RCC_OscConfig+0x938>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001306:	2b00      	cmp	r3, #0
 8001308:	d0ef      	beq.n	80012ea <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	2b01      	cmp	r3, #1
 8001312:	d106      	bne.n	8001322 <HAL_RCC_OscConfig+0x852>
 8001314:	4b3a      	ldr	r3, [pc, #232]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 8001316:	6a1b      	ldr	r3, [r3, #32]
 8001318:	4a39      	ldr	r2, [pc, #228]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 800131a:	f043 0301 	orr.w	r3, r3, #1
 800131e:	6213      	str	r3, [r2, #32]
 8001320:	e02f      	b.n	8001382 <HAL_RCC_OscConfig+0x8b2>
 8001322:	1d3b      	adds	r3, r7, #4
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d10c      	bne.n	8001346 <HAL_RCC_OscConfig+0x876>
 800132c:	4b34      	ldr	r3, [pc, #208]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 800132e:	6a1b      	ldr	r3, [r3, #32]
 8001330:	4a33      	ldr	r2, [pc, #204]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 8001332:	f023 0301 	bic.w	r3, r3, #1
 8001336:	6213      	str	r3, [r2, #32]
 8001338:	4b31      	ldr	r3, [pc, #196]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 800133a:	6a1b      	ldr	r3, [r3, #32]
 800133c:	4a30      	ldr	r2, [pc, #192]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 800133e:	f023 0304 	bic.w	r3, r3, #4
 8001342:	6213      	str	r3, [r2, #32]
 8001344:	e01d      	b.n	8001382 <HAL_RCC_OscConfig+0x8b2>
 8001346:	1d3b      	adds	r3, r7, #4
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	2b05      	cmp	r3, #5
 800134e:	d10c      	bne.n	800136a <HAL_RCC_OscConfig+0x89a>
 8001350:	4b2b      	ldr	r3, [pc, #172]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 8001352:	6a1b      	ldr	r3, [r3, #32]
 8001354:	4a2a      	ldr	r2, [pc, #168]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 8001356:	f043 0304 	orr.w	r3, r3, #4
 800135a:	6213      	str	r3, [r2, #32]
 800135c:	4b28      	ldr	r3, [pc, #160]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 800135e:	6a1b      	ldr	r3, [r3, #32]
 8001360:	4a27      	ldr	r2, [pc, #156]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 8001362:	f043 0301 	orr.w	r3, r3, #1
 8001366:	6213      	str	r3, [r2, #32]
 8001368:	e00b      	b.n	8001382 <HAL_RCC_OscConfig+0x8b2>
 800136a:	4b25      	ldr	r3, [pc, #148]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 800136c:	6a1b      	ldr	r3, [r3, #32]
 800136e:	4a24      	ldr	r2, [pc, #144]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 8001370:	f023 0301 	bic.w	r3, r3, #1
 8001374:	6213      	str	r3, [r2, #32]
 8001376:	4b22      	ldr	r3, [pc, #136]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 8001378:	6a1b      	ldr	r3, [r3, #32]
 800137a:	4a21      	ldr	r2, [pc, #132]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 800137c:	f023 0304 	bic.w	r3, r3, #4
 8001380:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d06b      	beq.n	8001464 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800138c:	f7ff f902 	bl	8000594 <HAL_GetTick>
 8001390:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001394:	e00b      	b.n	80013ae <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001396:	f7ff f8fd 	bl	8000594 <HAL_GetTick>
 800139a:	4602      	mov	r2, r0
 800139c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d901      	bls.n	80013ae <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 80013aa:	2303      	movs	r3, #3
 80013ac:	e291      	b.n	80018d2 <HAL_RCC_OscConfig+0xe02>
 80013ae:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80013b2:	2202      	movs	r2, #2
 80013b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013b6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	fa93 f2a3 	rbit	r2, r3
 80013c0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80013ca:	2202      	movs	r2, #2
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	fa93 f2a3 	rbit	r2, r3
 80013d8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80013dc:	601a      	str	r2, [r3, #0]
  return result;
 80013de:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80013e2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013e4:	fab3 f383 	clz	r3, r3
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	095b      	lsrs	r3, r3, #5
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	f043 0302 	orr.w	r3, r3, #2
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	2b02      	cmp	r3, #2
 80013f6:	d109      	bne.n	800140c <HAL_RCC_OscConfig+0x93c>
 80013f8:	4b01      	ldr	r3, [pc, #4]	; (8001400 <HAL_RCC_OscConfig+0x930>)
 80013fa:	6a1b      	ldr	r3, [r3, #32]
 80013fc:	e014      	b.n	8001428 <HAL_RCC_OscConfig+0x958>
 80013fe:	bf00      	nop
 8001400:	40021000 	.word	0x40021000
 8001404:	10908120 	.word	0x10908120
 8001408:	40007000 	.word	0x40007000
 800140c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001410:	2202      	movs	r2, #2
 8001412:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001414:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	fa93 f2a3 	rbit	r2, r3
 800141e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	4bbb      	ldr	r3, [pc, #748]	; (8001714 <HAL_RCC_OscConfig+0xc44>)
 8001426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001428:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800142c:	2102      	movs	r1, #2
 800142e:	6011      	str	r1, [r2, #0]
 8001430:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001434:	6812      	ldr	r2, [r2, #0]
 8001436:	fa92 f1a2 	rbit	r1, r2
 800143a:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800143e:	6011      	str	r1, [r2, #0]
  return result;
 8001440:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001444:	6812      	ldr	r2, [r2, #0]
 8001446:	fab2 f282 	clz	r2, r2
 800144a:	b2d2      	uxtb	r2, r2
 800144c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001450:	b2d2      	uxtb	r2, r2
 8001452:	f002 021f 	and.w	r2, r2, #31
 8001456:	2101      	movs	r1, #1
 8001458:	fa01 f202 	lsl.w	r2, r1, r2
 800145c:	4013      	ands	r3, r2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d099      	beq.n	8001396 <HAL_RCC_OscConfig+0x8c6>
 8001462:	e063      	b.n	800152c <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001464:	f7ff f896 	bl	8000594 <HAL_GetTick>
 8001468:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800146c:	e00b      	b.n	8001486 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800146e:	f7ff f891 	bl	8000594 <HAL_GetTick>
 8001472:	4602      	mov	r2, r0
 8001474:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	f241 3288 	movw	r2, #5000	; 0x1388
 800147e:	4293      	cmp	r3, r2
 8001480:	d901      	bls.n	8001486 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e225      	b.n	80018d2 <HAL_RCC_OscConfig+0xe02>
 8001486:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800148a:	2202      	movs	r2, #2
 800148c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800148e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	fa93 f2a3 	rbit	r2, r3
 8001498:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80014a2:	2202      	movs	r2, #2
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	fa93 f2a3 	rbit	r2, r3
 80014b0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80014b4:	601a      	str	r2, [r3, #0]
  return result;
 80014b6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80014ba:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014bc:	fab3 f383 	clz	r3, r3
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	095b      	lsrs	r3, r3, #5
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	f043 0302 	orr.w	r3, r3, #2
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d102      	bne.n	80014d6 <HAL_RCC_OscConfig+0xa06>
 80014d0:	4b90      	ldr	r3, [pc, #576]	; (8001714 <HAL_RCC_OscConfig+0xc44>)
 80014d2:	6a1b      	ldr	r3, [r3, #32]
 80014d4:	e00d      	b.n	80014f2 <HAL_RCC_OscConfig+0xa22>
 80014d6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80014da:	2202      	movs	r2, #2
 80014dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014de:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	fa93 f2a3 	rbit	r2, r3
 80014e8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	4b89      	ldr	r3, [pc, #548]	; (8001714 <HAL_RCC_OscConfig+0xc44>)
 80014f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80014f6:	2102      	movs	r1, #2
 80014f8:	6011      	str	r1, [r2, #0]
 80014fa:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80014fe:	6812      	ldr	r2, [r2, #0]
 8001500:	fa92 f1a2 	rbit	r1, r2
 8001504:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001508:	6011      	str	r1, [r2, #0]
  return result;
 800150a:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800150e:	6812      	ldr	r2, [r2, #0]
 8001510:	fab2 f282 	clz	r2, r2
 8001514:	b2d2      	uxtb	r2, r2
 8001516:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800151a:	b2d2      	uxtb	r2, r2
 800151c:	f002 021f 	and.w	r2, r2, #31
 8001520:	2101      	movs	r1, #1
 8001522:	fa01 f202 	lsl.w	r2, r1, r2
 8001526:	4013      	ands	r3, r2
 8001528:	2b00      	cmp	r3, #0
 800152a:	d1a0      	bne.n	800146e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800152c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001530:	2b01      	cmp	r3, #1
 8001532:	d105      	bne.n	8001540 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001534:	4b77      	ldr	r3, [pc, #476]	; (8001714 <HAL_RCC_OscConfig+0xc44>)
 8001536:	69db      	ldr	r3, [r3, #28]
 8001538:	4a76      	ldr	r2, [pc, #472]	; (8001714 <HAL_RCC_OscConfig+0xc44>)
 800153a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800153e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001540:	1d3b      	adds	r3, r7, #4
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	69db      	ldr	r3, [r3, #28]
 8001546:	2b00      	cmp	r3, #0
 8001548:	f000 81c2 	beq.w	80018d0 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800154c:	4b71      	ldr	r3, [pc, #452]	; (8001714 <HAL_RCC_OscConfig+0xc44>)
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f003 030c 	and.w	r3, r3, #12
 8001554:	2b08      	cmp	r3, #8
 8001556:	f000 819c 	beq.w	8001892 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800155a:	1d3b      	adds	r3, r7, #4
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	69db      	ldr	r3, [r3, #28]
 8001560:	2b02      	cmp	r3, #2
 8001562:	f040 8114 	bne.w	800178e <HAL_RCC_OscConfig+0xcbe>
 8001566:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800156a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800156e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001570:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	fa93 f2a3 	rbit	r2, r3
 800157a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800157e:	601a      	str	r2, [r3, #0]
  return result;
 8001580:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001584:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001586:	fab3 f383 	clz	r3, r3
 800158a:	b2db      	uxtb	r3, r3
 800158c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001590:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	461a      	mov	r2, r3
 8001598:	2300      	movs	r3, #0
 800159a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800159c:	f7fe fffa 	bl	8000594 <HAL_GetTick>
 80015a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015a4:	e009      	b.n	80015ba <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015a6:	f7fe fff5 	bl	8000594 <HAL_GetTick>
 80015aa:	4602      	mov	r2, r0
 80015ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e18b      	b.n	80018d2 <HAL_RCC_OscConfig+0xe02>
 80015ba:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80015be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	fa93 f2a3 	rbit	r2, r3
 80015ce:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80015d2:	601a      	str	r2, [r3, #0]
  return result;
 80015d4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80015d8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015da:	fab3 f383 	clz	r3, r3
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	095b      	lsrs	r3, r3, #5
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d102      	bne.n	80015f4 <HAL_RCC_OscConfig+0xb24>
 80015ee:	4b49      	ldr	r3, [pc, #292]	; (8001714 <HAL_RCC_OscConfig+0xc44>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	e01b      	b.n	800162c <HAL_RCC_OscConfig+0xb5c>
 80015f4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80015f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015fe:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	fa93 f2a3 	rbit	r2, r3
 8001608:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001612:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001616:	601a      	str	r2, [r3, #0]
 8001618:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	fa93 f2a3 	rbit	r2, r3
 8001622:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	4b3a      	ldr	r3, [pc, #232]	; (8001714 <HAL_RCC_OscConfig+0xc44>)
 800162a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800162c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001630:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001634:	6011      	str	r1, [r2, #0]
 8001636:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800163a:	6812      	ldr	r2, [r2, #0]
 800163c:	fa92 f1a2 	rbit	r1, r2
 8001640:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001644:	6011      	str	r1, [r2, #0]
  return result;
 8001646:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800164a:	6812      	ldr	r2, [r2, #0]
 800164c:	fab2 f282 	clz	r2, r2
 8001650:	b2d2      	uxtb	r2, r2
 8001652:	f042 0220 	orr.w	r2, r2, #32
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	f002 021f 	and.w	r2, r2, #31
 800165c:	2101      	movs	r1, #1
 800165e:	fa01 f202 	lsl.w	r2, r1, r2
 8001662:	4013      	ands	r3, r2
 8001664:	2b00      	cmp	r3, #0
 8001666:	d19e      	bne.n	80015a6 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001668:	4b2a      	ldr	r3, [pc, #168]	; (8001714 <HAL_RCC_OscConfig+0xc44>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001670:	1d3b      	adds	r3, r7, #4
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001676:	1d3b      	adds	r3, r7, #4
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	6a1b      	ldr	r3, [r3, #32]
 800167c:	430b      	orrs	r3, r1
 800167e:	4925      	ldr	r1, [pc, #148]	; (8001714 <HAL_RCC_OscConfig+0xc44>)
 8001680:	4313      	orrs	r3, r2
 8001682:	604b      	str	r3, [r1, #4]
 8001684:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001688:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800168c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800168e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	fa93 f2a3 	rbit	r2, r3
 8001698:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800169c:	601a      	str	r2, [r3, #0]
  return result;
 800169e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80016a2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016a4:	fab3 f383 	clz	r3, r3
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016ae:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	461a      	mov	r2, r3
 80016b6:	2301      	movs	r3, #1
 80016b8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ba:	f7fe ff6b 	bl	8000594 <HAL_GetTick>
 80016be:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016c2:	e009      	b.n	80016d8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016c4:	f7fe ff66 	bl	8000594 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d901      	bls.n	80016d8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e0fc      	b.n	80018d2 <HAL_RCC_OscConfig+0xe02>
 80016d8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80016dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	fa93 f2a3 	rbit	r2, r3
 80016ec:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80016f0:	601a      	str	r2, [r3, #0]
  return result;
 80016f2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80016f6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016f8:	fab3 f383 	clz	r3, r3
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	095b      	lsrs	r3, r3, #5
 8001700:	b2db      	uxtb	r3, r3
 8001702:	f043 0301 	orr.w	r3, r3, #1
 8001706:	b2db      	uxtb	r3, r3
 8001708:	2b01      	cmp	r3, #1
 800170a:	d105      	bne.n	8001718 <HAL_RCC_OscConfig+0xc48>
 800170c:	4b01      	ldr	r3, [pc, #4]	; (8001714 <HAL_RCC_OscConfig+0xc44>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	e01e      	b.n	8001750 <HAL_RCC_OscConfig+0xc80>
 8001712:	bf00      	nop
 8001714:	40021000 	.word	0x40021000
 8001718:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800171c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001720:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001722:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	fa93 f2a3 	rbit	r2, r3
 800172c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001736:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	fa93 f2a3 	rbit	r2, r3
 8001746:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	4b63      	ldr	r3, [pc, #396]	; (80018dc <HAL_RCC_OscConfig+0xe0c>)
 800174e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001750:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001754:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001758:	6011      	str	r1, [r2, #0]
 800175a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800175e:	6812      	ldr	r2, [r2, #0]
 8001760:	fa92 f1a2 	rbit	r1, r2
 8001764:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001768:	6011      	str	r1, [r2, #0]
  return result;
 800176a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800176e:	6812      	ldr	r2, [r2, #0]
 8001770:	fab2 f282 	clz	r2, r2
 8001774:	b2d2      	uxtb	r2, r2
 8001776:	f042 0220 	orr.w	r2, r2, #32
 800177a:	b2d2      	uxtb	r2, r2
 800177c:	f002 021f 	and.w	r2, r2, #31
 8001780:	2101      	movs	r1, #1
 8001782:	fa01 f202 	lsl.w	r2, r1, r2
 8001786:	4013      	ands	r3, r2
 8001788:	2b00      	cmp	r3, #0
 800178a:	d09b      	beq.n	80016c4 <HAL_RCC_OscConfig+0xbf4>
 800178c:	e0a0      	b.n	80018d0 <HAL_RCC_OscConfig+0xe00>
 800178e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001792:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001796:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001798:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	fa93 f2a3 	rbit	r2, r3
 80017a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017a6:	601a      	str	r2, [r3, #0]
  return result;
 80017a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017ac:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017ae:	fab3 f383 	clz	r3, r3
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80017b8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	461a      	mov	r2, r3
 80017c0:	2300      	movs	r3, #0
 80017c2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c4:	f7fe fee6 	bl	8000594 <HAL_GetTick>
 80017c8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017cc:	e009      	b.n	80017e2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017ce:	f7fe fee1 	bl	8000594 <HAL_GetTick>
 80017d2:	4602      	mov	r2, r0
 80017d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e077      	b.n	80018d2 <HAL_RCC_OscConfig+0xe02>
 80017e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	fa93 f2a3 	rbit	r2, r3
 80017f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017fa:	601a      	str	r2, [r3, #0]
  return result;
 80017fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001800:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001802:	fab3 f383 	clz	r3, r3
 8001806:	b2db      	uxtb	r3, r3
 8001808:	095b      	lsrs	r3, r3, #5
 800180a:	b2db      	uxtb	r3, r3
 800180c:	f043 0301 	orr.w	r3, r3, #1
 8001810:	b2db      	uxtb	r3, r3
 8001812:	2b01      	cmp	r3, #1
 8001814:	d102      	bne.n	800181c <HAL_RCC_OscConfig+0xd4c>
 8001816:	4b31      	ldr	r3, [pc, #196]	; (80018dc <HAL_RCC_OscConfig+0xe0c>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	e01b      	b.n	8001854 <HAL_RCC_OscConfig+0xd84>
 800181c:	f107 0320 	add.w	r3, r7, #32
 8001820:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001824:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001826:	f107 0320 	add.w	r3, r7, #32
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	fa93 f2a3 	rbit	r2, r3
 8001830:	f107 031c 	add.w	r3, r7, #28
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	f107 0318 	add.w	r3, r7, #24
 800183a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	f107 0318 	add.w	r3, r7, #24
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	fa93 f2a3 	rbit	r2, r3
 800184a:	f107 0314 	add.w	r3, r7, #20
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	4b22      	ldr	r3, [pc, #136]	; (80018dc <HAL_RCC_OscConfig+0xe0c>)
 8001852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001854:	f107 0210 	add.w	r2, r7, #16
 8001858:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800185c:	6011      	str	r1, [r2, #0]
 800185e:	f107 0210 	add.w	r2, r7, #16
 8001862:	6812      	ldr	r2, [r2, #0]
 8001864:	fa92 f1a2 	rbit	r1, r2
 8001868:	f107 020c 	add.w	r2, r7, #12
 800186c:	6011      	str	r1, [r2, #0]
  return result;
 800186e:	f107 020c 	add.w	r2, r7, #12
 8001872:	6812      	ldr	r2, [r2, #0]
 8001874:	fab2 f282 	clz	r2, r2
 8001878:	b2d2      	uxtb	r2, r2
 800187a:	f042 0220 	orr.w	r2, r2, #32
 800187e:	b2d2      	uxtb	r2, r2
 8001880:	f002 021f 	and.w	r2, r2, #31
 8001884:	2101      	movs	r1, #1
 8001886:	fa01 f202 	lsl.w	r2, r1, r2
 800188a:	4013      	ands	r3, r2
 800188c:	2b00      	cmp	r3, #0
 800188e:	d19e      	bne.n	80017ce <HAL_RCC_OscConfig+0xcfe>
 8001890:	e01e      	b.n	80018d0 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001892:	1d3b      	adds	r3, r7, #4
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	69db      	ldr	r3, [r3, #28]
 8001898:	2b01      	cmp	r3, #1
 800189a:	d101      	bne.n	80018a0 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e018      	b.n	80018d2 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80018a0:	4b0e      	ldr	r3, [pc, #56]	; (80018dc <HAL_RCC_OscConfig+0xe0c>)
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80018a8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80018ac:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80018b0:	1d3b      	adds	r3, r7, #4
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6a1b      	ldr	r3, [r3, #32]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d108      	bne.n	80018cc <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80018ba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80018be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80018c2:	1d3b      	adds	r3, r7, #4
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d001      	beq.n	80018d0 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e000      	b.n	80018d2 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	40021000 	.word	0x40021000

080018e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b09e      	sub	sp, #120	; 0x78
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80018ea:	2300      	movs	r3, #0
 80018ec:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d101      	bne.n	80018f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e162      	b.n	8001bbe <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018f8:	4b90      	ldr	r3, [pc, #576]	; (8001b3c <HAL_RCC_ClockConfig+0x25c>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0307 	and.w	r3, r3, #7
 8001900:	683a      	ldr	r2, [r7, #0]
 8001902:	429a      	cmp	r2, r3
 8001904:	d910      	bls.n	8001928 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001906:	4b8d      	ldr	r3, [pc, #564]	; (8001b3c <HAL_RCC_ClockConfig+0x25c>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f023 0207 	bic.w	r2, r3, #7
 800190e:	498b      	ldr	r1, [pc, #556]	; (8001b3c <HAL_RCC_ClockConfig+0x25c>)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	4313      	orrs	r3, r2
 8001914:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001916:	4b89      	ldr	r3, [pc, #548]	; (8001b3c <HAL_RCC_ClockConfig+0x25c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0307 	and.w	r3, r3, #7
 800191e:	683a      	ldr	r2, [r7, #0]
 8001920:	429a      	cmp	r2, r3
 8001922:	d001      	beq.n	8001928 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e14a      	b.n	8001bbe <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 0302 	and.w	r3, r3, #2
 8001930:	2b00      	cmp	r3, #0
 8001932:	d008      	beq.n	8001946 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001934:	4b82      	ldr	r3, [pc, #520]	; (8001b40 <HAL_RCC_ClockConfig+0x260>)
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	497f      	ldr	r1, [pc, #508]	; (8001b40 <HAL_RCC_ClockConfig+0x260>)
 8001942:	4313      	orrs	r3, r2
 8001944:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	2b00      	cmp	r3, #0
 8001950:	f000 80dc 	beq.w	8001b0c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	2b01      	cmp	r3, #1
 800195a:	d13c      	bne.n	80019d6 <HAL_RCC_ClockConfig+0xf6>
 800195c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001960:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001962:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001964:	fa93 f3a3 	rbit	r3, r3
 8001968:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800196a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800196c:	fab3 f383 	clz	r3, r3
 8001970:	b2db      	uxtb	r3, r3
 8001972:	095b      	lsrs	r3, r3, #5
 8001974:	b2db      	uxtb	r3, r3
 8001976:	f043 0301 	orr.w	r3, r3, #1
 800197a:	b2db      	uxtb	r3, r3
 800197c:	2b01      	cmp	r3, #1
 800197e:	d102      	bne.n	8001986 <HAL_RCC_ClockConfig+0xa6>
 8001980:	4b6f      	ldr	r3, [pc, #444]	; (8001b40 <HAL_RCC_ClockConfig+0x260>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	e00f      	b.n	80019a6 <HAL_RCC_ClockConfig+0xc6>
 8001986:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800198a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800198c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800198e:	fa93 f3a3 	rbit	r3, r3
 8001992:	667b      	str	r3, [r7, #100]	; 0x64
 8001994:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001998:	663b      	str	r3, [r7, #96]	; 0x60
 800199a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800199c:	fa93 f3a3 	rbit	r3, r3
 80019a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80019a2:	4b67      	ldr	r3, [pc, #412]	; (8001b40 <HAL_RCC_ClockConfig+0x260>)
 80019a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80019aa:	65ba      	str	r2, [r7, #88]	; 0x58
 80019ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80019ae:	fa92 f2a2 	rbit	r2, r2
 80019b2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80019b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80019b6:	fab2 f282 	clz	r2, r2
 80019ba:	b2d2      	uxtb	r2, r2
 80019bc:	f042 0220 	orr.w	r2, r2, #32
 80019c0:	b2d2      	uxtb	r2, r2
 80019c2:	f002 021f 	and.w	r2, r2, #31
 80019c6:	2101      	movs	r1, #1
 80019c8:	fa01 f202 	lsl.w	r2, r1, r2
 80019cc:	4013      	ands	r3, r2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d17b      	bne.n	8001aca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e0f3      	b.n	8001bbe <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d13c      	bne.n	8001a58 <HAL_RCC_ClockConfig+0x178>
 80019de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019e2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80019e6:	fa93 f3a3 	rbit	r3, r3
 80019ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80019ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019ee:	fab3 f383 	clz	r3, r3
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	095b      	lsrs	r3, r3, #5
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d102      	bne.n	8001a08 <HAL_RCC_ClockConfig+0x128>
 8001a02:	4b4f      	ldr	r3, [pc, #316]	; (8001b40 <HAL_RCC_ClockConfig+0x260>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	e00f      	b.n	8001a28 <HAL_RCC_ClockConfig+0x148>
 8001a08:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a0c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a10:	fa93 f3a3 	rbit	r3, r3
 8001a14:	647b      	str	r3, [r7, #68]	; 0x44
 8001a16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a1a:	643b      	str	r3, [r7, #64]	; 0x40
 8001a1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a1e:	fa93 f3a3 	rbit	r3, r3
 8001a22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a24:	4b46      	ldr	r3, [pc, #280]	; (8001b40 <HAL_RCC_ClockConfig+0x260>)
 8001a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a2c:	63ba      	str	r2, [r7, #56]	; 0x38
 8001a2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a30:	fa92 f2a2 	rbit	r2, r2
 8001a34:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001a36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a38:	fab2 f282 	clz	r2, r2
 8001a3c:	b2d2      	uxtb	r2, r2
 8001a3e:	f042 0220 	orr.w	r2, r2, #32
 8001a42:	b2d2      	uxtb	r2, r2
 8001a44:	f002 021f 	and.w	r2, r2, #31
 8001a48:	2101      	movs	r1, #1
 8001a4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a4e:	4013      	ands	r3, r2
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d13a      	bne.n	8001aca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e0b2      	b.n	8001bbe <HAL_RCC_ClockConfig+0x2de>
 8001a58:	2302      	movs	r3, #2
 8001a5a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a5e:	fa93 f3a3 	rbit	r3, r3
 8001a62:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a66:	fab3 f383 	clz	r3, r3
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	095b      	lsrs	r3, r3, #5
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	f043 0301 	orr.w	r3, r3, #1
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d102      	bne.n	8001a80 <HAL_RCC_ClockConfig+0x1a0>
 8001a7a:	4b31      	ldr	r3, [pc, #196]	; (8001b40 <HAL_RCC_ClockConfig+0x260>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	e00d      	b.n	8001a9c <HAL_RCC_ClockConfig+0x1bc>
 8001a80:	2302      	movs	r3, #2
 8001a82:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a86:	fa93 f3a3 	rbit	r3, r3
 8001a8a:	627b      	str	r3, [r7, #36]	; 0x24
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	623b      	str	r3, [r7, #32]
 8001a90:	6a3b      	ldr	r3, [r7, #32]
 8001a92:	fa93 f3a3 	rbit	r3, r3
 8001a96:	61fb      	str	r3, [r7, #28]
 8001a98:	4b29      	ldr	r3, [pc, #164]	; (8001b40 <HAL_RCC_ClockConfig+0x260>)
 8001a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	61ba      	str	r2, [r7, #24]
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	fa92 f2a2 	rbit	r2, r2
 8001aa6:	617a      	str	r2, [r7, #20]
  return result;
 8001aa8:	697a      	ldr	r2, [r7, #20]
 8001aaa:	fab2 f282 	clz	r2, r2
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	f042 0220 	orr.w	r2, r2, #32
 8001ab4:	b2d2      	uxtb	r2, r2
 8001ab6:	f002 021f 	and.w	r2, r2, #31
 8001aba:	2101      	movs	r1, #1
 8001abc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d101      	bne.n	8001aca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e079      	b.n	8001bbe <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aca:	4b1d      	ldr	r3, [pc, #116]	; (8001b40 <HAL_RCC_ClockConfig+0x260>)
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f023 0203 	bic.w	r2, r3, #3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	491a      	ldr	r1, [pc, #104]	; (8001b40 <HAL_RCC_ClockConfig+0x260>)
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001adc:	f7fe fd5a 	bl	8000594 <HAL_GetTick>
 8001ae0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ae2:	e00a      	b.n	8001afa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ae4:	f7fe fd56 	bl	8000594 <HAL_GetTick>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	f241 3288 	movw	r2, #5000	; 0x1388
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d901      	bls.n	8001afa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e061      	b.n	8001bbe <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001afa:	4b11      	ldr	r3, [pc, #68]	; (8001b40 <HAL_RCC_ClockConfig+0x260>)
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f003 020c 	and.w	r2, r3, #12
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d1eb      	bne.n	8001ae4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b0c:	4b0b      	ldr	r3, [pc, #44]	; (8001b3c <HAL_RCC_ClockConfig+0x25c>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0307 	and.w	r3, r3, #7
 8001b14:	683a      	ldr	r2, [r7, #0]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d214      	bcs.n	8001b44 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b1a:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <HAL_RCC_ClockConfig+0x25c>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f023 0207 	bic.w	r2, r3, #7
 8001b22:	4906      	ldr	r1, [pc, #24]	; (8001b3c <HAL_RCC_ClockConfig+0x25c>)
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	4313      	orrs	r3, r2
 8001b28:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b2a:	4b04      	ldr	r3, [pc, #16]	; (8001b3c <HAL_RCC_ClockConfig+0x25c>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 0307 	and.w	r3, r3, #7
 8001b32:	683a      	ldr	r2, [r7, #0]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d005      	beq.n	8001b44 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e040      	b.n	8001bbe <HAL_RCC_ClockConfig+0x2de>
 8001b3c:	40022000 	.word	0x40022000
 8001b40:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0304 	and.w	r3, r3, #4
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d008      	beq.n	8001b62 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b50:	4b1d      	ldr	r3, [pc, #116]	; (8001bc8 <HAL_RCC_ClockConfig+0x2e8>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	491a      	ldr	r1, [pc, #104]	; (8001bc8 <HAL_RCC_ClockConfig+0x2e8>)
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0308 	and.w	r3, r3, #8
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d009      	beq.n	8001b82 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b6e:	4b16      	ldr	r3, [pc, #88]	; (8001bc8 <HAL_RCC_ClockConfig+0x2e8>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	691b      	ldr	r3, [r3, #16]
 8001b7a:	00db      	lsls	r3, r3, #3
 8001b7c:	4912      	ldr	r1, [pc, #72]	; (8001bc8 <HAL_RCC_ClockConfig+0x2e8>)
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001b82:	f000 f829 	bl	8001bd8 <HAL_RCC_GetSysClockFreq>
 8001b86:	4601      	mov	r1, r0
 8001b88:	4b0f      	ldr	r3, [pc, #60]	; (8001bc8 <HAL_RCC_ClockConfig+0x2e8>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b90:	22f0      	movs	r2, #240	; 0xf0
 8001b92:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	fa92 f2a2 	rbit	r2, r2
 8001b9a:	60fa      	str	r2, [r7, #12]
  return result;
 8001b9c:	68fa      	ldr	r2, [r7, #12]
 8001b9e:	fab2 f282 	clz	r2, r2
 8001ba2:	b2d2      	uxtb	r2, r2
 8001ba4:	40d3      	lsrs	r3, r2
 8001ba6:	4a09      	ldr	r2, [pc, #36]	; (8001bcc <HAL_RCC_ClockConfig+0x2ec>)
 8001ba8:	5cd3      	ldrb	r3, [r2, r3]
 8001baa:	fa21 f303 	lsr.w	r3, r1, r3
 8001bae:	4a08      	ldr	r2, [pc, #32]	; (8001bd0 <HAL_RCC_ClockConfig+0x2f0>)
 8001bb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001bb2:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <HAL_RCC_ClockConfig+0x2f4>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7fe fca8 	bl	800050c <HAL_InitTick>
  
  return HAL_OK;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3778      	adds	r7, #120	; 0x78
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	40021000 	.word	0x40021000
 8001bcc:	08001d1c 	.word	0x08001d1c
 8001bd0:	20000000 	.word	0x20000000
 8001bd4:	20000004 	.word	0x20000004

08001bd8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b08b      	sub	sp, #44	; 0x2c
 8001bdc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001bde:	2300      	movs	r3, #0
 8001be0:	61fb      	str	r3, [r7, #28]
 8001be2:	2300      	movs	r3, #0
 8001be4:	61bb      	str	r3, [r7, #24]
 8001be6:	2300      	movs	r3, #0
 8001be8:	627b      	str	r3, [r7, #36]	; 0x24
 8001bea:	2300      	movs	r3, #0
 8001bec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001bf2:	4b29      	ldr	r3, [pc, #164]	; (8001c98 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	f003 030c 	and.w	r3, r3, #12
 8001bfe:	2b04      	cmp	r3, #4
 8001c00:	d002      	beq.n	8001c08 <HAL_RCC_GetSysClockFreq+0x30>
 8001c02:	2b08      	cmp	r3, #8
 8001c04:	d003      	beq.n	8001c0e <HAL_RCC_GetSysClockFreq+0x36>
 8001c06:	e03c      	b.n	8001c82 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c08:	4b24      	ldr	r3, [pc, #144]	; (8001c9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001c0a:	623b      	str	r3, [r7, #32]
      break;
 8001c0c:	e03c      	b.n	8001c88 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001c14:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001c18:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c1a:	68ba      	ldr	r2, [r7, #8]
 8001c1c:	fa92 f2a2 	rbit	r2, r2
 8001c20:	607a      	str	r2, [r7, #4]
  return result;
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	fab2 f282 	clz	r2, r2
 8001c28:	b2d2      	uxtb	r2, r2
 8001c2a:	40d3      	lsrs	r3, r2
 8001c2c:	4a1c      	ldr	r2, [pc, #112]	; (8001ca0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001c2e:	5cd3      	ldrb	r3, [r2, r3]
 8001c30:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001c32:	4b19      	ldr	r3, [pc, #100]	; (8001c98 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c36:	f003 030f 	and.w	r3, r3, #15
 8001c3a:	220f      	movs	r2, #15
 8001c3c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3e:	693a      	ldr	r2, [r7, #16]
 8001c40:	fa92 f2a2 	rbit	r2, r2
 8001c44:	60fa      	str	r2, [r7, #12]
  return result;
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	fab2 f282 	clz	r2, r2
 8001c4c:	b2d2      	uxtb	r2, r2
 8001c4e:	40d3      	lsrs	r3, r2
 8001c50:	4a14      	ldr	r2, [pc, #80]	; (8001ca4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001c52:	5cd3      	ldrb	r3, [r2, r3]
 8001c54:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d008      	beq.n	8001c72 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001c60:	4a0e      	ldr	r2, [pc, #56]	; (8001c9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	fb02 f303 	mul.w	r3, r2, r3
 8001c6e:	627b      	str	r3, [r7, #36]	; 0x24
 8001c70:	e004      	b.n	8001c7c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	4a0c      	ldr	r2, [pc, #48]	; (8001ca8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001c76:	fb02 f303 	mul.w	r3, r2, r3
 8001c7a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7e:	623b      	str	r3, [r7, #32]
      break;
 8001c80:	e002      	b.n	8001c88 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c82:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001c84:	623b      	str	r3, [r7, #32]
      break;
 8001c86:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c88:	6a3b      	ldr	r3, [r7, #32]
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	372c      	adds	r7, #44	; 0x2c
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	007a1200 	.word	0x007a1200
 8001ca0:	08001d2c 	.word	0x08001d2c
 8001ca4:	08001d3c 	.word	0x08001d3c
 8001ca8:	003d0900 	.word	0x003d0900

08001cac <__libc_init_array>:
 8001cac:	b570      	push	{r4, r5, r6, lr}
 8001cae:	4e0d      	ldr	r6, [pc, #52]	; (8001ce4 <__libc_init_array+0x38>)
 8001cb0:	4c0d      	ldr	r4, [pc, #52]	; (8001ce8 <__libc_init_array+0x3c>)
 8001cb2:	1ba4      	subs	r4, r4, r6
 8001cb4:	10a4      	asrs	r4, r4, #2
 8001cb6:	2500      	movs	r5, #0
 8001cb8:	42a5      	cmp	r5, r4
 8001cba:	d109      	bne.n	8001cd0 <__libc_init_array+0x24>
 8001cbc:	4e0b      	ldr	r6, [pc, #44]	; (8001cec <__libc_init_array+0x40>)
 8001cbe:	4c0c      	ldr	r4, [pc, #48]	; (8001cf0 <__libc_init_array+0x44>)
 8001cc0:	f000 f820 	bl	8001d04 <_init>
 8001cc4:	1ba4      	subs	r4, r4, r6
 8001cc6:	10a4      	asrs	r4, r4, #2
 8001cc8:	2500      	movs	r5, #0
 8001cca:	42a5      	cmp	r5, r4
 8001ccc:	d105      	bne.n	8001cda <__libc_init_array+0x2e>
 8001cce:	bd70      	pop	{r4, r5, r6, pc}
 8001cd0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001cd4:	4798      	blx	r3
 8001cd6:	3501      	adds	r5, #1
 8001cd8:	e7ee      	b.n	8001cb8 <__libc_init_array+0xc>
 8001cda:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001cde:	4798      	blx	r3
 8001ce0:	3501      	adds	r5, #1
 8001ce2:	e7f2      	b.n	8001cca <__libc_init_array+0x1e>
 8001ce4:	08001d4c 	.word	0x08001d4c
 8001ce8:	08001d4c 	.word	0x08001d4c
 8001cec:	08001d4c 	.word	0x08001d4c
 8001cf0:	08001d50 	.word	0x08001d50

08001cf4 <memset>:
 8001cf4:	4402      	add	r2, r0
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d100      	bne.n	8001cfe <memset+0xa>
 8001cfc:	4770      	bx	lr
 8001cfe:	f803 1b01 	strb.w	r1, [r3], #1
 8001d02:	e7f9      	b.n	8001cf8 <memset+0x4>

08001d04 <_init>:
 8001d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d06:	bf00      	nop
 8001d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d0a:	bc08      	pop	{r3}
 8001d0c:	469e      	mov	lr, r3
 8001d0e:	4770      	bx	lr

08001d10 <_fini>:
 8001d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d12:	bf00      	nop
 8001d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d16:	bc08      	pop	{r3}
 8001d18:	469e      	mov	lr, r3
 8001d1a:	4770      	bx	lr
