Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Jul  3 15:12:47 2025
| Host         : DESKTOP-JNIOH8V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              66 |           20 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              52 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-----------------------------------------------------+------------------+------------------+----------------+--------------+
|               Clock Signal              |                    Enable Signal                    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+-----------------------------------------------------+------------------+------------------+----------------+--------------+
|  u_button_debounce/u_clock_8Hz/o_clk8Hz |                                                     | reset_IBUF       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                          | u_fnd_controller/u_fnd_digit_select/r_digit_sel_0   | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | u_btn_command_controller/ms10_counter0              | reset_IBUF       |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG                          | u_fnd_controller/u_fnd_digit_select/r_1ms_counter_1 | reset_IBUF       |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                          | u_tick_generator/r_tick_counter_0                   | reset_IBUF       |                5 |             17 |         3.40 |
|  u_tick_generator/CLK                   |                                                     | reset_IBUF       |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG                          |                                                     | reset_IBUF       |               13 |             46 |         3.54 |
+-----------------------------------------+-----------------------------------------------------+------------------+------------------+----------------+--------------+


