--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml pong_game_top.twx pong_game_top.ncd -o pong_game_top.twr
pong_game_top.pcf -ucf pong_game_top.ucf

Design file:              pong_game_top.ncd
Physical constraint file: pong_game_top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19642 paths analyzed, 614 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.089ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X15Y46.C6), 556 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_7_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.946ns (Levels of Logic = 7)
  Clock Path Skew:      -0.108ns (0.517 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_unit/v_count_reg_7_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.AQ      Tcko                  0.408   vga_sync_unit/v_count_reg_7_2
                                                       vga_sync_unit/v_count_reg_7_1
    SLICE_X7Y50.B1       net (fanout=2)        0.879   vga_sync_unit/v_count_reg_7_1
    SLICE_X7Y50.B        Tilo                  0.259   text_gen_unit/over_on1
                                                       text_gen_unit/over_on11
    SLICE_X8Y50.D4       net (fanout=5)        0.535   text_gen_unit/over_on1
    SLICE_X8Y50.CMUX     Topdc                 0.368   vga_sync_unit/h_count_reg_6_1
                                                       text_gen_unit/Mmux_rom_addr341_F
                                                       text_gen_unit/Mmux_rom_addr341
    SLICE_X14Y53.B6      net (fanout=13)       1.168   text_gen_unit/Mmux_rom_addr34
    SLICE_X14Y53.B       Tilo                  0.205   text_gen_unit/Mmux_bit_addr11
                                                       text_gen_unit/bit_addr[2]_inv_71_OUT<2>_SW0
    SLICE_X14Y53.C4      net (fanout=1)        0.346   N30
    SLICE_X14Y53.C       Tilo                  0.205   text_gen_unit/Mmux_bit_addr11
                                                       text_gen_unit/bit_addr[2]_inv_71_OUT<2>
    SLICE_X18Y52.CX      net (fanout=1)        0.645   text_gen_unit/bit_addr[2]_inv_71_OUT<2>
    SLICE_X18Y52.CMUX    Tcxc                  0.163   text_gen_unit/bit_addr[2]_inv_71_OUT<1>
                                                       text_gen_unit/Mmux_font_bit_2_f7
    SLICE_X15Y46.D5      net (fanout=2)        1.066   text_gen_unit/font_bit
    SLICE_X15Y46.D       Tilo                  0.259   rgb_reg<2>
                                                       text_gen_unit/text_rgb<3>
    SLICE_X15Y46.C6      net (fanout=1)        0.118   text_rgb<2>
    SLICE_X15Y46.CLK     Tas                   0.322   rgb_reg<2>
                                                       Mmux_rgb_next31
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (2.189ns logic, 4.757ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_9_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.904ns (Levels of Logic = 7)
  Clock Path Skew:      -0.109ns (0.517 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_unit/h_count_reg_9_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y50.AQ       Tcko                  0.391   vga_sync_unit/h_count_reg_9_3
                                                       vga_sync_unit/h_count_reg_9_1
    SLICE_X7Y50.B2       net (fanout=2)        0.854   vga_sync_unit/h_count_reg_9_1
    SLICE_X7Y50.B        Tilo                  0.259   text_gen_unit/over_on1
                                                       text_gen_unit/over_on11
    SLICE_X8Y50.D4       net (fanout=5)        0.535   text_gen_unit/over_on1
    SLICE_X8Y50.CMUX     Topdc                 0.368   vga_sync_unit/h_count_reg_6_1
                                                       text_gen_unit/Mmux_rom_addr341_F
                                                       text_gen_unit/Mmux_rom_addr341
    SLICE_X14Y53.B6      net (fanout=13)       1.168   text_gen_unit/Mmux_rom_addr34
    SLICE_X14Y53.B       Tilo                  0.205   text_gen_unit/Mmux_bit_addr11
                                                       text_gen_unit/bit_addr[2]_inv_71_OUT<2>_SW0
    SLICE_X14Y53.C4      net (fanout=1)        0.346   N30
    SLICE_X14Y53.C       Tilo                  0.205   text_gen_unit/Mmux_bit_addr11
                                                       text_gen_unit/bit_addr[2]_inv_71_OUT<2>
    SLICE_X18Y52.CX      net (fanout=1)        0.645   text_gen_unit/bit_addr[2]_inv_71_OUT<2>
    SLICE_X18Y52.CMUX    Tcxc                  0.163   text_gen_unit/bit_addr[2]_inv_71_OUT<1>
                                                       text_gen_unit/Mmux_font_bit_2_f7
    SLICE_X15Y46.D5      net (fanout=2)        1.066   text_gen_unit/font_bit
    SLICE_X15Y46.D       Tilo                  0.259   rgb_reg<2>
                                                       text_gen_unit/text_rgb<3>
    SLICE_X15Y46.C6      net (fanout=1)        0.118   text_rgb<2>
    SLICE_X15Y46.CLK     Tas                   0.322   rgb_reg<2>
                                                       Mmux_rgb_next31
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.904ns (2.172ns logic, 4.732ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_8_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.830ns (Levels of Logic = 7)
  Clock Path Skew:      -0.107ns (0.517 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_unit/h_count_reg_8_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y51.BQ       Tcko                  0.391   vga_sync_unit/h_count_reg_8_3
                                                       vga_sync_unit/h_count_reg_8_1
    SLICE_X7Y50.B4       net (fanout=2)        0.780   vga_sync_unit/h_count_reg_8_1
    SLICE_X7Y50.B        Tilo                  0.259   text_gen_unit/over_on1
                                                       text_gen_unit/over_on11
    SLICE_X8Y50.D4       net (fanout=5)        0.535   text_gen_unit/over_on1
    SLICE_X8Y50.CMUX     Topdc                 0.368   vga_sync_unit/h_count_reg_6_1
                                                       text_gen_unit/Mmux_rom_addr341_F
                                                       text_gen_unit/Mmux_rom_addr341
    SLICE_X14Y53.B6      net (fanout=13)       1.168   text_gen_unit/Mmux_rom_addr34
    SLICE_X14Y53.B       Tilo                  0.205   text_gen_unit/Mmux_bit_addr11
                                                       text_gen_unit/bit_addr[2]_inv_71_OUT<2>_SW0
    SLICE_X14Y53.C4      net (fanout=1)        0.346   N30
    SLICE_X14Y53.C       Tilo                  0.205   text_gen_unit/Mmux_bit_addr11
                                                       text_gen_unit/bit_addr[2]_inv_71_OUT<2>
    SLICE_X18Y52.CX      net (fanout=1)        0.645   text_gen_unit/bit_addr[2]_inv_71_OUT<2>
    SLICE_X18Y52.CMUX    Tcxc                  0.163   text_gen_unit/bit_addr[2]_inv_71_OUT<1>
                                                       text_gen_unit/Mmux_font_bit_2_f7
    SLICE_X15Y46.D5      net (fanout=2)        1.066   text_gen_unit/font_bit
    SLICE_X15Y46.D       Tilo                  0.259   rgb_reg<2>
                                                       text_gen_unit/text_rgb<3>
    SLICE_X15Y46.C6      net (fanout=1)        0.118   text_rgb<2>
    SLICE_X15Y46.CLK     Tas                   0.322   rgb_reg<2>
                                                       Mmux_rgb_next31
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.830ns (2.172ns logic, 4.658ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_5 (SLICE_X14Y47.A5), 553 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_7_1 (FF)
  Destination:          rgb_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.870ns (Levels of Logic = 7)
  Clock Path Skew:      -0.107ns (0.518 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_unit/v_count_reg_7_1 to rgb_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.AQ      Tcko                  0.408   vga_sync_unit/v_count_reg_7_2
                                                       vga_sync_unit/v_count_reg_7_1
    SLICE_X7Y50.B1       net (fanout=2)        0.879   vga_sync_unit/v_count_reg_7_1
    SLICE_X7Y50.B        Tilo                  0.259   text_gen_unit/over_on1
                                                       text_gen_unit/over_on11
    SLICE_X8Y50.D4       net (fanout=5)        0.535   text_gen_unit/over_on1
    SLICE_X8Y50.CMUX     Topdc                 0.368   vga_sync_unit/h_count_reg_6_1
                                                       text_gen_unit/Mmux_rom_addr341_F
                                                       text_gen_unit/Mmux_rom_addr341
    SLICE_X14Y53.B6      net (fanout=13)       1.168   text_gen_unit/Mmux_rom_addr34
    SLICE_X14Y53.B       Tilo                  0.205   text_gen_unit/Mmux_bit_addr11
                                                       text_gen_unit/bit_addr[2]_inv_71_OUT<2>_SW0
    SLICE_X14Y53.C4      net (fanout=1)        0.346   N30
    SLICE_X14Y53.C       Tilo                  0.205   text_gen_unit/Mmux_bit_addr11
                                                       text_gen_unit/bit_addr[2]_inv_71_OUT<2>
    SLICE_X18Y52.CX      net (fanout=1)        0.645   text_gen_unit/bit_addr[2]_inv_71_OUT<2>
    SLICE_X18Y52.CMUX    Tcxc                  0.163   text_gen_unit/bit_addr[2]_inv_71_OUT<1>
                                                       text_gen_unit/Mmux_font_bit_2_f7
    SLICE_X14Y47.B4      net (fanout=2)        0.974   text_gen_unit/font_bit
    SLICE_X14Y47.B       Tilo                  0.205   rgb_reg<5>
                                                       text_gen_unit/text_rgb<6>1
    SLICE_X14Y47.A5      net (fanout=1)        0.169   text_rgb<5>
    SLICE_X14Y47.CLK     Tas                   0.341   rgb_reg<5>
                                                       Mmux_rgb_next61
                                                       rgb_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      6.870ns (2.154ns logic, 4.716ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_9_1 (FF)
  Destination:          rgb_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.828ns (Levels of Logic = 7)
  Clock Path Skew:      -0.108ns (0.518 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_unit/h_count_reg_9_1 to rgb_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y50.AQ       Tcko                  0.391   vga_sync_unit/h_count_reg_9_3
                                                       vga_sync_unit/h_count_reg_9_1
    SLICE_X7Y50.B2       net (fanout=2)        0.854   vga_sync_unit/h_count_reg_9_1
    SLICE_X7Y50.B        Tilo                  0.259   text_gen_unit/over_on1
                                                       text_gen_unit/over_on11
    SLICE_X8Y50.D4       net (fanout=5)        0.535   text_gen_unit/over_on1
    SLICE_X8Y50.CMUX     Topdc                 0.368   vga_sync_unit/h_count_reg_6_1
                                                       text_gen_unit/Mmux_rom_addr341_F
                                                       text_gen_unit/Mmux_rom_addr341
    SLICE_X14Y53.B6      net (fanout=13)       1.168   text_gen_unit/Mmux_rom_addr34
    SLICE_X14Y53.B       Tilo                  0.205   text_gen_unit/Mmux_bit_addr11
                                                       text_gen_unit/bit_addr[2]_inv_71_OUT<2>_SW0
    SLICE_X14Y53.C4      net (fanout=1)        0.346   N30
    SLICE_X14Y53.C       Tilo                  0.205   text_gen_unit/Mmux_bit_addr11
                                                       text_gen_unit/bit_addr[2]_inv_71_OUT<2>
    SLICE_X18Y52.CX      net (fanout=1)        0.645   text_gen_unit/bit_addr[2]_inv_71_OUT<2>
    SLICE_X18Y52.CMUX    Tcxc                  0.163   text_gen_unit/bit_addr[2]_inv_71_OUT<1>
                                                       text_gen_unit/Mmux_font_bit_2_f7
    SLICE_X14Y47.B4      net (fanout=2)        0.974   text_gen_unit/font_bit
    SLICE_X14Y47.B       Tilo                  0.205   rgb_reg<5>
                                                       text_gen_unit/text_rgb<6>1
    SLICE_X14Y47.A5      net (fanout=1)        0.169   text_rgb<5>
    SLICE_X14Y47.CLK     Tas                   0.341   rgb_reg<5>
                                                       Mmux_rgb_next61
                                                       rgb_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      6.828ns (2.137ns logic, 4.691ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_8_1 (FF)
  Destination:          rgb_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.754ns (Levels of Logic = 7)
  Clock Path Skew:      -0.106ns (0.518 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_unit/h_count_reg_8_1 to rgb_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y51.BQ       Tcko                  0.391   vga_sync_unit/h_count_reg_8_3
                                                       vga_sync_unit/h_count_reg_8_1
    SLICE_X7Y50.B4       net (fanout=2)        0.780   vga_sync_unit/h_count_reg_8_1
    SLICE_X7Y50.B        Tilo                  0.259   text_gen_unit/over_on1
                                                       text_gen_unit/over_on11
    SLICE_X8Y50.D4       net (fanout=5)        0.535   text_gen_unit/over_on1
    SLICE_X8Y50.CMUX     Topdc                 0.368   vga_sync_unit/h_count_reg_6_1
                                                       text_gen_unit/Mmux_rom_addr341_F
                                                       text_gen_unit/Mmux_rom_addr341
    SLICE_X14Y53.B6      net (fanout=13)       1.168   text_gen_unit/Mmux_rom_addr34
    SLICE_X14Y53.B       Tilo                  0.205   text_gen_unit/Mmux_bit_addr11
                                                       text_gen_unit/bit_addr[2]_inv_71_OUT<2>_SW0
    SLICE_X14Y53.C4      net (fanout=1)        0.346   N30
    SLICE_X14Y53.C       Tilo                  0.205   text_gen_unit/Mmux_bit_addr11
                                                       text_gen_unit/bit_addr[2]_inv_71_OUT<2>
    SLICE_X18Y52.CX      net (fanout=1)        0.645   text_gen_unit/bit_addr[2]_inv_71_OUT<2>
    SLICE_X18Y52.CMUX    Tcxc                  0.163   text_gen_unit/bit_addr[2]_inv_71_OUT<1>
                                                       text_gen_unit/Mmux_font_bit_2_f7
    SLICE_X14Y47.B4      net (fanout=2)        0.974   text_gen_unit/font_bit
    SLICE_X14Y47.B       Tilo                  0.205   rgb_reg<5>
                                                       text_gen_unit/text_rgb<6>1
    SLICE_X14Y47.A5      net (fanout=1)        0.169   text_rgb<5>
    SLICE_X14Y47.CLK     Tas                   0.341   rgb_reg<5>
                                                       Mmux_rgb_next61
                                                       rgb_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      6.754ns (2.137ns logic, 4.617ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_5 (SLICE_X14Y47.A1), 307 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_2 (FF)
  Destination:          rgb_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.279ns (Levels of Logic = 5)
  Clock Path Skew:      -0.110ns (0.518 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_unit/h_count_reg_2 to rgb_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.408   vga_sync_unit/h_count_reg<3>
                                                       vga_sync_unit/h_count_reg_2
    SLICE_X15Y40.A1      net (fanout=13)       1.757   vga_sync_unit/h_count_reg<2>
    SLICE_X15Y40.A       Tilo                  0.259   pix_gen_unit/p2_bar_on
                                                       pix_gen_unit/p2_bar_on1
    SLICE_X14Y40.B2      net (fanout=1)        0.448   pix_gen_unit/p2_bar_on
    SLICE_X14Y40.BMUX    Topbb                 0.440   pix_gen_unit/p2_bar_on1
                                                       pix_gen_unit/p2_bar_on2_lut
                                                       pix_gen_unit/p2_bar_on2_cy
    SLICE_X16Y40.B2      net (fanout=3)        0.674   pix_gen_unit/p2_bar_on1
    SLICE_X16Y40.BMUX    Topbb                 0.449   graph_on<1>
                                                       pix_gen_unit/p2_bar_on1_rt
                                                       pix_gen_unit/p2_bar_on3_cy
    SLICE_X14Y47.C5      net (fanout=3)        0.847   graph_on<1>
    SLICE_X14Y47.C       Tilo                  0.205   rgb_reg<5>
                                                       Mmux_rgb_next61_SW0_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X14Y47.A1      net (fanout=1)        0.451   N49
    SLICE_X14Y47.CLK     Tas                   0.341   rgb_reg<5>
                                                       Mmux_rgb_next61
                                                       rgb_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      6.279ns (2.102ns logic, 4.177ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_9 (FF)
  Destination:          rgb_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.280ns (Levels of Logic = 5)
  Clock Path Skew:      -0.108ns (0.518 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_unit/h_count_reg_9 to rgb_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.BQ      Tcko                  0.408   vga_sync_unit/h_count_reg<9>
                                                       vga_sync_unit/h_count_reg_9
    SLICE_X15Y40.A4      net (fanout=37)       1.758   vga_sync_unit/h_count_reg<9>
    SLICE_X15Y40.A       Tilo                  0.259   pix_gen_unit/p2_bar_on
                                                       pix_gen_unit/p2_bar_on1
    SLICE_X14Y40.B2      net (fanout=1)        0.448   pix_gen_unit/p2_bar_on
    SLICE_X14Y40.BMUX    Topbb                 0.440   pix_gen_unit/p2_bar_on1
                                                       pix_gen_unit/p2_bar_on2_lut
                                                       pix_gen_unit/p2_bar_on2_cy
    SLICE_X16Y40.B2      net (fanout=3)        0.674   pix_gen_unit/p2_bar_on1
    SLICE_X16Y40.BMUX    Topbb                 0.449   graph_on<1>
                                                       pix_gen_unit/p2_bar_on1_rt
                                                       pix_gen_unit/p2_bar_on3_cy
    SLICE_X14Y47.C5      net (fanout=3)        0.847   graph_on<1>
    SLICE_X14Y47.C       Tilo                  0.205   rgb_reg<5>
                                                       Mmux_rgb_next61_SW0_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X14Y47.A1      net (fanout=1)        0.451   N49
    SLICE_X14Y47.CLK     Tas                   0.341   rgb_reg<5>
                                                       Mmux_rgb_next61
                                                       rgb_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      6.280ns (2.102ns logic, 4.178ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_5 (FF)
  Destination:          rgb_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.239ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (0.518 - 0.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_unit/h_count_reg_5 to rgb_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.BQ      Tcko                  0.408   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_5
    SLICE_X15Y40.A5      net (fanout=45)       1.717   vga_sync_unit/h_count_reg<5>
    SLICE_X15Y40.A       Tilo                  0.259   pix_gen_unit/p2_bar_on
                                                       pix_gen_unit/p2_bar_on1
    SLICE_X14Y40.B2      net (fanout=1)        0.448   pix_gen_unit/p2_bar_on
    SLICE_X14Y40.BMUX    Topbb                 0.440   pix_gen_unit/p2_bar_on1
                                                       pix_gen_unit/p2_bar_on2_lut
                                                       pix_gen_unit/p2_bar_on2_cy
    SLICE_X16Y40.B2      net (fanout=3)        0.674   pix_gen_unit/p2_bar_on1
    SLICE_X16Y40.BMUX    Topbb                 0.449   graph_on<1>
                                                       pix_gen_unit/p2_bar_on1_rt
                                                       pix_gen_unit/p2_bar_on3_cy
    SLICE_X14Y47.C5      net (fanout=3)        0.847   graph_on<1>
    SLICE_X14Y47.C       Tilo                  0.205   rgb_reg<5>
                                                       Mmux_rgb_next61_SW0_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X14Y47.A1      net (fanout=1)        0.451   N49
    SLICE_X14Y47.CLK     Tas                   0.341   rgb_reg<5>
                                                       Mmux_rgb_next61
                                                       rgb_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      6.239ns (2.102ns logic, 4.137ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point timer_unit/timer_reg_3 (SLICE_X18Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_unit/timer_reg_3 (FF)
  Destination:          timer_unit/timer_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_unit/timer_reg_3 to timer_unit/timer_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.DQ      Tcko                  0.200   timer_unit/timer_reg<3>
                                                       timer_unit/timer_reg_3
    SLICE_X18Y33.D6      net (fanout=3)        0.028   timer_unit/timer_reg<3>
    SLICE_X18Y33.CLK     Tah         (-Th)    -0.190   timer_unit/timer_reg<3>
                                                       timer_unit/Mcount_timer_reg_xor<3>11
                                                       timer_unit/timer_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point pix_gen_unit/p1_bar_y_reg_7 (SLICE_X18Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pix_gen_unit/p1_bar_y_reg_7 (FF)
  Destination:          pix_gen_unit/p1_bar_y_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pix_gen_unit/p1_bar_y_reg_7 to pix_gen_unit/p1_bar_y_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AQ      Tcko                  0.200   pix_gen_unit/p1_bar_y_reg<5>
                                                       pix_gen_unit/p1_bar_y_reg_7
    SLICE_X18Y31.A6      net (fanout=9)        0.040   pix_gen_unit/p1_bar_y_reg<7>
    SLICE_X18Y31.CLK     Tah         (-Th)    -0.190   pix_gen_unit/p1_bar_y_reg<5>
                                                       pix_gen_unit/Maccum_p1_bar_y_reg_xor<7>11
                                                       pix_gen_unit/p1_bar_y_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Paths for end point timer_unit/timer_reg_0 (SLICE_X17Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_unit/timer_reg_0 (FF)
  Destination:          timer_unit/timer_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_unit/timer_reg_0 to timer_unit/timer_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.AQ      Tcko                  0.198   timer_unit/timer_reg<2>
                                                       timer_unit/timer_reg_0
    SLICE_X17Y32.A6      net (fanout=5)        0.034   timer_unit/timer_reg<0>
    SLICE_X17Y32.CLK     Tah         (-Th)    -0.215   timer_unit/timer_reg<2>
                                                       timer_unit/timer_reg_0_rstpot
                                                       timer_unit/timer_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: text_gen_unit_font_unit/Mram_data/CLKA
  Logical resource: text_gen_unit_font_unit/Mram_data/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_sync_unit/h_count_reg<3>/CLK
  Logical resource: vga_sync_unit/h_count_reg_0/CK
  Location pin: SLICE_X10Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.089|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19642 paths, 0 nets, and 1650 connections

Design statistics:
   Minimum period:   7.089ns{1}   (Maximum frequency: 141.064MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 24 23:34:59 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



