{"vcs1":{"timestamp_begin":1699294215.083383267, "rt":0.77, "ut":0.41, "st":0.30}}
{"vcselab":{"timestamp_begin":1699294215.959919889, "rt":0.88, "ut":0.59, "st":0.26}}
{"link":{"timestamp_begin":1699294216.900882484, "rt":0.56, "ut":0.18, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699294214.184482403}
{"VCS_COMP_START_TIME": 1699294214.184482403}
{"VCS_COMP_END_TIME": 1699294217.561749311}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338096}}
{"stitch_vcselab": {"peak_mem": 222608}}
