FN Clarivate Analytics Web of Science
VR 1.0
PT J
AU Zhang, TY
   Guan, N
   Deng, QX
   Yi, W
AF Zhang, Tianyu
   Guan, Nan
   Deng, Qingxu
   Yi, Wang
TI Start time configuration for strictly periodic real-time task systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Strictly periodic; Scheduling; Schedulability analysis; Real-time
   systems; Embedded systems
AB In many digital control systems, it is required to perform computation in a strictly periodic fashion to provide high control performance. System designers need to assign time slots that are infinitely repeated given a strict period for each task such that the time slots of different tasks do not overlap. While previous work has studied how to decide if a system is schedulable with a certain time slot assignment, it is still an unexplored area of how to select time slots for strictly periodic tasks to make them schedulable. In this paper, we propose an efficient method to solve the above problem. Our method explores the relations among task periods to improve the possibility of finding feasible start time configurations. Finally, we conduct experiments with randomly generated workload to evaluate the performance of the proposed method. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Zhang, Tianyu] Northeastern Univ, Inst Cyber Phys Syst Engn, Shenyang, Liaoning, Peoples R China.
   [Guan, Nan] Northeastern Univ, Inst Embedded Syst, Shenyang, Liaoning, Peoples R China.
   [Deng, Qingxu] Northeastern Univ, Coll Informat Sci & Engn, Shenyang, Liaoning, Peoples R China.
   [Yi, Wang] Northeastern Univ, Shenyang, Liaoning, Peoples R China.
   [Yi, Wang] Uppsala Univ, Chair Embedded Syst, Uppsala, Sweden.
C3 Northeastern University - China; Northeastern University - China;
   Northeastern University - China; Northeastern University - China;
   Uppsala University
RP Zhang, TY (corresponding author), Northeastern Univ, Inst Cyber Phys Syst Engn, Shenyang, Liaoning, Peoples R China.
EM ztylll@126.com
RI zhang, tianyu/ITW-2265-2023
OI Zhang, Tianyu/0000-0003-1969-2855; Guan, Nan/0000-0003-3775-911X
FU China Scholarship Council; NSF of China [61472072, 61528202]; National
   Key Basic Pre-Research Program of China (973 Program) [2014CB360509]
FX This work is partially supported by China Scholarship Council, NSF of
   China under grant No.61472072, No.61528202 and National Key Basic
   Pre-Research Program of China (973 Program) under grant No.2014CB360509.
CR Al Sheikh A, 2012, REAL-TIME SYST, V48, P359, DOI 10.1007/s11241-012-9148-y
   [Anonymous], 2003, TECHNICAL REPORT
   [Anonymous], 1973, J ACM
   Behnam M., 2007, TECHNICAL REPORT
   Bernstein D.J., BUHLER STEVENHAGEN A
   Cucu L., 2003, P 11 REAL TIM SYST C
   Eisenbrand F., 2010, 37 INT C AUT LANG PR
   Elmenreich W., 2005, AUTOMATIC GENERATION
   Heninger N., 2012, P USENIX SEC S, P205
   Jeffay K., 1991, NONPREEMPTIVE SCHEDU
   Kermia O., 2015, J CIRCUITS SYSTEMS C
   Kermia O, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P25, DOI 10.1109/RTCSA.2008.44
   Kim J.K., 2004, REAL TIME SYSTEMS
   Korst J, 1992, THESIS
   Korst J, 1991, PERIODIC MULTIPROCES
   Marouf M., 2010, SCHEDULABILITY CONDI
   Marouf M., 2011, ETFA
NR 17
TC 10
Z9 10
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2016
VL 66-67
BP 61
EP 68
DI 10.1016/j.sysarc.2016.04.014
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DP0KM
UT WOS:000378178700005
DA 2024-07-18
ER

PT J
AU Harbin, J
   Indrusiak, LS
AF Harbin, James
   Indrusiak, Leandro Soares
TI Comparative performance evaluation of latency and link dynamic power
   consumption modelling algorithms in wormhole switching networks on chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network on chip; Transaction level modelling; TLM; NoC modelling;
   Simulation models; Dynamic power consumption
AB The simulation of interconnect architectures can be a time-consuming part of the design flow of on-chip multiprocessors. Accurate simulation of state-of-the art network-on-chip interconnects can take several hours for realistic application examples, and this process must be repeated for each design iteration because the interactions between design choices can greatly affect the overall throughput and latency performance of the system. This paper presents a series of network-on-chip transaction-level model (TLM) algorithms that provide a highly abstracted view of the process of data transmission in priority preemptive and non-preemptive networks-on-chip, which permit a major reduction in simulation event count. These simulation models are tested using two realistic application case studies and with synthetic traffic. Results presented demonstrate that these lightweight TLM simulation models can produce latency figures accurate to within mere flits for the majority of flows, and more than 93% accurate link dynamic power consumption modelling, while simulating 2.5 to 3 orders of magnitude faster when compared to a cycle-accurate model of the same interconnect. (c) 2016 Elsevier B.V. All rights reserved.
C1 [Harbin, James; Indrusiak, Leandro Soares] Univ York, Dept Comp Sci, Real Time Syst Grp, York YO10 5DD, N Yorkshire, England.
C3 University of York - UK
RP Harbin, J (corresponding author), Univ York, Dept Comp Sci, Real Time Syst Grp, York YO10 5DD, N Yorkshire, England.
EM james.harbin@york.ac.uk; leandro.indrusiak@york.ac.uk
OI Soares Indrusiak, Leandro/0000-0002-9938-2920
FU EPSRC, under project 'LowPowNoC' [EP/J003662/1]; EPSRC, under project
   'MCC' [EP/K011626/1]; EPSRC [EP/J003662/1, EP/K011626/1] Funding Source:
   UKRI
FX Financial support for this work was provided by the EPSRC, under
   projects 'LowPowNoC' (contract EP/J003662/1) and 'MCC' (EP/K011626/1).
CR [Anonymous], P IEEE ACM INT C HAR
   [Anonymous], IEEE ACM INT S NETW
   [Anonymous], 2010, Power and Energy Society General Meeting, 2010 IEEE, DOI DOI 10.1049/IC.2010.0143
   Banerjee N, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1250, DOI 10.1109/DATE.2004.1269067
   Bolotin E, 2004, J SYST ARCHITECT, V50, P105, DOI 10.1016/j.sysarc.2003.07.004
   Brooks C., 2008, TECHNICAL REPORT, V2
   Cai L., 2003, TECHNICAL REPORT
   Cai LK, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P19, DOI 10.1109/CODESS.2003.1275250
   Davis JA, 2000, IEEE T ELECTRON DEV, V47, P2078, DOI 10.1109/16.877169
   Fornaciari W, 1999, HARDW SOFTW CODES, P152, DOI 10.1109/HSC.1999.777411
   GHENASSIA F, 2006, T LEVEL MODELLING SY
   Harbin J., 2014, PROCEEDINGS OF WORKS, P33, DOI [10.1145/2556863.2556865, DOI 10.1145/2556863.2556865]
   Harbin J., 2013, P INT C EMB COMP SYS
   Harbin J., 2013, P 8 INT WORKSH REC C, P1, DOI [10.1109/ReCoSoC.2013.6581526, DOI 10.1109/RECOSOC.2013.6581526]
   Indrusiak LS, 2011, DES AUT TEST EUROPE, P1089
   Indrusiak LS, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2755559
   Kohler A., 2009, P FOR SPEC DES LANG, P1
   KUNG HT, 1995, IEEE NETWORK, V9, P40, DOI 10.1109/65.372658
   Lirmm LO, 2011, IEEE DES TEST COMPUT, V28, P16, DOI 10.1109/MDT.2010.116
   Liu WC, 2011, IEEE COMP SOC ANN, P66, DOI 10.1109/ISVLSI.2011.49
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Mello A, 2005, SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P178
   Moraes F, 2004, INTEGRATION, V38, P69, DOI 10.1016/j.vlsi.2004.03.003
   Ost L, 2008, SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P170
   Palesi M, 2011, IEEE T COMPUT AID D, V30, P774, DOI 10.1109/TCAD.2010.2098590
   Palma JCS, 2007, IEEE COMP SOC ANN, P299, DOI 10.1109/ISVLSI.2007.58
   Schirner G, 2007, IEEE T COMPUT AID D, V26, P1688, DOI 10.1109/TCAD.2007.895757
   Schirner G, 2008, ACM T EMBED COMPUT S, V8, DOI 10.1145/1457246.1457250
   Srinivasan K, 2006, IEEE T VLSI SYST, V14, P407, DOI 10.1109/TVLSI.2006.871762
   van Moll HWM, 2009, DES AUT TEST EUROPE, P316
   Viaud E, 2006, DES AUT TEST EUROPE, P92
   Zheng Shi, 2010, International Journal of Embedded and real-time Communication systems, V1, P1, DOI 10.4018/jertcs.2010040101
NR 32
TC 3
Z9 3
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2016
VL 63
BP 33
EP 47
DI 10.1016/j.sysarc.2016.01.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DK0LG
UT WOS:000374603700003
DA 2024-07-18
ER

PT J
AU Quan, W
   Pimentel, AD
AF Quan, Wei
   Pimentel, Andy D.
TI Scenario-based run-time adaptive MPSoC systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded systems; Multiprocessor system-on-chip (MPSoC); Design space
   exploration; Task mapping; Adaptive systems; Reconfiguration
ID DESIGN; MANAGEMENT
AB The ever-increasing performance demand of modern embedded applications drives the development of multi-processor system-on-chip (MPSoC) systems in the embedded domain. Today's MPSoC-based products increasingly have to deal with multiple application execution scenarios which may change dynamically at run time. To improve the system performance, a state-of-the-art solution is to dynamically adapting the allocation of system resources at run time for each execution scenario based on pre-determined resource schemes that have been optimized at design time. However, such approaches will not work well for MPSoC systems that have a large number of execution scenarios and/or frequent run-time variations in execution scenario behavior. In this work, we therefore propose a scalable run-time self-adaptive framework for MPSoC systems that addresses these problems, thereby considerably improving the system efficiency. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Quan, Wei; Pimentel, Andy D.] Univ Amsterdam, Inst Informat, Sci Pk 904, NL-1098 XH Amsterdam, Netherlands.
   [Quan, Wei] Natl Univ Def Technol, Sch Comp Sci, Yanwachi Main St 47, Changsha, Hunan, Peoples R China.
C3 University of Amsterdam; National University of Defense Technology -
   China
RP Quan, W (corresponding author), Univ Amsterdam, Inst Informat, Sci Pk 904, NL-1098 XH Amsterdam, Netherlands.
EM w.quan@uva.nl; a.d.pimentel@uva.nl
FU National Natural Science Foundation of China under NSFC [61033008,
   61272145]
FX This work is supported by the National Natural Science Foundation of
   China under NSFC No. 61033008, 61272145.
CR [Anonymous], P 49 ANN DES AUT C
   Chou CL, 2010, IEEE T COMPUT AID D, V29, P78, DOI 10.1109/TCAD.2009.2034348
   Doulamis ND, 2004, IEEE T SYST MAN CY B, V34, P1235, DOI 10.1109/TSMCB.2003.822282
   Gheorghita SV, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455232
   Huang Jia., 2011, DESIGN AUTOMATION TE, P1
   Hussien AMA, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P449, DOI 10.1109/ICCD.2011.6081444
   Javaid H, 2009, DES AUT CON, P250
   LEE KY, 1992, IEEE T POWER SYST, V7, P124, DOI 10.1109/59.141695
   Liu WC, 2008, REAL TIM SYST SYMP P, P492, DOI 10.1109/RTSS.2008.49
   Manolache S, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331343
   Mariani G, 2010, DES AUT TEST EUROPE, P196
   Nollet V, 2008, IEEE T VLSI SYST, V16, P24, DOI 10.1109/TVLSI.2007.912097
   Paul JM, 2006, IEEE T VLSI SYST, V14, P868, DOI 10.1109/TVLSI.2006.878474
   Pimentel A. D., 2013, P 50 ANN DES AUT C D
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Piscitelli R, 2012, DES AUT TEST EUROPE, P781
   Quan W., 2015, P 15 INT C EMB COMP
   Quan W., 2015, P 22 EUR C CIRC THEO
   Quan W, 2014, INT CONF COMPIL ARCH, DOI 10.1145/2656106.2656111
   Quan W, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P655, DOI 10.1109/DSD.2014.46
   Quan W, 2013, IEEE SYM EMBED SYST, P115, DOI 10.1109/ESTIMedia.2013.6704510
   Sarikaya R, 2013, IEEE T COMPUT, V62, P575, DOI 10.1109/TC.2012.25
   Schor L, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P71
   Schranzhofer A, 2010, IEEE T IND INFORM, V6, P692, DOI 10.1109/TII.2010.2062192
   Shojaei H, 2009, DES AUT CON, P917
   Singh AK, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390200
   van Stralen P, 2010, PR IEEE COMP DESIGN, P305, DOI 10.1109/ICCD.2010.5647727
   Ykman-Couvreur C, 2011, IET COMPUT DIGIT TEC, V5, P123, DOI 10.1049/iet-cdt.2010.0030
NR 28
TC 9
Z9 9
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2016
VL 62
BP 12
EP 23
DI 10.1016/j.sysarc.2015.11.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE9XJ
UT WOS:000370992900002
OA Green Published
DA 2024-07-18
ER

PT J
AU Guo, YF
   Su, H
   Zhu, DK
   Aydin, H
AF Guo, Yifeng
   Su, Hang
   Zhu, Dakai
   Aydin, Hakan
TI Preference-oriented real-time scheduling and its application in
   fault-tolerant systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Periodic real-time tasks; Preference-oriented execution; Scheduling
   algorithms; Fault-tolerant systems
AB In this paper, we consider a set of real-time periodic tasks where some tasks are preferably executed as soon as possible (ASAP) and others as late as possible (AMP) while still meeting their deadlines. After introducing the idea of preference-oriented (PO) execution, we formally define the concept of PO-optimality. For fully-loaded systems (with 100% utilization), we first propose a PO-optimal scheduler, namely ASAP-Ensured Earliest Deadline (SEED), by focusing on ASAP tasks where the optimality of ALAP tasks' preference is achieved implicitly due to the harmonicity of the PO-optimal schedules for such systems. Then, for under-utilized systems (with less than 100% utilization), we show the discrepancies between different PO-optimal schedules. By extending SEED, we propose a generalized Preference-Oriented Earliest Deadline (POED) scheduler that can obtain a PO-optimal schedule for any schedulable task set. The application of the POED scheduler in a dual-processor fault-tolerant system is further illustrated. We evaluate the proposed PO-optimal schedulers through extensive simulations. The results show that, comparing to that of the well-known EDF scheduler, the scheduling overheads of SEED and POED are higher (but still manageable) due to the additional consideration of tasks' preferences. However, SEED and POED can achieve the preference-oriented execution objectives in a more successful way than EDF. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Guo, Yifeng; Su, Hang; Zhu, Dakai] Univ Texas San Antonio, Dept Comp Sci, San Antonio, TX 78249 USA.
   [Aydin, Hakan] George Mason Univ, Dept Comp Sci, Fairfax, VA 22030 USA.
C3 University of Texas System; University of Texas at San Antonio (UTSA);
   George Mason University
RP Zhu, DK (corresponding author), Univ Texas San Antonio, Dept Comp Sci, San Antonio, TX 78249 USA.
EM dakai.zhu@utsa.edu
RI guo, yifeng/HSE-8105-2023; Zhu, Dakai/L-8034-2015
OI Zhu, Dakai/0000-0002-1938-9947
FU Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [1421855, 0953005] Funding Source: National Science
   Foundation; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [1422709] Funding Source: National Science
   Foundation
CR Audsley N., 1993, 5 EUR WORKSH REAL TI, P36
   Baruah S., 2011, IEEE Transactions on Computers, P1
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   Bertossi AA, 1999, IEEE T PARALL DISTR, V10, P934, DOI 10.1109/71.798317
   Bertossi AA, 2006, IEEE ACM DIS SIM, P107
   Bini E., 2004, P EUR C REAL TIM SYS
   Burns A., 1996, Proceedings of the Eighth Euromicro Workshop on Real-Time Systems, P29, DOI 10.1109/EMWRTS.1996.557785
   CHETTO H, 1989, IEEE T SOFTWARE ENG, V15, P1261, DOI 10.1109/TSE.1989.559777
   Davis R, 1995, IEEE REAL TIME, P100, DOI 10.1109/REAL.1995.495200
   Ejlali A., 2009, PROC IEEEACM INT C H, P193
   Ghosh S, 1997, IEEE T PARALL DISTR, V8, P272, DOI 10.1109/71.584093
   Guo Y., 2013, P IEEE INT C EMB REA
   Guo Y., 2013, P 1 WORKSH HIGHL REL
   Hague M. A., 2011, P IEEE INT C COMP DE
   Hague M. A., 2013, P 2 INT GREEN COMP C
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Pradhan D.K., 1996, Fault-tolerant computer system design
   Regehr J, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P25, DOI 10.1109/REAL.2003.1253251
   Shin I., 2008, ACM Trans. Embed. Comput. Syst, V7
   Su H., 2013, P DES AUT TEST EUR D
   Sun W, 2007, SYM REL DIST SYST, P265, DOI 10.1109/SRDS.2007.11
   Unsal OS, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P124, DOI 10.1109/LPE.2002.1029573
   Zhu DK, 2009, IEEE T COMPUT, V58, P1382, DOI 10.1109/TC.2009.56
NR 23
TC 17
Z9 18
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2015
VL 61
IS 2
BP 127
EP 139
DI 10.1016/j.sysarc.2014.12.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CE6RT
UT WOS:000351966500004
DA 2024-07-18
ER

PT J
AU Uddin, I
   Poss, R
   Jesshope, C
AF Uddin, Irfan
   Poss, Raphael
   Jesshope, Chris
TI Cache-based high-level simulation of microthreaded many-core
   architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed cache network; High-level cache modelling; High-level
   simulation; Many-core systems
ID COHERENCE; IMPLEMENTATION
AB The accuracy of simulated cycles in high-level simulators is generally less than the accuracy in detailed simulators for a single-core systems, because high-level simulators simulate the behaviour of components rather than the components themselves as in detailed simulators. The simulation problem becomes more challenging when simulating many-core systems, where many cores are executing instructions concurrently. In these systems data may be accessed from multiple caches and the abstraction of the instruction execution has to consider the dynamic resource sharing on the whole chip. The problem becomes even more challenging in microthreaded many-core systems, because there may exist concurrent hardware threads. Which means that the latency of long latency operations can be tolerated from many cycles to just few cycles. We have previously presented a simulation technique to improve the accuracy in high-level simulation of microthreaded many-core systems, known as Signature-based high- level simulator, which adapts the throughput of the program based on the type of instructions, number of instructions and number of active threads in the pipeline. However, it disregards the access to different levels of the caches on the many-core system. Accessing Ll -cache has far less latency than accessing off-chip memory and if the core is not able to tolerate latency, different levels of caches can not be treated equally. The distributed cache network along with the synchronization-aware coherency protocol in the Microgrid is a complicated memory architecture and it is difficult to simulate its behaviour at a high-level. In this article we present a high-level cache model, which aims to improve the accuracy in high-level simulators for general-purpose many-core systems by adding little complexity to the simulator and without affecting the simulation speed. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Uddin, Irfan; Poss, Raphael; Jesshope, Chris] Univ Amsterdam, Inst Informat, Comp Syst Architecture Grp, NL-1098 XH Amsterdam, Netherlands.
C3 University of Amsterdam
RP Uddin, I (corresponding author), Univ Amsterdam, Inst Informat, Comp Syst Architecture Grp, Sci Pk 904, NL-1098 XH Amsterdam, Netherlands.
EM mirfanud@uva.nl; r.c.poss@uva.nl; c.r.jesshope@uva.nl
OI Uddin, M. Irfan/0000-0002-1355-3881
CR AGARWAL A, 1989, ACM T COMPUT SYST, V7, P184, DOI 10.1145/63404.63407
   Andreopoulos Y, 2003, J VLSI SIG PROC SYST, V34, P209, DOI 10.1023/A:1023244201750
   [Anonymous], 2012, STAND DEV
   Argollo Eduardo, 2009, Operating Systems Review, V43, P52, DOI 10.1145/1496909.1496921
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Bernard TAM, 2011, LECT NOTES COMPUT SC, V6586, P109, DOI 10.1007/978-3-642-21878-1_14
   Bousias K, 2009, J SYST ARCHITECT, V55, P149, DOI 10.1016/j.sysarc.2008.07.001
   Breughe M., 2012, 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), P14, DOI 10.1109/ISPASS.2012.6189202
   CaBcaval C., 2003, P 17 ANN INT C SUP S, P150
   Carlson TrevorE., 2011, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, P52
   Corporation Digital E., 1992, ALPH ARCH HDB
   Erbas C, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/82123
   Eyerman S, 2009, ACM T COMPUT SYST, V27, DOI 10.1145/1534909.1534910
   Ghosh S., 1997, Conference Proceedings of the 1997 International Conference on Supercompting, P317, DOI 10.1145/263580.263657
   Ghosh S, 1999, ACM T PROGR LANG SYS, V21, P703, DOI 10.1145/325478.325479
   Jesshope Chris, 2009, Computer Architecture News, V37, P38, DOI 10.1145/1577129.1577136
   Jesshope C. R., 2008, ADV PARAL COMPUT HIG, V16, P37
   Jesshope Chris R., 2004, ADV PARALLEL COMPUTI, V14, P203
   Lankamp Mike, 2012, THESIS U AMSTERDAM
   Lankamp Mike, 2013, ARXIV13021390V1CSAR
   Martin MMK, 2012, COMMUN ACM, V55, P78, DOI 10.1145/2209249.2209269
   Pieper JJ, 2004, DES AUT CON, P287, DOI 10.1145/996566.996652
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Poss R., 2012, P 2012 WORKSH RAP SI, P17, DOI DOI 10.1145/2162131.2162134
   Poss R., 2012, ARXIV12084572V1CSPL
   Poss Raphael, 2013, SAMOS IN PRESS
   Poss Raphael 'kena', 2013, MICROPROCESS MICROSY
   Sorenson ES, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P129, DOI 10.1109/WWC.2001.990752
   Uddin Irfan, 2009, THESIS U AMSTERDAM A
   Uddin Irfan, 2013, SIMULATION MODELLING
   Uddin Irfan, 2014, SIMULECH IN PRESS
   Uddin M.A., 2012, R SOC CHEM, P1
   Uddin MI, 2011, PARALLEL PROCESS LET, V21, P413, DOI 10.1142/S0129626411000308
   van Tol MW, 2009, J SYST ARCHITECT, V55, P162, DOI 10.1016/j.sysarc.2008.09.006
   Vera X, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P175
   Vu TD, 2008, LECT NOTES COMPUT SC, V5140, P413
   Wawrzynek J, 2007, IEEE MICRO, V27, P46, DOI 10.1109/MM.2007.39
   Yang Qiang, 2013, ACM T EMBEDDED COMPU
   Zhang L, 2008, LECT NOTES COMPUT SC, V4854, P38
NR 39
TC 5
Z9 5
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2014
VL 60
IS 7
BP 529
EP 552
DI 10.1016/j.sysarc.2014.05.003
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO0HZ
UT WOS:000340991000001
DA 2024-07-18
ER

PT J
AU Cilardo, A
   Socci, D
   Mazzocca, N
AF Cilardo, Alessandro
   Socci, Dario
   Mazzocca, Nicola
TI ASP-based optimized mapping in a simulink-to-MPSoC design flow
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Simulink Electronic system-level design; Design space exploration; ASP;
   FPGA
ID SYSTEM; FRAMEWORK; SPACE
AB This paper presents an approach to the automated identification of optimal mapping choices in a Simulink-to-MPSoC design flow. The mapping process relies on an appropriately chosen model of computation, capturing the high-level structure of the Simulink application as well as enabling formal checking of several relevant properties, such as boundedness, liveness, as well as throughput and latency formulas. The optimization approach exploits an emerging logic programming language, Answer Set Programming (ASP), for design space exploration. The proposed ASP-based solution can be used in the context of Simulink-to-MPSoC translation as it provides a technique to automate the optimization of design choices aimed at resource utilization and execution time. A case-study and the related experimental results, presented at the end of the paper, demonstrate the effectiveness of the proposed approach. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Cilardo, Alessandro; Socci, Dario; Mazzocca, Nicola] Univ Naples Federico II, Dept Elect Engn & Informat Technol, I-80125 Naples, Italy.
C3 University of Naples Federico II
RP Cilardo, A (corresponding author), Univ Naples Federico II, Dept Elect Engn & Informat Technol, Via Claudio 21, I-80125 Naples, Italy.
EM acilardo@unina.it
OI Mazzocca, Nicola/0000-0002-0401-9687
CR [Anonymous], 1995, THESIS U CALIFORNIA
   Atat Y, 2007, IEEE COMP SOC ANN, P9, DOI 10.1109/ISVLSI.2007.90
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   Cilardo A, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P206, DOI 10.1109/DATE.2004.1269231
   Cilardo A, 2004, MICROPROCESS MICROSY, V28, P183, DOI 10.1016/j.micpro.2004.03.009
   Cilardo A., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P483, DOI 10.1109/FPL.2010.97
   Cilardo A., 2013, FIELD PROGR LOG APPL
   Cilardo A, 2013, DES AUT TEST EUROPE, P988
   Cilardo A, 2013, IEEE T INF FOREN SEC, V8, P810, DOI 10.1109/TIFS.2013.2256898
   Cilardo A, 2013, IEEE T COMPUT, V62, P929, DOI 10.1109/TC.2012.63
   Cilardo A, 2011, PROC EUR TEST SYMP, P213, DOI 10.1109/ETS.2011.54
   Cilardo A, 2009, DES AUT TEST EUROPE, P664
   Dömer R, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/647953
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Gebser M, 2007, LECT NOTES COMPUT SC, V4483, P266, DOI 10.1007/978-3-540-72200-7_24
   Gebser M, 2007, LECT NOTES COMPUT SC, V4483, P260, DOI 10.1007/978-3-540-72200-7_23
   Gerstlauer A, 2009, IEEE T COMPUT AID D, V28, P1517, DOI 10.1109/TCAD.2009.2026356
   Ghamarian A.H., 2008, THESIS U EINDHOVEN
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Ha S, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255461
   Han SI, 2006, DES AUT CON, P689, DOI 10.1109/DAC.2006.229315
   Han SI, 2009, INTEGRATION, V42, P227, DOI 10.1016/j.vlsi.2008.08.003
   Ishebabi H, 2009, INT J RECONFIGURABLE, V2009, DOI 10.1155/2009/863630
   Ishebabi H, 2009, LECT NOTES COMPUT SC, V5753, P598, DOI 10.1007/978-3-642-04238-6_64
   Ishebabi H, 2009, MICROPROCESS MICROSY, V33, P63, DOI 10.1016/j.micpro.2008.08.009
   Jordans R., 2011, BRINGING THEORY PRAC, P47, DOI [10.4230/OASICS .PPES .2011.47, DOI 10.4230/OASICS.PPES.2011.47]
   Kangas T., 2006, ACM T EMBED COMPUT S, V5, P281
   Keinert J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455230
   Lee D., 2013, ACM T EMBED COMPUT S, V12
   Meyer Berthold., 2007, PEACE RES I FRANKFUR, P1
   Nikolov H, 2008, DES AUT CON, P574
   Sangiovanni-Vincentelli A, 2007, P IEEE, V95, P467, DOI 10.1109/JPROC.2006.890107
   Shabbir A, 2010, J SYST ARCHITECT, V56, P265, DOI 10.1016/j.sysarc.2010.03.007
   Simons P, 2002, ARTIF INTELL, V138, P181, DOI 10.1016/S0004-3702(02)00187-X
   Tae-ho Shin, 2010, Proceedings 2010 International SoC Design Conference (ISOCC 2010), P298, DOI 10.1109/SOCDC.2010.5682911
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Thompson Mark, 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P9
   Wang ZL, 2009, DES AUT CON, P37
   Wolf W, 2008, IEEE T COMPUT AID D, V27, P1701, DOI 10.1109/TCAD.2008.923415
   Xilinx, 2012, PLATF STUD EMB DEV K
NR 40
TC 4
Z9 4
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2014
VL 60
IS 1
BP 108
EP 118
DI 10.1016/j.sysarc.2013.10.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 303OK
UT WOS:000330683600010
DA 2024-07-18
ER

PT J
AU Elhamzi, W
   Dubois, J
   Miteran, J
   Atri, M
   Heyrman, B
   Ginhac, D
AF Elhamzi, Wajdi
   Dubois, Julien
   Miteran, Johel
   Atri, Mohamed
   Heyrman, Barthelemy
   Ginhac, Dominique
TI Efficient smart-camera accelerator: A configurable motion estimator
   dedicated to video codec
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Configurable motion estimation; Smart camera accelerator; Fractional
   Motion Estimation; FPGA
ID ARCHITECTURE DESIGN; VLSI ARCHITECTURE; SEARCH ALGORITHM; H.264/AVC
AB Smart cameras are used in a large range of applications. Usually the smart cameras transmit the video or/and extracted information from the video scene, frequently on compressed format to fit with the application requirements. An efficient hardware accelerator that can be adapted and provide the required coding performances according to the events detected in the video, the available network bandwidth or user requirements, is therefore a key element for smart camera solutions. We propose in this paper to focus on a key part of the compression system: motion estimation. We have developed a flexible hardware implementation of the motion estimator based on FPGA component, fully compatible with H.264, which enables the integer motion search, the fractional search and variable block size to be selected and adjusted. The main contributions of this paper are the definition of an architecture allowing flexibility and some new hardware optimizations of the architecture of the motion estimation allowing the improvement of the performances (computing time or hardware resources) compared to the state of the art. The paper describes the design and proposes a comparison with state-of-art architectures. The obtained FPGA based architecture can process integer motion estimation on 720 x 576 video streams at 67 fps using full search strategy, and sub-pel refinement up to 650 KMacroblocks/s. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Elhamzi, Wajdi; Atri, Mohamed] Univ Monastir, Fac Sci Monastir, Lab E E, Monastir, Tunisia.
   [Elhamzi, Wajdi; Dubois, Julien; Miteran, Johel; Heyrman, Barthelemy; Ginhac, Dominique] Univ Burgundy, Lab Le2i, UMR CNRS 6306, F-21000 Dijon, France.
C3 Universite de Monastir; Universite de Bourgogne
RP Dubois, J (corresponding author), Univ Burgundy, Lab Le2i, UMR CNRS 6306, F-21000 Dijon, France.
EM jdubois@u-bourgogne.fr
RI ATRI, Mohamed/C-4069-2014; Ginhac, Dominique/C-5088-2008; Elhamzi,
   Wajdi/AGR-6299-2022
OI ATRI, Mohamed/0000-0001-8528-5647; Ginhac,
   Dominique/0000-0002-5911-2010; Elhamzi, Wajdi/0000-0002-8516-763X
CR Chen CY, 2006, IEEE T CIRCUITS-I, V53, P578, DOI 10.1109/TCSI.2005.858488
   CHEN TC, 2004, P IEEE INT C AC SPEE, P9, DOI DOI 10.1109/ICASSP.2004.1327034
   Chen TC, 2006, IEEE T CIRC SYST VID, V16, P673, DOI 10.1109/TCSVT.2006.873163
   Chen YH, 2008, J SIGNAL PROCESS SYS, V53, P335, DOI 10.1007/s11265-008-0213-7
   Del Bue A, 2002, 2002 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, P429, DOI 10.1109/ICIP.2002.1038997
   ELHAMZI W, 2012, P ADV CONC INT VIS S
   Fatemi MRH, 2009, 2009 CONFERENCE ON INNOVATIVE TECHNOLOGIES IN INTELLIGENT SYSTEMS AND INDUSTRIAL APPLICATIONS, P1, DOI 10.1109/CITISIA.2009.5224251
   Ismail Y, 2009, IEEE INT SYMP CIRC S, P3198, DOI 10.1109/ISCAS.2009.5118483
   KOGA T, 1981, P NAT TEL C US
   Lee YG, 2006, IEEE T CIRC SYST VID, V16, P869, DOI 10.1109/TCSVT.2006.877149
   Liu LK, 1996, IEEE T CIRC SYST VID, V6, P419, DOI 10.1109/76.510936
   Liu ZY, 2006, IEICE T ELECTRON, VE89C, P1928, DOI 10.1093/ietele/e89-c.12.1928
   MOSQUERON R, 2008, EURASIP J EMBEDDED S, P1
   MOSQUERON R, 2007, EURASIP J EMBEDDED S, P1
   Nam TT, 2011, SIGNAL PROCESS-IMAGE, V26, P85, DOI 10.1016/j.image.2010.12.001
   Po LM, 1996, IEEE T CIRC SYST VID, V6, P313, DOI 10.1109/76.499840
   Real FD, 2010, SMART CAMERAS, P35, DOI 10.1007/978-1-4419-0953-4_3
   Ruiz GA, 2011, J SIGNAL PROCESS SYS, V62, P443, DOI 10.1007/s11265-010-0475-8
   Schwarz H, 2007, IEEE T CIRC SYST VID, V17, P1103, DOI 10.1109/TCSVT.2007.905532
   Song Y, 2006, IEICE T FUND ELECTR, VE89A, P3594, DOI 10.1093/ietfec/e89-a.12.3594
   Wiegand T, 2003, IEEE T CIRC SYST VID, V13, P560, DOI 10.1109/TCSVT.2003.815165
   Yang CQ, 2006, IEEE INT SYMP CIRC S, P2605
   Yap SY, 2004, IEEE T CIRCUITS-II, V51, P384, DOI 10.1109/TCSII.2004.829555
   ZHU C, IEEE T CIRCUITS SYST, V12
   Zhu S, 2000, IEEE T IMAGE PROCESS, V9, P287, DOI 10.1109/83.821744
NR 25
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 870
EP 877
DI 10.1016/j.sysarc.2013.05.005
PN A
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AW
UT WOS:000330090000007
DA 2024-07-18
ER

PT J
AU Vaddina, KR
   Rahmani, AM
   Fattah, M
   Liljeberg, P
   Plosila, J
AF Vaddina, Kameswar Rao
   Rahmani, Amir-Mohammad
   Fattah, Mohammad
   Liljeberg, Pasi
   Plosila, Juha
TI Design space exploration of thermal-aware many-core systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Thermal analysis; Thermal modeling; 3D Networks-on-Chip; Thermal
   management; Thermal placement
ID 3D; INTERCONNECT; PERFORMANCE; PLACEMENT
AB Higher temperatures or uneven distribution of temperatures result in timing uncertainties which induces performance and reliability concerns for the system. Future 3D IC technology offers greater device integration, reduced signal delay and reduced interconnect power. It also provides greater design flexibility by allowing heterogeneous integration. However, 3D technology exacerbates the on-chip thermal issues and increases packaging and cooling costs. In order to resolve these issues in 2D and 3D systems, and avoid high and uneven temperatures, accurate thermal modeling and analysis, and thermal-aware placement optimizations are essential before tapeout. In this paper, we propose a thermally efficient routing strategy for 3D NoC-Bus Hybrid architectures, which mitigates on-chip temperatures by conducting most of the switching activity closer to the heat sink. Our simulations with a real world benchmark show that there has been a significant decrease in the peak temperatures when compared to a typical stacked mesh 3D NoC. Also, we have presented an exploration of various thermal-aware placement approaches for both the 2D and 3D stacked systems. Various thermal models have been developed in order to investigate the effect of thermal-aware placement in 2D chip and 3D stacked systems. Using the developed metrics, we proposed an efficient thermal-aware application mapping for a 2D NoC. Steady-state simulations show that the proposed thermal-aware mapping algorithm reduces the effective chip area reeling under high temperatures when compared to the Tree-Model-Based (TMB) mapping and Worst case mapping. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Vaddina, Kameswar Rao; Rahmani, Amir-Mohammad; Fattah, Mohammad; Liljeberg, Pasi; Plosila, Juha] Univ Turku, Dept Informat Technol, SF-20500 Turku, Finland.
   [Vaddina, Kameswar Rao] Turku Ctr Comp Sci TUCS, Turku, Finland.
C3 University of Turku
RP Vaddina, KR (corresponding author), Univ Turku, Dept Informat Technol, SF-20500 Turku, Finland.
EM vadrao@utu.fi
RI Rahmani, Amir M./AAJ-8426-2020; Fattah, Mohammad/KBC-4705-2024; Rahmani,
   Amir/AAF-4232-2019
OI Rahmani, Amir M./0000-0003-0725-1155; Fattah,
   Mohammad/0009-0004-5627-9183; Plosila, Juha/0000-0003-4018-5495
FU Academy of Finland; Nokia Foundation
FX The authors wish to acknowledge the financial support by the Academy of
   Finland and Nokia Foundation during the course of this project.
CR Addo-Quaye C, 2005, IEEE INT SOC CONF, P25
   [Anonymous], 2009, International technology roadmap for semiconductors 2009
   [Anonymous], EEMBC BENCHM SUIT
   [Anonymous], 1994, COMS MULT
   [Anonymous], 2005, Flip Chip Ball Grid Array Package Reference Guide
   Ascia G, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P182
   Atienza David, 2012, COMMUNICATION
   Banerjee K, 2001, P IEEE, V89, P602, DOI 10.1109/5.929647
   Chih-Hao Chao, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P223, DOI 10.1109/NOCS.2010.32
   Cong J, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P306, DOI 10.1109/ICCAD.2004.1382591
   Coskun AK, 2009, DES AUT TEST EUROPE, P1410
   Fattah M, 2012, PR IEEE COMP DESIGN, P364, DOI 10.1109/ICCD.2012.6378665
   Fazzino F., 2008, NOXIM NETWORK ON CHI
   Goplen B, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P86, DOI 10.1109/ICCAD.2003.1257591
   Goplen B., 2005, Proceedings of the 2005 international symposium on physical design - ISPD '05, P167
   Guarini KW, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P943, DOI 10.1109/IEDM.2002.1175992
   Guindani Guilherme, 2008, 2008 IEEE Computer Society Annual Symposium on VLSI, P475, DOI 10.1109/ISVLSI.2008.17
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Hung W, 2004, PR IEEE COMP DESIGN, P430, DOI 10.1109/ICCD.2004.1347958
   Jain A, 2010, IEEE T COMPON PACK T, V33, P56, DOI 10.1109/TCAPT.2009.2020916
   Latif Khalid, 2010, Proceedings of the 2010 17th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2010), P758, DOI 10.1109/ICECS.2010.5724623
   Latif K, 2011, P INT COMP SOFTW APP, P442, DOI 10.1109/COMPSAC.2011.65
   Lau J.H., 1996, Flip chip technologies, V1
   Morgan AA, 2010, IEEE INT SYMP CIRC S, P3725, DOI 10.1109/ISCAS.2010.5537754
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Rahmani AM, 2010, IEEE COMP SOC ANN, P452, DOI 10.1109/ISVLSI.2010.21
   Rahmani AM, 2012, J LOW POWER ELECTRON, V8, P403, DOI 10.1166/jolpe.2012.1202
   Rahmani AM, 2011, EUROMICRO WORKSHOP P, P423, DOI 10.1109/PDP.2011.39
   Sapatnekar SS, 2009, ASIA S PACIF DES AUT, P423, DOI 10.1109/ASPDAC.2009.4796518
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Topol AW, 2006, IBM J RES DEV, V50, P491, DOI 10.1147/rd.504.0491
   Tornero R, 2009, INT PARALL DISTRIB P, P2314
   Tsai JL, 2006, P IEEE, V94, P1502, DOI 10.1109/JPROC.2006.879804
   Xu GP, 2004, ITHERM 2004, VOL 1, P186, DOI 10.1109/ITHERM.2004.1319172
   Xu GP, 2006, 2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, P96
   Yang B, 2013, MICROPROCESS MICROSY, V37, P460, DOI 10.1016/j.micpro.2012.08.005
   Yanhua Liu, 2011, 2011 3rd International Conference on Computer Research and Development (ICCRD 2011), P407, DOI 10.1109/ICCRD.2011.5764225
   Zhu CY, 2008, IEEE T COMPUT AID D, V27, P1479, DOI 10.1109/TCAD.2008.925793
NR 39
TC 1
Z9 1
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1197
EP 1213
DI 10.1016/j.sysarc.2013.08.007
PN D
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800008
DA 2024-07-18
ER

PT J
AU Yoo, S
   Yoo, SB
   Yoo, C
AF Yoo, Seehwan
   Yoo, Sung-bae
   Yoo, Chuck
TI Virtualizing ARM VFP (Vector Floating-Point) with Xen-ARM
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Virtual machine; Vector Floating-Point; Performance
AB VFP is a Vector Floating-Point unit in ARM processors. It enables ARM processors to handle auxiliary floating-point operations with hardware, which has become an essential part for performance in recent mobile devices. However, mobile virtualization such as Xen-ARM does not support virtual VFP, so floating point operations are very slow in mobile virtual machine. To overcome the performance limitation of floating-point operations in Xen-ARM virtualization, this paper presents a new virtual VFP so that applications can take the advantage of VFP hardware. With our virtual VFP, Xen-Linux reduces floating point operation latency up to one eighth from the existing software emulation version. In addition, result from mibench with virtual VFP presents 3-4 times higher throughput than that from software emulation. Furthermore, virtual VFP reduces code sizes and enhances power-efficiency. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Yoo, Seehwan; Yoo, Sung-bae; Yoo, Chuck] Korea Univ, Coll Informat & Commun, Seoul 136713, South Korea.
C3 Korea University
RP Yoo, C (corresponding author), Korea Univ, Coll Informat & Commun, Seoul 136713, South Korea.
EM shyoo@os.korea.ac.kr; sbyoo@os.korea.ac.kr; hxy@os.korea.ac.kr
RI Yoo, Seehwan/R-1489-2019
OI Yoo, Seehwan/0000-0001-5464-4619
FU National Research Foundation of Korea (NRF); Korea Government (MEST)
   [2011-0029848]
FX This work was supported by the National Research Foundation of Korea
   (NRF) grant funded by the Korea Government (MEST) (No. 2011-0029848).
CR [Anonymous], 2005, XEN 3 0 VIRTUALIZATI
   [Anonymous], 2010, REALLY LAZY FPU
   [Anonymous], 2010, CORTEX A8 TECHNICAL
   [Anonymous], 2012, X264 FREE SOFTWARE L
   [Anonymous], 2010, INTEGRATING KVM IL I
   Barr Ken, 2010, Operating Systems Review, V44, P124, DOI 10.1145/1899928.1899945
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Heiser G, 2009, 2009 6TH IEEE CONSUMER COMMUNICATIONS AND NETWORKING CONFERENCE, VOLS 1 AND 2, P614
   Hwang JY, 2008, CONSUM COMM NETWORK, P257, DOI 10.1109/ccnc08.2007.64
   Nishimura T., 2005, NETBSD DOCUMENTATION
   Staelin C., 1998, P ANN C USENIX ANN T, P13
   Varanasi P., 2011, P 2 AS PAC WORKSH SY
NR 12
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1266
EP 1276
DI 10.1016/j.sysarc.2013.09.010
PN D
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800013
DA 2024-07-18
ER

PT J
AU Dehyadegari, M
   Mohammadi, S
   Yazdani, N
AF Dehyadegari, Masoud
   Mohammadi, Siamak
   Yazdani, Naser
TI Distributed fair DRAM scheduling in network-on-chips architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Many core processors; Network on chip; DRAM scheduling
AB Memory access scheduling is an effective manner to improve performance of Chip Multi-Processors (CMPs) by taking advantage of the timing characteristics of a DRAM. A memory access scheduler can sub-divide resources utilization (banks and rows) to increase throughput by accessing different DRAM banks in parallel. However, different threads running on different cores may exhibit different performance. One thread may experience starvation while the others are serviced normally. Therefore, designing a scheduler which reduces the unfairness in the DRAM system, while also improving system throughput on a variety of workloads and systems, is necessary. In this paper, a distributed fair DRAM scheduling for two-dimensional mesh network-on-chips (NoCs), called DFDS, is presented. The key design points in DFDS are: (i) assessing the total waiting cycles of a memory request in NoC and considering it as a metric in arbitration. For this purpose waiting cycles of a memory request are put in an additional flit in a packet and are updated while traversing the NoC, and (ii) proposing a semi-dynamic virtual channel allocation to provide in-order memory requests to memory controllers (MCs). Consequently, we use a simple scheduling algorithm in MCs, instead of complex algorithms. To validate our approach, we apply synthetic and real workload from Parsec benchmark suite. The results show effectiveness of our approach, as we reduce the waiting time of memory requests by up to 15%. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Dehyadegari, Masoud; Mohammadi, Siamak; Yazdani, Naser] Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran 14174, Iran.
C3 University of Tehran
RP Dehyadegari, M (corresponding author), Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran 14174, Iran.
EM dehyadegari@ut.ac.ir; smohamadi@ut.ac.ir; yazdani@ut.ac.ir
RI ; Mohammadi, Siamak/I-6751-2018
OI Dehyadegari, Masoud/0000-0002-9473-5459; Mohammadi,
   Siamak/0000-0003-1515-7281
CR [Anonymous], 2008, Memory Systems: Cache, DRAM
   [Anonymous], NEXT GEN CUDA COMP A
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Daneshtalab Masoud, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P99, DOI 10.1109/NOCS.2010.19
   Davis B.T., 2000, THESIS U MICHIGAN
   Fazzino F., 2010, NOXIM NETWORK ON CHI
   *ITRS, 2005, ASS PACK
   Jang WY, 2010, IEEE T COMPUT AID D, V29, P1572, DOI 10.1109/TCAD.2010.2061251
   Kim Y. H., 2010, 2010 IEEE 37th International Conference on Plasma Sciences (ICOPS 2010), DOI 10.1109/PLASMA.2010.5534009
   Krishnaz Anil, 2009, P 36 INT S COMP ARCH, P21
   Lee SB, 2009, FIFTEENTH ACM INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (MOBICOM 2009), P217
   Mutlu O, 2008, CONF PROC INT SYMP C, P63, DOI 10.1109/ISCA.2008.7
   Mutlu O, 2007, INT SYMP MICROARCH, P146
   Nesbit KJ, 2006, INT SYMP MICROARCH, P208
   Owens JD, 2007, IEEE MICRO, V27, P96, DOI 10.1109/MM.2007.4378787
   Radulescu A, 2005, IEEE T COMPUT AID D, V24, P4, DOI 10.1109/TCAD.2004.839493
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Rotithor Hemant G., 2006, US Patent, Patent No. 7127574
   Vangal S., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P98, DOI 10.1109/ISSCC.2007.373606
   Xu Y, 2007, ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, P890, DOI 10.1109/ICASIC.2007.4415774
   Yuan G.L., 2007, P 42 INT S MICR MICR, P34
NR 22
TC 1
Z9 1
U1 0
U2 9
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 543
EP 550
DI 10.1016/j.sysarc.2013.03.004
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100017
DA 2024-07-18
ER

PT J
AU Genius, D
   Kordon, AM
   el Abidine, KZ
AF Genius, Daniela
   Kordon, Alix Munier
   el Abidine, Khouloud Zine
TI Space optimal solution for data reordering in streaming applications on
   NoC based MPSoC
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Kahn process network; Stream processing; Hardware/software co-design
ID DESIGN
AB Many streaming applications feature coarse grain task farm or pipeline parallelism and can be modeled as a set of parallel threads. Performance requirements can often only be met by mapping the application onto a Multi Processor System-on-Chip (MPSoC). To avoid contention, hierarchical interconnection networks, where the central interconnect is a network-on-chip, are employed. In such a clustered MPSoC, the memory access latency varies strongly depending on the location of data, and is the principal cause of out-of-order arrival of data items.
   We present an algorithm which re-establishes the order of data items on the output side. If their earliness or lateness exceeds a limit previously fixed by experimentation, they are dropped, otherwise stored in a buffer. Write operations to this buffer are random access, whereas read operations are in FIFO order. Our algorithm guarantees that no data is removed from the buffer before it has been read, and, for a given throughput, minimum buffer size. The algorithm was implemented within the output co-processors for three application case studies and validated on a simulation platform based on the SoCLib library. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Genius, Daniela; Kordon, Alix Munier; el Abidine, Khouloud Zine] Univ Paris 06, Lab LIP6, Paris, France.
C3 Sorbonne Universite
RP Genius, D (corresponding author), Univ Paris 06, Lab LIP6, Paris, France.
EM daniela.genius@lip6.fr; alix.munier@lip6.fr;
   khouloud.zineelabidine@lip6.fr
CR [Anonymous], 1995, THESIS U CALIFORNIA
   [Anonymous], TRANSMISSION CONTROL
   [Anonymous], 1974, PROC IFIP C 74
   Augé I, 2005, IEEE T COMPUT AID D, V24, P1811, DOI 10.1109/TCAD.2005.852431
   Banka T, 2002, CONF LOCAL COMPUT NE, P333, DOI 10.1109/LCN.2002.1181802
   Becoulet A., 2010, THESIS U P M CURIE
   Bellardo J, 2002, IMW 2002: PROCEEDINGS OF THE SECOND INTERNET MEASUREMENT WORKSHOP, P97, DOI 10.1145/637201.637216
   Bennett JCR, 1999, IEEE ACM T NETWORK, V7, P789, DOI 10.1109/90.811445
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Brunel JY, 2000, DES AUT CON, P406, DOI 10.1145/337292.337515
   Buchmann R, 2004, ICEEC'04: 2004 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONIC AND COMPUTER ENGINEERING, PROCEEDINGS, P35, DOI 10.1109/ICEEC.2004.1374374
   Buck J., 2002, READINGS HARDWARESOF, P527
   CASPI P, 1992, THEOR COMPUT SCI, V94, P125, DOI 10.1016/0304-3975(92)90326-B
   Cohen A, 2006, ACM SIGPLAN NOTICES, V41, P180, DOI 10.1145/1111320.1111054
   Cohen A, 2002, LECT NOTES COMPUT SC, V2400, P137
   Corner D., 2003, NETWORK SYSTEM DESIG
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   DEKOCK EA, 2000, .AC 00, P402
   Diaz M., 1994, SERIES LECT NOTES CO, V815, P219
   Faure E., 2007, THESIS SCHOOLUNIVERS
   Faure E., 2006, C REC COMM CENTR SOC, P237
   Feng Wang, 2002, MOBIHOC 2002. Proceedings of the Third ACM International Symposium on Mobile Ad Hoc Networking and Computing, P217, DOI 10.1145/513800.513827
   FIEDLER M, 2004, IMPLEMENTATION BASIC
   Genius D., LECT NOTES COMPUTER, V5704, P216
   Genius D., 2011, ALGORITHM ARCHITECTU, V73, P53
   Genius D., 2012, C DES ARCH SIGN IM P, P1
   Goel M., 1999, M9940 UCBERL
   ISO/IEC, 2010, ADV VID COD INF TECH
   MARTIN AJ, 1985, INFORM PROCESS LETT, V20, P125, DOI 10.1016/0020-0190(85)90078-X
   Miro-Panades Ivan, 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P139, DOI 10.1109/NOCS.2008.4492733
   Nebat Y, 2006, PERFORM EVALUATION, V63, P15, DOI 10.1016/j.peva.2004.11.006
   Nikolov H, 2008, IEEE T COMPUT AID D, V27, P542, DOI 10.1109/TCAD.2007.911337
   Pennebaker W. B., 1993, JPEG: Still image data compression standard
   Piratla NM, 2005, LCN 2005: 30TH CONFERENCE ON LOCAL COMPUTER NETWORKS, PROCEEDINGS, P156
   Pouillon N., 2011, THESIS U P M CURIE
   SocLib Consortium, 2003, SOCLIB PROJ INT SYST
   Stefanov T, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P340
   Thies B., 2001, International Conference on Compiler Construction, P179
   van der Wolf P, 1999, HARDW SOFTW CODES, P33, DOI 10.1109/HSC.1999.777387
   Verdoolaege S., 2007, EURASIP J EMBEDDED S, V2007, P1
   *VSI ALL, 2000, 220 OCB VSI ALL
NR 41
TC 0
Z9 0
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 455
EP 467
DI 10.1016/j.sysarc.2013.04.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100010
DA 2024-07-18
ER

PT J
AU Dondo, JD
   Barba, J
   Rincón, F
   Moya, F
   López, JC
AF Daniel Dondo, Julio
   Barba, Jesus
   Rincon, Fernando
   Moya, Francisco
   Carlos Lopez, Juan
TI Dynamic objects: Supporting fast and easy run-time reconfiguration in
   FPGAs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reconfigurable embedded systems; FPGA; Dynamic reconfiguration; Adaptive
   systems; Partial reconfiguration management
ID HARDWARE; METHODOLOGY; SYSTEMS; DESIGN
AB Partial reconfiguration capabilities must be exploited to obtain the maximum benefits from dynamically reconfigurable FPGAs. Partial reconfiguration process management still faces a set of open problems that have thus far made it impossible to take full advantage of partial and dynamic reconfiguration. The work presented in this article proposes a novel architecture, development workflow, and modelling approach for dynamically reconfigurable systems management using an object model that offers a global solution. This solution is built on a system-level middleware that provides the infrastructure and tools for communication between different components in heterogeneous embedded systems. Several experiments were performed to test and evaluate each part of our proposed solution, and the obtained results are presented. These results demonstrate the excellent performance of our proposed solution. (c) 2012 Elsevier B.V. All rights reserved.
C1 [Daniel Dondo, Julio; Barba, Jesus; Rincon, Fernando; Moya, Francisco; Carlos Lopez, Juan] Univ Castilla La Mancha, Sch Comp Sci, Dept Technol & Informat Syst, E-13071 Ciudad Real, Spain.
   [Rincon, Fernando] Univ Castilla La Mancha, TSI Dept, E-13071 Ciudad Real, Spain.
C3 Universidad de Castilla-La Mancha; Universidad de Castilla-La Mancha
RP Dondo, JD (corresponding author), Univ Castilla La Mancha, Sch Comp Sci, Dept Technol & Informat Syst, E-13071 Ciudad Real, Spain.
EM juliodaniel.dondo@uclm.es
RI Barba, Jesús/Y-8804-2019; Fernández, Francisco Moya/E-9448-2017; Rincón,
   Fernando/IAP-3154-2023; López, Juan Carlos/ABD-6607-2020
OI Barba, Jesús/0000-0003-1931-3245; Fernández, Francisco
   Moya/0000-0002-6842-4999; López, Juan Carlos/0000-0002-7372-1568;
   Rincon, Fernando/0000-0003-4688-8650; Dondo Gazzano,
   Julio/0000-0002-9983-4739
FU Spanish Ministry of Science and Innovation under the project DAMA
   [TEC2008-06553/TEC]; Ministry of Industry and the Centre for the
   Development of Industrial Technology under the project ENERGOS
   [CEN-20091048]
FX This research was supported by the Spanish Ministry of Science and
   Innovation under the project DAMA (TEC2008-06553/TEC), and by the
   Ministry of Industry and the Centre for the Development of Industrial
   Technology under the project ENERGOS (CEN-20091048).
CR Barba J., P 10 EUR C DIG SYST, P296
   Benoit P., 2006, EM VLSI TECHN ARCH I, P6
   Blodget B, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P399
   CARVAHLO E, 2004, DCIS 2004, P405
   Dondo J., DIG SYST DES ARCH ME, P482
   Douglass B.P., 2002, REAL TIME DESIGN PAT
   Edwards M, 2003, J SYST ARCHITECT, V49, P267, DOI 10.1016/S1383-7621(03)00068-7
   Flynn A., P C DES AUT TEST EUR, P300
   Griese B, 2004, LECT NOTES COMPUT SC, V3203, P842
   Henning M.S.M., 2008, TECHNICAL REPORT
   Horta EL, 2002, DES AUT CON, P343, DOI 10.1109/DAC.2002.1012647
   Huang CH, 2007, IEEE INT SYMP CIRC S, P2742, DOI 10.1109/ISCAS.2007.378620
   Huang CH, 2010, J SYST ARCHITECT, V56, P545, DOI 10.1016/j.sysarc.2010.07.007
   Huang CH, 2009, IEEE EMBED SYST LETT, V1, P19, DOI 10.1109/LES.2009.2028039
   Jara-Berrocal A, 2010, DES AUT TEST EUROPE, P837
   Kalte H., FIELD PROGR LOG APPL, P223
   Kalte H., P 3 C COMP FRONT CF, P403
   Koch D, 2007, FPGA 2007: FIFTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P188
   Krasteva Y., FIELD PROGR LOG APPL, P1
   Lee TY, 2010, J INF SCI ENG, V26, P1289
   Levinson L, 2000, ANN IEEE SYM FIELD P, P301, DOI 10.1109/FPGA.2000.903426
   Lübbers E, 2009, ACM T EMBED COMPUT S, V9, DOI 10.1145/1596532.1596540
   Mignolet JY, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P986
   Narayanan S., REC COMP FPGAS RECON, P117
   Pan ZX, 2008, IEEE T VLSI SYST, V16, P1465, DOI 10.1109/TVLSI.2008.2000974
   Pellizzoni R, 2007, IEEE T COMPUT, V56, P1666, DOI 10.1109/TC.2007.70763
   Ramirez-Pastor AJ, 1998, SURF SCI, V411, P294, DOI 10.1016/S0039-6028(98)00337-9
   Rincon F., P DES AUT TEST EUR D, P324
   So HKH, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331338
   Steiger C, 2004, IEEE T COMPUT, V53, P1393, DOI 10.1109/TC.2004.99
   Taher M, 2009, IEEE T COMPUT, V58, P1398, DOI 10.1109/TC.2009.81
   Ullmann M, 2004, LECT NOTES COMPUT SC, V3203, P454
   Vuletic M, 2005, IEEE DES TEST COMPUT, V22, P102, DOI 10.1109/MDT.2005.44
NR 33
TC 15
Z9 15
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2013
VL 59
IS 1
BP 1
EP 15
DI 10.1016/j.sysarc.2012.09.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 085OS
UT WOS:000314624700001
DA 2024-07-18
ER

PT J
AU Sahu, PK
   Chattopadhyay, S
AF Sahu, Pradip Kumar
   Chattopadhyay, Santanu
TI A survey on application mapping strategies for Network-on-Chip design
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Application mapping; Network-on-chip; System-on-chip; Intellectual
   property
ID ENERGY-AWARE; COMMUNICATION; ALGORITHM; BANDWIDTH; CORES; ARCHITECTURES;
   OPTIMIZATION
AB Application mapping is one of the most important dimensions in Network-on-Chip (NoC) research. It maps the cores of the application to the routers of the NoC topology, affecting the overall performance and power requirement of the system. This paper presents a detailed survey of the work done in last one decade in the domain of application mapping. Apart from classifying the reported techniques, it also performs a quantitative comparison among them. Comparison has been carried out for larger sized test applications also, by implementing some of the prospective techniques. (c) 2012 Elsevier B.V. All rights reserved.
C1 [Sahu, Pradip Kumar; Chattopadhyay, Santanu] Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Chattopadhyay, S (corresponding author), Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
EM pradipsahu.ece@iitkgp.ac.in; santanu@ece.iitkgp.ernet.in
CR Al Faruque MA, 2008, DES AUT CON, P760
   [Anonymous], P DES AUT TEST EUR D
   [Anonymous], INT C VER LARG SCAL
   [Anonymous], WORKSH HIGHL PAR PRO
   [Anonymous], SCOTCH LIBSCOTCH 4 0
   [Anonymous], INT S SYST ON CHIP S
   [Anonymous], INT C VER LARG SCAL
   [Anonymous], EUR C DIG SYST DES A
   [Anonymous], 1998, P INT WORKSH HARDW S
   [Anonymous], P WORLD C ENG WCE
   [Anonymous], P INT S SYST CHIP 20
   [Anonymous], P NORCHIP
   [Anonymous], 1 INT FOR NEXT GEN M
   [Anonymous], 2011, P 2011 IEEE 2 LAT AM
   [Anonymous], SOFT COMPUT, DOI DOI 10.3923/IJSCOMP.2011.136.142
   [Anonymous], 2009, J ENG COMPUT ARCHIT, DOI DOI 10.1109/SAI.2017.8252226
   [Anonymous], IEICE ELECT EXPRESS
   [Anonymous], SMAP INTELLIGENT MAP
   [Anonymous], P EUROMICRO C DIG SY
   [Anonymous], 2010, J COMMUN COMPUT
   [Anonymous], P IEEE INT C COMM MO
   [Anonymous], 1995, 1995 IEEE INT C
   [Anonymous], 044 JONK U SCH ENG
   Ascia G, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P182
   Ascia G, 2006, J UNIVERS COMPUT SCI, V12, P370
   Bender A, 1996, EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, P190, DOI 10.1109/EURDAC.1996.558204
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Benyamina Abou El-Hassan, 2007, Journal of Digital Information Management, V5, P378
   Benyamina A. H., 2010, INT C METAHEURISTICS, P1
   Bertozzi D., 2004, IEEE Circuits and Systems Magazine, V4, P18, DOI 10.1109/MCAS.2004.1330747
   Bo Yang, 2010, 2010 IEEE 26th Convention of Electrical & Electronics Engineers in Israel (IEEEI 2010), P540, DOI 10.1109/EEEI.2010.5662160
   Carara EA, 2009, IEEE INT SYMP CIRC S, P1345, DOI 10.1109/ISCAS.2009.5118013
   Carvalho E, 2007, P IEEE RAP SYST PROT, P34
   Chan J, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P717, DOI 10.1109/ICVD.2004.1261011
   Chang ZW, 2008, IEEE I C EMBED SOFTW, P105, DOI 10.1109/ICESS.2008.50
   Chen CH, 2007, 2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, P161, DOI 10.1109/IMPACT.2007.4433591
   Chen GY, 2007, ACM SIGPLAN NOTICES, V42, P155, DOI 10.1145/1273444.1254796
   Chen YC, 2009, 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, P101, DOI 10.1109/ASICON.2009.5351596
   Chou CL, 2008, IEEE T COMPUT AID D, V27, P1866, DOI 10.1109/TCAD.2008.2003301
   Chou CL, 2008, PR IEEE COMP DESIGN, P164, DOI 10.1109/ICCD.2008.4751856
   Choudhary N., 2011, Proceedings of the 2011 IEEE 6th International Workshop on Electronic Design, Test and Application (DELTA 2011), P93, DOI 10.1109/DELTA.2011.26
   Colorni A., 1991, Distributed optimization by ant colonies, V142, P134
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Carvalho ELD, 2010, IEEE DES TEST COMPUT, V27, P26, DOI 10.1109/MDT.2010.106
   Elmiligi H, 2008, IEEE INT SYMP CIRC S, P360, DOI 10.1109/ISCAS.2008.4541429
   Elmiligi H, 2009, MICROPROCESS MICROSY, V33, P343, DOI 10.1016/j.micpro.2009.03.002
   Ge F, 2010, CHINESE J ELECTRON, V19, P91
   Ghosh P, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P80, DOI 10.1109/NOCS.2009.5071448
   Hansson A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P75
   Harmanani HM, 2008, 2008 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference, P29, DOI 10.1109/NEWCAS.2008.4606313
   Hu J, 2005, IEE P-COMPUT DIG T, V152, P643, DOI 10.1049/ip-cdt:20045092
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Hu JC, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P688
   Huang J, 2011, EUROMICRO WORKSHOP P, P447, DOI 10.1109/PDP.2011.10
   Jalabert A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P884
   Jang WY, 2010, ASIA S PACIF DES AUT, P515
   Janidarmian M, 2010, LECT NOTES ENG COMP, P196
   Janidarmian M, 2009, IEICE ELECTRON EXPR, V6, P1, DOI 10.1587/elex.6.1
   Jena RK, 2007, INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, PROCEEDINGS, P977
   Joven J, 2008, EUROMICRO WORKSHOP P, P141, DOI 10.1109/PDP.2008.24
   Kernighan B. W., 1970, Bell System Technical Journal, V49, P291
   Koziris N., 2000, Proceedings of the 8th Euromicro Workshop on Parallel and Distributed Processing, P406
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Lei T, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P180
   Lin TJ, 2008, IEEE WRK SIG PRO SYS, P200, DOI 10.1109/SIPS.2008.4671762
   Lu Z., 2008, 2008 IEEE Power and Energy Society General Meeting - Conversion and Delivery of Electrical Energy in the 21st Century, P1
   Majeti Deepak, 2009, 2009 2nd International Conference on Emerging Trends in Engineering and Technology (ICETET 2009), P358, DOI 10.1109/ICETET.2009.139
   Mandelli M., 2011, P 24 S INT CIRC SYST, P191, DOI DOI 10.1145/2020876.2020920
   Mandelli M, 2011, IEEE INT SYMP CIRC S, P1676, DOI 10.1109/ISCAS.2011.5937903
   Marcon C, 2005, DES AUT TEST EUROPE, P502, DOI 10.1109/DATE.2005.149
   Marcon CAM, 2008, IET COMPUT DIGIT TEC, V2, P471, DOI 10.1049/iet-cdt:20070111
   Marcon C, 2005, ASIA S PACIF DES AUT, P33, DOI 10.1145/1120725.1120738
   Marcon CAM, 2007, INT FED INFO PROC, V240, P179
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Mehran A, 2008, IEICE ELECTRON EXPR, V5, P464, DOI 10.1587/elex.5.464
   Mehran A, 2007, IEICE ELECTRON EXPR, V4, P478, DOI 10.1587/elex.4.478
   Moein-darbari Fahime, 2009, 2009 International Conference on Computational Science and Engineering (CSE), P366, DOI 10.1109/CSE.2009.321
   Moein-Darbari F, 2009, IEICE ELECTRON EXPR, V6, P27, DOI 10.1587/elex.6.27
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Murali S, 2004, DES AUT CON, P914, DOI 10.1145/996566.996809
   Murali S, 2005, ASIA S PACIF DES AUT, P27, DOI 10.1145/1120725.1120737
   Ogras UY, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P69
   Ostler C., 2007, P DESIGN AUTOMATION, P1
   Ozturk O, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P411, DOI 10.1145/1283780.1283871
   Palesi M, 2009, IEEE T PARALL DISTR, V20, P316, DOI 10.1109/TPDS.2008.106
   Patooghy A., 2010, Proceedings of the Third International Conference on Dependability (DEPEND 2010), P112, DOI 10.1109/DEPEND.2010.25
   Raina A, 2009, PROCEEDINGS OF THE 2009 SIXTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, VOLS 1-3, P877, DOI 10.1109/ITNG.2009.239
   Reshadi M, 2010, IEICE ELECTRON EXPR, V7, P73, DOI 10.1587/elex.7.73
   Rhee CE, 2004, PR IEEE COMP DESIGN, P438
   Saeidi S, 2009, IEICE ELECTRON EXPR, V6, P1737, DOI 10.1587/elex.6.1737
   Sahu P. K., 2011, 2011 Proceedings of International Conference on Emerging Trends in Electrical and Computer Technology (ICETECT 2011), P518, DOI 10.1109/ICETECT.2011.5760170
   Sahu P. K., 2011, Proceedings of the Second International Conference on Emerging Applications of Information Technology (EAIT 2011), P383, DOI 10.1109/EAIT.2011.37
   Sahu P.K., 2010, Proceedings of the India Conference, P1
   Sahu PK, 2011, IEEE COMP SOC ANN, P335, DOI 10.1109/ISVLSI.2011.21
   Shen WT, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P317
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Singh AK, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P133, DOI 10.1109/DSD.2009.145
   Srinivasan K, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P387, DOI 10.1109/LPE.2005.195552
   Srinivasan K, 2006, IEEE T VLSI SYST, V14, P407, DOI 10.1109/TVLSI.2006.871762
   Tavanpour M, 2009, IEICE ELECTRON EXPR, V6, P1535, DOI 10.1587/elex.6.1535
   Tornero R, 2011, INT J PARALLEL PROG, V39, P357, DOI 10.1007/s10766-010-0159-9
   Tornero R, 2008, 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, P26, DOI 10.1109/DSD.2008.19
   Tornero R, 2009, INT PARALL DISTRIB P, P2314
   Tosun S, 2009, INT C APPL INF COMM, P1
   Tosun S, 2011, ADV ENG SOFTW, V42, P868, DOI 10.1016/j.advengsoft.2011.06.005
   Tosun S, 2011, J SYST ARCHITECT, V57, P69, DOI 10.1016/j.sysarc.2010.10.001
   Wang J., 2011, J COMPUT INF SYST, V7, P152
   Wang KP, 2003, 2003 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-5, PROCEEDINGS, P1583, DOI 10.1109/ICMLC.2003.1259748
   Wang XH, 2010, ACM T ARCHIT CODE OP, V7, DOI 10.1145/1736065.1736066
   Wang XZ, 2009, STUD FUZZ SOFT COMP, V245, P1
   Wei Hu, 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P171, DOI 10.1109/CIT.2010.67
   Weichslgartner A., 2011, P 5 ACM IEEE INT S, P201
   Xie Y, 2006, J VLSI SIG PROC SYST, V45, P177, DOI 10.1007/S11265-006-9760-y
   Yang B, 2010, IEEE INT SYMP DESIGN, P189, DOI 10.1109/DDECS.2010.5491789
   Yu H, 2010, IEEE INT SYMP CIRC S, P3232, DOI 10.1109/ISCAS.2010.5537920
   Yu MY, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P427, DOI 10.1109/DSD.2009.138
   Yuhui Shi, 1998, Evolutionary Programming VII. 7th International Conference, EP98. Proceedings, P591, DOI 10.1007/BFb0040810
   Zhou WB, 2006, IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, P184
   Zhou Wenbiao, 2007, WSEAS Transactions on Circuits and Systems, V6, P583
NR 121
TC 240
Z9 258
U1 0
U2 48
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2013
VL 59
IS 1
BP 60
EP 76
DI 10.1016/j.sysarc.2012.10.004
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 085OS
UT WOS:000314624700006
DA 2024-07-18
ER

PT J
AU Velasco, JM
   Atienza, D
   Olcoz, K
AF Manuel Velasco, Jose
   Atienza, David
   Olcoz, Katzalin
TI Memory power optimization of Java-based embedded systems exploiting
   garbage collection information
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Garbage collection; Java; Memory exploration; Embedded systems
AB Nowadays, Java is used in all types of embedded devices. For these memory-constrained systems, the automatic dynamic memory manager (Garbage Collector or GC) has been always a key factor in terms of the Java Virtual Machine (JVM) performance. Moreover, in current embedded platforms, power consumption is becoming as important as performance. Thus, in this paper we present an exploration, from an energy viewpoint, of the different possibilities of memory hierarchies for high-performance embedded systems when used by state-of-the-art GCs. This is a starting point for a better understanding of the interactions between the Java applications, the memory hierarchy and the GC.
   Hence, we subsequently present two techniques to reduce energy consumption on Java-based embedded systems, based on exploiting GC information. The first technique uses GC execution behavior to reduce leakage energy consumption taking advantage of the low-power mode of actual multi-banked SDRAM memories and it is intended for generational collectors. This technique can achieve a reduction up to 50% of SDRAM memory leakage.
   The second technique involves the inclusion of a software-controlled (scratch-pad) memory that stores GC instructions under the JVM control to reduce the active energy consumption and also improve the performance of the target embedded system and it is aimed at all kind of garbage collectors. For this last technique we have experimented with two different approaches for selecting the GC code to be stored in the scratchpad memory: one static and one dynamic. Our experimental results show that the proposed dynamic scratchpad management approach for GCs enables up to 63% energy consumption reduction and 25% performance improvement during the collector phase, which means, in terms of JVM execution, a global reduction of 29% and 17% for energy and cycles, respectively.
   Overall, this work outlines that the key for an efficient low-power implementation of Java Virtual Machines for high-performance embedded systems is the synergy between the GC choice, the memory architecture tuning, and the inclusion of power management schemes controlled by the JVM, exploiting knowledge of the GC behavior. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Manuel Velasco, Jose; Atienza, David; Olcoz, Katzalin] DACYA Complutense Univ Madrid UCM, Madrid 28040, Spain.
   [Atienza, David] EPFL STI IEL ESL, Embedded Syst Lab EPFL, CH-1015 Lausanne, Switzerland.
C3 Complutense University of Madrid
RP Velasco, JM (corresponding author), DACYA Complutense Univ Madrid UCM, Avda Complutense S-N, Madrid 28040, Spain.
EM mvelascc@fis.ucm.es; david.atienza@epfl.ch; katzalin@dacya.ucm.es
RI Olcoz, Katzalin/S-3105-2019; Alonso, David Atienza/F-3964-2011; Velasco,
   Jose Manuel/K-7649-2017
OI Alonso, David Atienza/0000-0001-9536-4947; OLCOZ,
   KATZALIN/0000-0002-1821-124X; Velasco, Jose Manuel/0000-0001-5993-2521
FU Spanish Government [TIN2008-00508, CSD00C-07-20811]; Swiss NSF
   [200021-127282]; Swiss National Science Foundation (SNF) [200021_127282]
   Funding Source: Swiss National Science Foundation (SNF)
FX This work is partially supported by the Spanish Government Research
   Grants TIN2008-00508, CSD00C-07-20811 and the Swiss NSF Grant No.
   200021-127282.
CR [Anonymous], 2005, KAFF CLEAN ROOM IMPL
   [Anonymous], 2004, P JOINT INT C MEAS M
   [Anonymous], SUIT BROK PNG IM
   [Anonymous], 2004, JAMV COMP JAV VIRT M
   [Anonymous], 2005, KISSM JAV VIRT MACH
   [Anonymous], JAV ENCR EX
   Badea C, 2008, LCTES'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P23, DOI 10.1145/1379023.1375661
   Bouncycastle, BOUNC CASTL CRYPT AP
   CHEN G, 2002, ACM T EMBED COMPUT S, V1, P27, DOI DOI 10.1145/581888.581892
   [D. T. U. of Massachusetts Amherst University of Texas], 2004, DYN SIMPL SCAL
   Eeckhout L., 2003, P ACM C OBJ OR PROGR
   Flu S., 2006, P VEE 2006 OTT ONT C
   Griffin P, 2005, ACM SIGPLAN NOTICES, V40, P230, DOI 10.1145/1070891.1065943
   IBM, THEJ
   Janapsatya A, 2006, ASIA S PACIF DES AUT, P612, DOI 10.1109/ASPDAC.2006.1594753
   Jones R., 2000, Garbage Collection: Algorithms for Automatic Dynamic Memory Management
   Kandemir M, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P7, DOI 10.1109/ISSS.2001.957905
   Kegel D., 2004, BUILDING TESTING GCC
   Kim S., 2004, IEE P COMP DIG TECHN
   M. technologies Inc, SYST POW CALC
   Velasco JM, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P3
   Nguyen N., 2007, P 2007 INT C COMP AR
   Project-Gutenberg, DON QUIX MIG CERV SA
   S.M. Inc, 2003, SOURC JAV TECHN
   Schaik W., OFFICIAL TEST SUITE
   SPEC, 1999, SPECJVM98 DOC
   Sweeney P.F., 2004, USENIX 3 VIRT MACH R
   Takahashi D., 2001, JAV CHIPS MAK COM
   Thoziyoor S, 2008, CONF PROC INT SYMP C, P51, DOI 10.1109/ISCA.2008.16
   Vandette B., DEPL JAV PLATF STAND
   Verma M, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P104
NR 31
TC 1
Z9 2
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2012
VL 58
IS 2
BP 61
EP 72
DI 10.1016/j.sysarc.2011.11.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 932FM
UT WOS:000303275800001
OA Green Published
DA 2024-07-18
ER

PT J
AU Kim, HC
   Choi, YH
   Lee, DH
AF Kim, Hyoung Chun
   Choi, Young Han
   Lee, Dong Hoon
TI Efficient file fuzz testing using automated analysis of binary file
   format
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Software testing; Fuzzing; Security testing
AB Fuzz testing is regarded as the most useful technique in finding serious security holes in a software system. It inserts unexpected data into the input of the software system and finds the system's bugs or errors. However, one of the disadvantages that fuzz testing executed using binary files has is that it requires a large number of fault-inserted files to cover every test case, which could be up to 2(8xFILESIZE) files. In order to overcome this drawback, we propose a novel algorithm that efficiently reduces the number of fault-inserted files, yet still maintain the maximum test case coverage. The proposed approach enables the automatic analysis of fields of binary files by tracking and analyzing stack frames, assembly codes, and registers as the software system parses the files. We evaluate the efficacy of the new method by implementing a practical tool, the Binary File Analyzer and Fault Injector (BFAFI), which traces the program execution and analyzes the fields in binary file format Our experiments demonstrate that the BFAFI reduced the total number of fault-inserted files with maximum test case coverage as well as detected approximately 14 times more exceptions than did the general fuzzer. Also, the BFAFI found 11 causes of exceptions; five of them were found only by BFAFI. Ten of the 11 causes of exceptions that we found were generated by a graphic rendering engine (GDI32.d11): the other was generated by the system library (kerne132.d11.) in Windows XP SP2. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Lee, Dong Hoon] Korea Univ, Grad Sch Informat Management & Secur, Seoul 136701, South Korea.
   [Kim, Hyoung Chun; Choi, Young Han] Attached Inst Elect & Telecommun Res Inst ETRI, Taejon 305600, South Korea.
C3 Korea University; Electronics & Telecommunications Research Institute -
   Korea (ETRI)
RP Lee, DH (corresponding author), Korea Univ, Grad Sch Informat Management & Secur, Seoul 136701, South Korea.
EM khche@ensec.re.kr; yhch@ensec.re.kr; donghlee@korea.ac.kr
CR AITEL D, 2002, ADVANTAGE BLOCK BASE
   [Anonymous], 2011, About Debugging Tools for Windows"
   [Anonymous], 2008, Fuzzing for Software Security
   CABALLERO J, 2007, 14 ACM C COMP COMM S
   CABALLERO J, 2009, BIDIRECTIONAL PROTOC
   Comparetti PM, 2009, P IEEE S SECUR PRIV, P110, DOI 10.1109/SP.2009.14
   Cui W., 2008, 15 ACM C COMP COMM S
   Cui Weidong, 2007, P 16 USENIX SEC S
   *FILEXT, FIL EXT SOURC
   Forrester Justin E, 2000, 4 USENIX WIND SYST S
   Intel Corporation, 2005, IA 32 INT ARCH OPT R
   Koopman P, 1997, SYM REL DIST SYST, P72, DOI 10.1109/RELDIS.1997.632800
   Lin Z, 2008, 15 S NETW DISTR SYST
   *MICR CORP, 2009, WIND MET FORM SPEC
   MILLER BP, 1990, COMMUN ACM, V33, P32, DOI 10.1145/96267.96279
   MILLER BP, 2006, INT S SOFTW TEST AN
   Oehlert P, 2005, IEEE SECUR PRIV, V3, P58, DOI 10.1109/MSP.2005.55
   PETZOLD C, 1998, PROGRAMMING WINDOWS, P1097
   SCHMID M, 1999, 6 INT C TEST COMP SO
   Sutton M., 2005, ART FILE FORMAT FUZZ
   Sutton M., 2007, Fuzzing: brute force vulnerability discovery
   VANWYK KR, 2007, 19 ANN 1 C
   Voas J.M., 1998, SOFTWARE FAULT INJEC
   VUAGNOUS M, 2005, 22 CHAOS COMM C
   WONDRACEK G, 2008, 15 S NETW DISTR SYST
NR 25
TC 18
Z9 21
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2011
VL 57
IS 3
SI SI
BP 259
EP 268
DI 10.1016/j.sysarc.2010.03.002
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752PP
UT WOS:000289705000004
DA 2024-07-18
ER

PT J
AU Castillo-Atoche, A
   Torres-Roman, D
   Shkvarko, Y
AF Castillo-Atoche, A.
   Torres-Roman, D.
   Shkvarko, Y.
TI Towards real time implementation of reconstructive signal processing
   algorithms using systolic arrays coprocessors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Systolic arrays; Hardware/Software co-design; FPGA
AB Reconstructive signal processing algorithms encompass a broad spectrum of computational methods. Fortunately, most of the methods fall into the classes of the matrix algebraic calculations, convolution, or transform type algorithms. These algorithms possess common properties such as regularity, locality and recursiveness. Considering such general class of reconstructive signal processing (SP) techniques, in this paper we propose a new Hardware/Software (HW/SW) co-design paradigm for the implementation of reconstructive SP algorithms via efficient systolic arrays integrated as digital SP coprocessors units. In particular, the selected matrix-matrix and matrix-vector multiplication algorithms are implemented in a systolic computing fashion that meets the real time SP system requirements when employing the developed Hardware/Software Co-Design method oriented at the use of a Xilinx Field Programmable Gate Array (FPGA) XC4VSX35-10ff668. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Castillo-Atoche, A.] Univ Autonoma Yucatan, Merida, Yuc, Mexico.
   [Castillo-Atoche, A.; Torres-Roman, D.; Shkvarko, Y.] CINVESTAV, Ctr Invest Estudios Avanzados IPN, Guadalajara, Jalisco, Mexico.
C3 Universidad Autonoma de Yucatan; CINVESTAV - Centro de Investigacion y
   de Estudios Avanzados del Instituto Politecnico Nacional
RP Castillo-Atoche, A (corresponding author), Univ Autonoma Yucatan, Av Ind No Contaminates S-N, Merida, Yuc, Mexico.
EM acastill@uady.mx; dtorres@gdl.cinvestav.mx; shkvarko@gdl.cinvestav.mx
OI Castillo Atoche, Alejandro/0000-0002-0956-5994
CR [Anonymous], FIX POINT TOOLB US G
   [Anonymous], DIGITAL SIGNAL PROCE
   [Anonymous], 1998, MANUAL REMOTE SENSIN
   [Anonymous], 2008, Virtex-4 FPGA User Guide
   CASTILLO A, 2009, INT J REAL TIME IMAG, P261, DOI DOI 10.1007/S11554-009-0115-3
   Atoche AC, 2010, EURASIP J ADV SIG PR, DOI 10.1155/2010/254040
   *IBM MICR DIV, 2001, CHIP PER BUS ARCH SP
   Kung H. T., 1979, SPARSE MATRIX P, V1, P256, DOI DOI 10.1109/LED.2012.2210856
   Kung S. Y., 1988, VLSI array processors
   Lee JB, 2003, ICEMS 2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES AND SYSTEMS, VOLS 1 AND 2, P491, DOI 10.1145/1119772.1119873
   LO SC, 1988, IEEE INT C AC SPEECH, V4, P2033
   Mencer O, 1998, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P167, DOI 10.1109/FPGA.1998.707894
   Milovanovic IZ, 2006, MATH COMPUT MODEL, V43, P612, DOI 10.1016/j.mcm.2005.11.009
   MOLDOVAN DI, 1983, P IEEE, V71, P113, DOI 10.1109/PROC.1983.12532
   Navabi Z., 2006, EMBEDDED CORE DESIGN
   Pan JX, 2006, INT J BIOMED IMAGING, V2006, DOI 10.1155/IJBI/2006/10398
   Ponomaryov VI, 2007, J REAL-TIME IMAGE PR, V1, P173, DOI 10.1007/s11554-007-0021-5
   Shkvarko Yuriy, 2008, International Journal of Navigation and Observation, DOI 10.1155/2008/810816
   SHKVARKO Y, 2005, P 17 INT ASS MATH CO, P55
   Shkvarko YV, 2004, IEEE T GEOSCI REMOTE, V42, P923, DOI 10.1109/TGRS.2003.823281
   Wehner D. R, 1994, High-Resolution Radar, V2nd
   ZHUO L, 2004, PARALLEL DISTRIBUTED, P328
   Zicari P, 2008, MICROPROCESS MICROSY, V32, P53, DOI 10.1016/j.micpro.2007.05.002
NR 23
TC 10
Z9 10
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2010
VL 56
IS 8
SI SI
BP 327
EP 339
DI 10.1016/j.sysarc.2010.05.004
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 642NQ
UT WOS:000281222300004
DA 2024-07-18
ER

PT J
AU Lim, D
   Chang, NS
   Ji, SY
   Kim, CH
   Lee, S
   Park, YH
AF Lim, Daesung
   Chang, Nam Su
   Ji, Sung Yeon
   Kim, Chang Han
   Lee, Sangjin
   Park, Young-Ho
TI An efficient signed digit montgomery multiplication for RSA
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Montgomery multiplication; Signed digit adder; Signed digit number
   representation
ID REDUNDANT; ALGORITHM
AB In this paper we present an efficient Montgomery multiplier using the signed digit number representation suitable for modular exponentiation, which is the main operation of RSA. The multiplier consists of one level of signed digit adder plus multiplexer through a precomputation. We design the multiplier with the improved signed digit adder using SAMSUNG STD 130 0.18 mu m 1.8 V CMOS Standard Cell Library and compare to multipliers with other previous adders. The proposed modular multiplier can be applied to public key cryptosystems based on integer arithmetic such as RSA, DSA or ECC. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Kim, Chang Han] Semyeong Univ, Dept Informat & Secur, Jechon, South Korea.
   [Lim, Daesung; Chang, Nam Su; Ji, Sung Yeon; Lee, Sangjin] Korea Univ, CIST, Seoul, South Korea.
   [Park, Young-Ho] Sejong Cyber Univ, Dept Informat Secur Syst, Seoul, South Korea.
C3 Semyung University; Korea University
RP Kim, CH (corresponding author), Semyeong Univ, Dept Informat & Secur, Jechon, South Korea.
EM daesung.lim@samsung.com; ns-chang@korea.ac.kr;
   jisy0522@cist.korea.ac.kr; chkim@semyung.ac.kr; sangjin@korea.ac.kr;
   youngho@cybersejong.ac.kr
OI Park, Young-Ho/0000-0003-2253-492X
FU Second Brain Korea 21 Project; Korea Science and Engineering Foundation
   in Ministry of Science and Technology [R01-2005-000-11261-0]
FX This work was supported by the Second Brain Korea 21 Project.; This work
   was supported by Grant No. R01-2005-000-11261-0 from Korea Science and
   Engineering Foundation in Ministry of Science and Technology.
CR Avizienis A., 1961, IRE T ELECT COMPUT, VEC-10, P389
   BLAKLEY GR, 1983, IEEE T COMPUT, V32, P497, DOI 10.1109/TC.1983.1676262
   BRICKELL EF, 1982, P CRYPTO 82, P51
   CILARDO A, 2004, IEEE P DATE 04, V3, P206
   Edamatsu H., 1988, 1988 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. 31st ISSCC. First Edition, P152
   HONG JW, THESIS GRAD SCH YONS
   Koc CK, 1996, IEEE MICRO, V16, P26, DOI 10.1109/40.502403
   Kuninobu S., 1987, Proceedings of the 8th Symposium on Computer Arithmetic (Cat. No.87CH2419-0), P80, DOI 10.1109/ARITH.1987.6158706
   KUNINOBU S, 1993, IEICE T ELECTRON, VE76C, P436
   KWON TW, 2001, IEEE INT S CIRC SYST, V4, P650
   LINDSTROM A, 2003, 0311 CHALM U TECHN D
   Makino H, 1996, IEEE J SOLID-ST CIRC, V31, P773, DOI 10.1109/4.509863
   MANOCHEHRI K, 2004, ITCC 2005, P598
   McIvor C, 2003, CONF REC ASILOMAR C, P379
   MONTGOMERY PL, 1985, MATH COMPUT, V44, P519, DOI 10.1090/S0025-5718-1985-0777282-X
   PHATAK DS, 1994, IEEE T COMPUT, V43, P880, DOI 10.1109/12.295850
   RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI [10.1145/359340.359342, 10.1145/357980.358017]
   TAKAGI N, 1985, IEEE T COMPUT, V34, P789, DOI 10.1109/TC.1985.1676634
   TONOMURA M, 1994, HIGH SPEED DIGITAL C, P39
   Walter CD, 1999, ELECTRON LETT, V35, P1831, DOI 10.1049/el:19991230
NR 20
TC 6
Z9 7
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL-SEP
PY 2009
VL 55
IS 7-9
BP 355
EP 362
DI 10.1016/j.sysarc.2009.04.001
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 513XZ
UT WOS:000271358800001
DA 2024-07-18
ER

PT J
AU Castro, F
   Chaver, D
   Pinuel, L
   Prieto, M
   Tirado, F
AF Castro, F.
   Chaver, D.
   Pinuel, L.
   Prieto, M.
   Tirado, F.
TI Using age registers for a simple load-store queue filtering
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE LSQ; Age registers; Age-based Filtering; Energy-efficiency
AB One of the main challenges of modern processor design is the implementation of a scalable and efficient mechanism to detect memory access order violations as a result of out-of-order execution. Traditional age-ordered associative load and store queues are complex, inefficient. and power-hungry. In this paper, we introduce two new LSQ filtering mechanisms with different design tradeoffs, but both explicitly rely on timing information as a primary instrument to rule out dependence violation and enforce memory dependences. Our timing-centric design operates at a fraction of the energy cost of an associative LQ and SQ with no performance degradation. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Castro, F.; Pinuel, L.; Prieto, M.] Univ Complutense Madrid, ArTeCS Grp, Dept Comp Architecture, E-28040 Madrid, Spain.
C3 Complutense University of Madrid
RP Castro, F (corresponding author), Univ Complutense Madrid, ArTeCS Grp, Dept Comp Architecture, E-28040 Madrid, Spain.
EM fcastror@fis.ucm.es
RI Castro, Fernando/G-8704-2015; Prieto-Matias, Manuel/K-8325-2012; Castro,
   Fernando/JBR-8028-2023; TIRADO, FRANCISCO/P-8201-2014
OI Castro, Fernando/0000-0002-2773-3023; Prieto-Matias,
   Manuel/0000-0003-0687-3737; TIRADO, FRANCISCO/0000-0003-0974-2687
CR Baugh L, 2006, IBM J RES DEV, V50, P287, DOI 10.1147/rd.502.0287
   BLOOM BH, 1970, COMMUN ACM, V13, P422, DOI 10.1145/362686.362692
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Burger D, 1997, 1342 U WISC MAD COMP
   CASTRO F, 2005, C DES CIRC INT SYST
   CASTRO F, 2006, INT S MICR ORL FLOR
   CASTRO F, 2005, INT C COMP DES SAN J
   CASTRO F, 2005, INT WORKSH POW TIM M
   CASTRO F, 2006, C DES CIRC INT SYST
   Castro F, 2006, J LOW POWER ELECTRON, V2, P27, DOI 10.1166/jolpe.2006.004
   Chrysos GZ, 1998, CONF PROC INT SYMP C, P142, DOI 10.1109/ISCA.1998.694770
   *COMP COMP CORP, 2000, DS00278TE COMP COMP
   GARG A, 2006, INT S LOW POW EL DES
   Huang R, 2006, INT S HIGH PERF COMP, P248, DOI 10.1109/HPCA.2006.1598133
   Muth R, 2001, SOFTWARE PRACT EXPER, V31, P67, DOI 10.1002/1097-024X(200101)31:1<67::AID-SPE357>3.0.CO;2-A
   Park I, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P411
   Sethumadhavan S, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P399
   SHA T, 2005, INT S MICR BARC SPAI
   SHERWOOD T, 2002, INT C ARCH SUPP PROG, P45
   Tendler JM, 2002, IBM J RES DEV, V46, P5, DOI 10.1147/rd.461.0005
NR 20
TC 1
Z9 1
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2009
VL 55
IS 2
BP 79
EP 89
DI 10.1016/j.sysarc.2008.09.005
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 419QO
UT WOS:000264234500001
DA 2024-07-18
ER

PT J
AU Akkas, A
AF Akkas, Ahmet
TI Dual-mode floating-point adder architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Quadruple precision; Double precision; Single precision; Adder;
   Floating-point; Computer arithmetic; Dual-mode; Hardware designs
ID DESIGN; UNIT
AB Most modern microprocessors provide multiple identical functional Units to increase performance. This paper presents dual-mode floating-point adder architectures that support one higher precision addition and two parallel lower precision additions. A double precision floating-point adder implemented with the improved single-path algorithm is modified to design a dual-mode double precision floating-point adder that supports both one double precision addition and two parallel single precision additions. A similar technique is used to design a dual-mode quadruple precision floating-point adder that implements the two-path algorithm. The dual-mode quadruple precision floating-point adder supports one quadruple precision and two parallel double precision additions. To estimate area and worst-case delay, double, quadruple, dual-mode double, and dual-mode quadruple precision floating-point adders are implemented in VHDL Using the improved single-path and the two-path floating-point addition algorithms. The correctness of all the designs is tested and verified through extensive Simulation. Synthesis results show that dual-mode double and dual-Mode quadruple precision adders designed with the improved single-path algorithm require roughly 26% more area and 10% more delay than double and quadruple precision adders designed with the same algorithm. Synthesis results obtained for adders designed with the two-path algorithm show that dual-mode double and dual-mode quadruple precision adders requires 33% and 35% more area and 13% and 18% more delay than double and quadruple precision adders, respectively. (c) 2008 Elsevier B.V. All rights reserved.
C1 Univ Wisconsin, Madison, WI 53706 USA.
C3 University of Wisconsin System; University of Wisconsin Madison
RP Akkas, A (corresponding author), Univ Wisconsin, Madison, WI 53706 USA.
EM ahakkas@gmail.com
FU Scientific and Technical Research Council of Turkey (TUBITAK) [104E177]
FX This work was done when the author was with Koc; University. Istanbul,
   Turkey and was supported by the Scientific and Technical Research
   Council of Turkey (TUBITAK) under project number 104E177.
CR Agarwal V, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P248, DOI [10.1109/ISCA.2000.854395, 10.1145/342001.339691]
   Akkas A, 2004, NUMER ALGORITHMS, V37, P13, DOI 10.1023/B:NUMA.0000049454.47893.3c
   AKKAS A, 2006, 9 EUR C DIG SYST DES, P211
   AKKAS A, 2001, THESIS LEHIGH U
   Akkas A, 2006, J SYST ARCHITECT, V52, P549, DOI 10.1016/j.sysarc.2006.03.002
   Amaricai A, 2007, IEEE INT SYMP DESIGN, P223
   *AMD, 2007, AMD64, V4
   *ANSI IEEE, 1985, 7541985 ANSIIEEE
   Beaumont-Smith A, 1999, P S COMP ARITHM, P35, DOI 10.1109/ARITH.1999.762826
   Bossen DC, 2002, IEEE MICRO, V22, P16, DOI 10.1109/MM.2002.997876
   Bruguera Javier, 2000, Technical Report
   Burgess N, 1998, P SOC PHOTO-OPT INS, V3461, P567, DOI 10.1117/12.325715
   Chin HS, 2001, ISIE 2001: IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS PROCEEDINGS, VOLS I-III, P508, DOI 10.1109/ISIE.2001.931844
   CHINNERY D, 2003, CLOSING GAP ASIC CUS
   Ercegovac M. D., 2004, DIGITAL ARITHMETIC
   Even G, 2000, INTEGRATION, V29, P167, DOI 10.1016/S0167-9260(00)00006-7
   FARMWALD M, 1981, THESIS STANFORD U
   He Y, 2001, J SUPERCOMPUT, V18, P259, DOI 10.1023/A:1008153532043
   Hida Y, 2001, P S COMP ARITHM, P155, DOI 10.1109/ARITH.2001.930115
   Howell G., 1995, Proceedings of Neural, Parallel and Scientific Computations. Vol.1. Proceedings of the First International Conference, P219
   Hsu S, 2002, INT SYMP MICROARCH, P161, DOI 10.1109/MICRO.2002.1176247
   Huang DY, 1999, ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, P544, DOI 10.1109/ISCAS.1999.778903
   *IEEE, 2005, DRAFT IEEE STAND FLO
   Seven AI, 2006, CONF REC ASILOMAR C, P1697, DOI 10.1109/ACSSC.2006.355050
   KLIMOVITSKI A, 2001, INTEL DEV UPDATE MAG, P1
   Lutz D. R., 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers (IEEE Cat. No.04CH37592), P1879
   Lutz DR, 2003, CONF REC ASILOMAR C, P355
   Naini A, 2001, P S COMP ARITHM, P173, DOI 10.1109/ARITH.2001.930117
   Nielsen AM, 2000, IEEE T COMPUT, V49, P33, DOI 10.1109/12.822562
   OBERMAN S, 1996, THESIS STANFORD U
   Oberman SF, 1997, P S COMP ARITHM, P156, DOI 10.1109/ARITH.1997.614891
   Oklobdzija V. G., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P124, DOI 10.1109/92.273153
   Schwarz EM, 1999, P S COMP ARITHM, P258, DOI 10.1109/ARITH.1999.762852
   Seidel PM, 2004, IEEE T COMPUT, V53, P97, DOI 10.1109/TC.2004.1261822
   Servetti A, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS, P249
   Suzuki H, 1996, IEEE J SOLID-ST CIRC, V31, P1157, DOI 10.1109/4.508263
   Suzuoki M, 1999, IEEE J SOLID-ST CIRC, V34, P1608, DOI 10.1109/4.799870
   TAIWO O, 1995, COMPUT CHEM ENG, V19, P303, DOI 10.1016/0098-1354(94)00055-S
   Takahashi O, 2000, IEEE J SOLID-ST CIRC, V35, P1673, DOI 10.1109/4.881214
   TIAN X, 2007, INTEL TECHNOLOGY J, V11, P263
   Tyler J, 1999, IEEE IPCCC, P437, DOI 10.1109/PCCC.1999.749469
   WANG YU, 1992, IEEE COMPUT GRAPH, V12, P96, DOI 10.1109/38.156019
NR 42
TC 20
Z9 21
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2008
VL 54
IS 12
BP 1129
EP 1142
DI 10.1016/j.sysarc.2008.05.004
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 378FQ
UT WOS:000261307000006
DA 2024-07-18
ER

PT J
AU Brunelli, C
   Campi, F
   Mucci, C
   Rossi, D
   Ahonen, T
   Kylliäinen, J
   Garzia, F
   Nurmi, J
AF Brunelli, Claudio
   Campi, Fabio
   Mucci, Claudio
   Rossi, Davide
   Ahonen, Tapani
   Kylliainen, Jun
   Garzia, Fabio
   Nurmi, Jari
TI Design space exploration of an open-source, IP-reusable, scalable
   floating-point engine for embedded applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Floating-point; FPU; Coprocessor; VHDL; Embedded
AB This paper describes ail open-source and highly scalable floating-point Unit (FPU) for embedded systems. Our FPU is fast and efficient, due to the high parallelism of its architecture: the functional Units inside the datapath can operate in parallel and independently from each other. A comparison between different versions of the FPU has been made to highlight how performance scales accordingly. Logic synthesis results Show that our FPU requires 105 Kgates and runs at 400 MHz on a low-power 90 not std-cells low-power technology, and requires 20 K Logic Elements running at 67 MHz of an Altera Stratix FPGA. The proposed FPU is supported by a software too[ suite Which compiles programs Written using the C/C++ language. A set of DSP and 3D graphics algorithms have been benchmarked, showing that using our FPU the amount of clock cycles required to perform each algorithm is one order of magnitude smaller than what is required by its corresponding software implementation. (c) 2008 Published by Elsevier B.V.
C1 [Brunelli, Claudio; Ahonen, Tapani; Kylliainen, Jun; Garzia, Fabio; Nurmi, Jari] Tampere Univ Technol, Dept Comp Syst, FIN-33101 Tampere, Finland.
   [Campi, Fabio; Mucci, Claudio; Rossi, Davide] Univ Bologna, ARCES Labs, I-40136 Bologna, Italy.
C3 Tampere University; University of Bologna
RP Brunelli, C (corresponding author), Tampere Univ Technol, Dept Comp Syst, POB 553, FIN-33101 Tampere, Finland.
EM claudio.brunelli@tut.fi; fcampi@deis.unibo.it; cmucci@deis.unibo.it;
   drossi@deis.unibo.it; tapani.ahonen@tut.fi; juha.p.kylliainen@tut.fi;
   fabio.garzia@tut.fi; jari.nurmi@tut.fi
RI Nurmi, Jari/A-1839-2008
OI Nurmi, Jari/0000-0003-2169-4606; Ahonen, Tapani/0000-0003-0304-8790;
   ROSSI, DAVIDE/0000-0002-0651-5393
FU Nokia Foundation
FX This work has been partially Supported by Nokia Foundation, which is
   gratefully acknowledged.
CR Ahonen T., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P606
   *AMBA, AMBA BUS STAND
   *ARCES LAB, XIRISC PROC RES PROJ
   Becker J, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1120
   Becker J, 2000, P IEEE RAP SYST PROT, P160, DOI 10.1109/IWRSP.2000.855216
   Bolado M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1014, DOI 10.1109/DATE.2004.1269026
   Brunelli C, 2005, 2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P29, DOI 10.1109/ISSOC.2005.1595636
   CLARKE P, 2001, EETIMES         0102
   Combaz J, 2005, DES AUT TEST EUROPE, P1038, DOI 10.1109/DATE.2005.155
   Davidson S, 2004, IEEE DES TEST COMPUT, V21, P456, DOI 10.1109/MDT.2004.68
   DEHON A, 1996, P 4 CAN WORKSH FIELD
   *GNU GCC, GNU GCC COMP
   *I DIG COMP SYST, 2005, COFFEETM RISC COR
   Jeong CH, 2000, PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, P327
   JEONG CH, 1999, COST PERFORMANCE TRA, P104
   Kavvadias N, 2005, DES AUT TEST EUROPE, P1060, DOI 10.1109/DATE.2005.171
   KHATIB J, INTRO OP SOURC HARDW
   Kiatisevi P, 2005, IEEE INT SYMP CIRC S, P2935, DOI 10.1109/ISCAS.2005.1465242
   Kylliäinen J, 2003, INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P17, DOI 10.1109/ISSOC.2003.1267707
   LEIBSON S, 2004, PORTABLE DESIGN  FEB
   MARCUS G, 2004, P 5 IEEE INT C DEV C, V1, P319
   Rowen C., 2004, ENG COMPLEX SOC
   Singh A, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P585, DOI 10.1109/ICVD.2003.1183197
   *VFP9, FLOAT POINT UN ARM
   DFPAU FLOATINGPOINT
   QXFP FLOXINGPOINT FU
   SUN OFFERS OPEN SOUR
   DSP COMPILER PROCESS
NR 28
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2008
VL 54
IS 12
BP 1143
EP 1154
DI 10.1016/j.sysarc.2008.05.005
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 378FQ
UT WOS:000261307000007
DA 2024-07-18
ER

PT J
AU Coronato, A
   De Pietro, G
   Gallo, L
AF Coronato, Antonio
   De Pietro, Giuseppe
   Gallo, Luigi
TI An agent based platform for task distribution in virtual environments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 15th Euromicro International Conference on Parallel, Distributed and
   Network-Based Processing
CY FEB 07-09, 2007
CL Naples, ITALY
SP ICAR, Facolta Sci Mat Fis Nat, AMD, ST Microelectronics
DE multi-agent system; task distribution and execution; context-aware
   middleware
AB This paper focuses on automatic mechanisms for task distribution and execution in virtual and mobile environments. In particular, the goal is the implementation of Utility Computing services that enable users to submit their source code and to have their applications executed without concerning about resource allocation, task distribution, and load-balancing.
   The proposed solution consists in a distributed agent-based software infrastructure that grants a high level of transparency from the user point of view. As a matter of fact, accordingly with the Utility Computing model, the user has just to submit its tasks and their input parameters: after that, the software infrastructure takes care of (1) encapsulating tasks in mobile agents; (2) distributing them in the virtual environment; (3) launching and controlling execution; (4) picking up results; and (5) handling computing stations.
   Finally, it is important to note that the infrastructure is able to integrate both fixed and mobile hardware resources to build a community of computing stations for task executions. As a consequence, such an infrastructure can get useful computing power even from stations (mobile devices) that have always been neglected by classic task execution platforms. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Coronato, Antonio; De Pietro, Giuseppe; Gallo, Luigi] ICAR CNR, I-80131 Naples, Italy.
   [Gallo, Luigi] Univ Naples Parthenope, I-80133 Naples, Italy.
C3 Consiglio Nazionale delle Ricerche (CNR); Istituto di Calcolo e Reti ad
   Alte Prestazioni (ICAR-CNR); Parthenope University Naples
RP Coronato, A (corresponding author), ICAR CNR, Via Castellino 111, I-80131 Naples, Italy.
EM coronato.a@na.icar.cnr.it; depietro.g@na.icar.cnr.it;
   luigi.gallo@uniparthenope.it
RI Coronato, Antonio/B-5235-2015; Coronato, Antonio/D-3445-2012; Coronato,
   Antonio/R-6386-2016; Gallo, Luigi/A-2924-2012; De Pietro,
   Giuseppe/AAZ-1151-2020; de pietro, giuseppe/K-3074-2012; de pietro,
   giuseppe/L-6139-2019
OI Coronato, Antonio/0000-0001-8177-032X; Coronato,
   Antonio/0000-0001-8177-032X; Gallo, Luigi/0000-0002-1281-404X; de
   pietro, giuseppe/0000-0002-4675-5957
CR [Anonymous], 1999, GRID BLUEPRINT NEW C
   AVERSA R, 2006, J GRID COMPUTING
   BELLIFEMMINE F, 1999, JADE FIPA COMPL AG F
   CIAMPI M, 2006, MIDDLEWARE SERVICES
   CLARKE B, 2002, INT PAR DISTR PROC S
   CORONATO A, 2007, 2 INT C ADV GRID PER
   DAVES N, 2004, IEEE PERVASIVE COMPU
   HINGNE V, 2003, INT PAR DISTR PROC S
   LI Z, 2005, MULTIAGENT GRID SYST
   MCKNIGHT LW, 2004, WIRELESS GRIDS IEEE
   SAHA D, 2003, IEEE COMPUTER
   TIANFIELD H, 2005, MULTIAGENT GRID SYST
   YEO CS, HDB COMPUTER NETWORK
   2004, IBM SYSTEM J, V43
NR 14
TC 10
Z9 10
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2008
VL 54
IS 9
BP 877
EP 882
DI 10.1016/j.sysarc.2008.01.011
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 347GO
UT WOS:000259128800006
DA 2024-07-18
ER

PT J
AU Barney, S
   Aururn, A
   Wohlin, C
AF Barney, Sebastian
   Aururn, Aybueke
   Wohlin, Claes
TI A product management challenge: Creating software product value through
   requirements selection
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 32nd EUROMICRO Conference on Software Engineering and Advanced
   Applications
CY AUG 29-SEP 01, 2006
CL Cavtat, CROATIA
SP Univ Zagreb, Fac Elect Engn & Comp, Univ Linz, Johannes Kepler, Malardalen Univ
DE value-based requirements engineering; product value; business value;
   project value; customer's perceived value; software release;
   requirements prioritization
ID STAKEHOLDER MANAGEMENT
AB It is important for a software company to maximize value creation for a given investment. The purpose of requirements engineering activities is to add business value that is accounted for in terms of return on investment of a software product. This paper provides insight into the release planning processes used in the software industry to create software product value, by presenting three case studies. It examines how IT professionals perceive value creation through requirements engineering and how the release planning process is conducted to create software product value. It also presents to what degree the major stakeholders' perspectives are represented in the decision-making process. Our findings show that the client and market base of the software product represents the most influential group in the decision to implement specific requirements. This is reflected both in terms of deciding the processes followed and the decision-making criteria applied when selecting requirements for the product. Furthermore, the management of software product value is dependant on the context in which the product exists. Factors, such as the maturity of the product, the marketplace in which it exists, and the development tools and methods available, influence the criteria that decide whether a requirement is included in a specific project or release. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Barney, Sebastian; Aururn, Aybueke] Univ New S Wales, Sch Informat Syst Technol & Management, Sydney, NSW 2052, Australia.
   [Barney, Sebastian; Wohlin, Claes] Blekinge Inst Technol, Sch Engn, SE-37225 Ronneby, Sweden.
C3 University of New South Wales Sydney; Blekinge Institute Technology
RP Aururn, A (corresponding author), Univ New S Wales, Sch Informat Syst Technol & Management, Sydney, NSW 2052, Australia.
EM sebastian.barney@bth.se; aybuke@unsw.edu.au; claes.wohlin@bth.se
OI Wohlin, Claes/0000-0003-0460-5253; Aurum, Aybuke/0000-0003-2416-4555
CR ALWIS D, 2003, 25 INT C INF TECHN I, P411
   Anderson J.C., 1998, Harvard Business Review (Nov.-Dec.)
   [Anonymous], P 4 INT C XP AG METH
   [Anonymous], 1 INT C SOFTW PROD L
   [Anonymous], WORKSH REQ ENG DEC S
   AURUM A, 2006, J SOFTWARE ENG KNOWL, V16, P1
   Aurum A, 2007, LECT NOTES COMPUT SC, V4542, P109
   BARNEY S, 2006, P 32 EUROMICRO C SOF
   Berman SL, 1999, ACAD MANAGE J, V42, P488, DOI 10.5465/256972
   Berry M., 2005, VALUE BASED SOFTWARE
   Biffl S., 2005, Value-Based Software Engineering
   BOEHM B, 2005, VALUE BASED SOFTWARE
   Boehm B.W., 2000, International Conference on Software Engineering. Proceedings of the Conference on The Future of Software Engineering, P319
   BULLOCK J, 2000, SOFTWARE TESTING QUA, P56
   Carlshamre P., 2002, Requirements Engineering, V7, P139, DOI 10.1007/s007660200010
   Carlshamre P., 2001, An industrial survey of requirements interdependencies in software product release planning. s.l, P84
   CIMA, 2004, MAX SHAR VAL ACH CLA
   Dahlstedt A.G., 2003, P 9 INT WORKSH REQ E, P71
   Gordijn J., 2003, Requirements Engineering, V8, P114, DOI 10.1007/s00766-003-0169-x
   Greer D, 2004, INFORM SOFTWARE TECH, V46, P243, DOI 10.1016/j.infsof.2003.07.002
   Heinonen K., 2004, Managing Service Quality: An International Journal, V14, P205
   HENNEBERG SC, 2005, P 21 IMP C ROTT
   Hillman AJ, 2001, STRATEGIC MANAGE J, V22, P125, DOI 10.1002/1097-0266(200101)22:2<125::AID-SMJ150>3.0.CO;2-H
   HU G, 2006, 17 AUSTR C INF SYST
   Karlsson J, 1998, INFORM SOFTWARE TECH, V39, P939, DOI 10.1016/S0950-5849(97)00053-0
   KELLER E, 1995, MANUFACTURING SYSTEM, V13, P16
   Kotler P., 1993, Marketing Management, V2, P52
   Leedy P.D., 2005, PRACTICAL RES PLANNI, V8th
   Maurice S., 2005, Value-Based Software Engineering
   Messerschmitt DG, 2004, IEEE SOFTWARE, V21, P62, DOI 10.1109/MS.2004.1293074
   Poladian V., 2003, P 5 INT WORKSH EC DR
   Ruhe G, 2003, 2003 INTERNATIONAL SYMPOSIUM ON EMPIRICAL SOFTWARE ENGINEERING, PROCEEDINGS, P262, DOI 10.1109/ISESE.2003.1237987
   Shaw Mary., 2002, SUPPLEMENTAL P 13 IN, P7
   Storbacka K., 2001, Customer relationship management
   Thorp J., 1998, INFORM PARADOX
   Weinstein A., 1999, DESIGNING DELIVERING
   Wiegers K., 1999, Software Development, V7, P48
   Wohlin C., 2000, EXPT SOFTWARE ENG IN
   Wohlin C., 2005, 4 INT S EMP SOFTW EN
NR 39
TC 63
Z9 67
U1 3
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2008
VL 54
IS 6
BP 576
EP 593
DI 10.1016/j.sysarc.2007.12.004
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 320FS
UT WOS:000257219700004
DA 2024-07-18
ER

PT J
AU Atoofian, E
   Baniasadi, A
AF Atoofian, Ehsan
   Baniasadi, Amirali
TI Using supplier locality in power-aware interconnects and caches in chip
   multiprocessors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE power-aware microarchitectures; chip multiprocessors; interconnect;
   cache
AB Conventional snoopy-based chip multiprocessors take an aggressive approach broadcasting snoop requests to all nodes. In addition each node checks all received requests. This approach reduces the latency of cache to cache transfer misses at the expense of increasing power. In this paper we show that a large portion of interconnect/cache transactions are redundant as many snoop requests miss in the remote nodes.
   We exploit this inefficiency and introduce power optimization techniques for chip multiprocessors. Our optimizations rely on the observation that in a snoopy-based shared memory system the data supplier can be predicted with high accuracy. Our optimizations reduce power by eliminating unnecessary activity at both the requester and the supplier end of snoop requests.
   We reduce power as we (a) avoid broadcasting snoop requests to all processors and (b) avoid tag lookup for all nodes and for all requests arriving. In particular, we use supplier locality and introduce the following two optimizations.
   First, and at the requester end, we introduce speculative selective request (SSR) to reduce power dissipation in the binary tree interconnect. In SSR, we send the request only to the node more likely to have the missing data. We reduce power as we limit access only to the interconnect components between the requestor and the supplier node.
   Second, and at the supplier end, we propose speculative tag lookup (STL) to reduce power dissipation in data caches. We filter those accesses more likely to miss in the L, cache.
   Using shared memory applications, we show that by limiting snoop requests to the speculated nodes we reduce interconnect power by 25% in a four-way multiprocessor. Moreover, we show that speculative tag lookup reduces power in tag arrays by 14.1% in a four-way multiprocessor. Both optimizations come with negligible performance loss and hardware overhead. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Atoofian, Ehsan; Baniasadi, Amirali] Univ Victoria, Dept Elect & Comp Engn, Victoria, BC V8W 3P6, Canada.
C3 University of Victoria
RP Baniasadi, A (corresponding author), Univ Victoria, Dept Elect & Comp Engn, Victoria, BC V8W 3P6, Canada.
EM eatoofian@ece.uvic.ca; amirali@ece.uvic.ca
CR Acacio M.E., 2002, P PACT 11
   ACACIO ME, 2002, P SC2002 NOV
   [Anonymous], INT S COMP ARCH JUN
   [Anonymous], 2001, Tech. Rep. 2001/2
   [Anonymous], INT S MICR
   BJORKMAN M, 1995, P 28 ANN HAW INT C S
   Cantin JF, 2006, IEEE MICRO, V26, P70, DOI 10.1109/MM.2006.8
   CHARLESWORTH A, 2001, P 2001 ACM IEEE C SU
   Culler DavidE., 1999, PARALLEL COMPUTER AR
   EKMAN M, 2002, P ACM INT S LOW POW
   EKMAN M, 2002, P 1 WORKSH DUPL DEC
   Lai AC, 1999, CONF PROC INT SYMP C, P172
   LANDIN A, 1991, P 18 INT S COMP ARCH
   MILO MK, 2003, P ISCA 30, P206
   MOSHOVOS A, 2001, P HPCA 7 JAN
   MUKHERJEE SS, 1998, P ISCA 25 JUN
   NILSSON J, 2003, P 6 IEEE INT S PAR D
   RENAU J, 2005, SESC SIMULATOR   JAN
   Saldanha C., 2003, POWER EFFICIENT CACH
   Steinke RC, 2004, J ACM, V51, P800, DOI 10.1145/1017460.1017464
   YEH TY, 1992, P ISCA 19 MAY
NR 21
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2008
VL 54
IS 5
BP 507
EP 518
DI 10.1016/j.sysarc.2007.09.005
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315FL
UT WOS:000256863400003
DA 2024-07-18
ER

PT J
AU Safaei, F
   Khonsari, A
   Fathy, M
   Ould-Khaoua, M
AF Safaei, F.
   Khonsari, A.
   Fathy, M.
   Ould-Khaoua, M.
TI Pipelined circuit switching: Analysis for the torus with non-uniform
   traffic
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE multicomputers; torus; pipelined circuit switching; adaptive routing;
   virtual channels; message latency; queuing theory; performance analysis
ID INTERCONNECTION NETWORKS; PERFORMANCE ANALYSIS
AB Pipelined circuit switching (PCS) has been suggested as an efficient switching method for supporting interprocessor communication in multicomputer networks due to its ability to preserve both communication performance and fault-tolerant demands in such networks. The torus has been the underlying topology for a number of practical multicomputers. Analytical models of fully adaptive routing have recently been proposed for PCS in the torus under the uniform traffic pattern. However, there has not been any similar analytical model of PCS under the non-uniform traffic pattern, such as that generated by the presence of hot spots in the network. This pap er proposes a new analytical model of PCS in the torus operating under the hot spot traffic pattern. Results from simulation experiments show close agreement with those predicted by the analytical model. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Ould-Khaoua, M.] Univ Glasgow, Dept Comp Sci, Glasgow G12 8QQ, Lanark, Scotland.
   [Safaei, F.; Khonsari, A.] IPM Sch Comp Sci, Tehran, Iran.
   [Khonsari, A.] Univ Tehran, Dept Elect & Comp Engn, Tehran, Iran.
   [Safaei, F.; Fathy, M.] Iran Univ Sci & Technol, Dept Comp Engn, Tehran, Iran.
   [Ould-Khaoua, M.] Sultan Qaboos Univ, Dept Elect & Comp Engn, Al Khoud, Oman.
C3 University of Glasgow; University of Tehran; Iran University Science &
   Technology; Sultan Qaboos University
RP Ould-Khaoua, M (corresponding author), Univ Glasgow, Dept Comp Sci, Glasgow G12 8QQ, Lanark, Scotland.
EM safaei@ipm.ir; ak@ipm.ir; mahfathy@iust.ac.ir; mohamed@dcs.gla.ac.uk
RI Safaei, Farshad/ABE-9091-2020; Khonsari, Ahmad/J-1279-2016
OI Safaei, Farshad/0000-0002-8546-3148; Khonsari, Ahmad/0000-0002-8669-4001
CR AGARWAL A, 1991, IEEE T PARALL DISTR, V2, P398, DOI 10.1109/71.97897
   Allen J. D., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P278, DOI 10.1109/ISCA.1994.288142
   [Anonymous], 1967, An introduction to probability theory and its applications
   Cray Research Inc, CRAY T3E SCAL PAR PR
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   DALLY WJ, 1990, IEEE T COMPUT, V39, P775, DOI 10.1109/12.53599
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   DeHon A., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P266, DOI 10.1109/ISCA.1994.288143
   Duato J, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P300, DOI 10.1109/HPCA.1999.744383
   DUATO J, 1993, IEEE T PARALL DISTR, V4, P1320, DOI 10.1109/71.250114
   Duato J., 2003, Interconnection networks
   GAUGHAN PT, 1995, IEEE T PARALL DISTR, V6, P482, DOI 10.1109/71.382317
   HSU W, 1992, THESIS U ILLINOIS UR
   KESSLER RE, 1993, COMPCON SPRING 93, P176
   Kleinrock L., 1975, Queueing Systems-Volume 1: Theory, V1
   MCKINLEY PK, 1995, IEEE COMPUT, V23, P39
   MIN G, 2003, THESIS GLASGOW U
   Min GY, 2002, J SUPERCOMPUT, V21, P227, DOI 10.1023/A:1014143310001
   Min GY, 2000, INT J HIGH SPEED COM, V11, P111, DOI 10.1142/S0129053300000102
   NOAKES M, 1990, P ADV RES VLSI
   Ould-Khaoua M, 1999, IEEE T COMPUT, V48, P1297, DOI 10.1109/12.817384
   Ould-Khaoua M, 2001, IEEE T PARALL DISTR, V12, P283, DOI 10.1109/71.914770
   PETERSON C, 1991, IEEE MICRO, V11, P26, DOI 10.1109/40.87568
   PFISTER GF, 1985, IEEE T COMPUT, V34, P943, DOI 10.1109/TC.1985.6312198
   SARBAZIAZAD H, 2001, THESIS GLASGOW U
   SEITZ CL, 1985, 5182DF85 CALTECH DEP
NR 26
TC 5
Z9 5
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 97
EP 110
DI 10.1016/j.sysarc.2007.04.004
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400008
DA 2024-07-18
ER

PT J
AU Tse, ESH
   Kogan, Y
AF Tse, Elizabeth Suet Hing
   Kogan, Yaakov
TI Architectural designs for a scalable reconfigurable IP router
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE reconfigurable computer architecture; single-layer IP networks; hardware
   upgrade efficiency; emerging technologies
ID PERFORMANCE
AB We present two flexible Internet Protocol (IP) router hardware (HW) architectures that enable a router to (1) readily expand in capacity according to network traffic volume growth; and (2) reconfigure its functionalities according to the hierarchical network layer in which it is placed. Reconfigurability is effectuated by a novel method called Methodology for Hardware Unity and an associated functional unit: Special Processing Agent, which can be built using state-of-the-art technology. More specifically, reconfiguration between an "edge" and a "hub" or "backbone" router can be done rapidly via a simple "OPEN/CLOSE" connection approach. Such architectures may, among other benefits, significantly extend the intervals between router HW upgrades for Internet services providers. They can serve as the basis for development of the next generation IP routers, and are directly applicable to the emerging concept of a single-layer IP network architecture. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Tse, Elizabeth Suet Hing] USA, Commun Elect Res Dev & Engn Ctr, Space & Terr Commun Directorate, AMSRD CER ST WL NS, Ft Monmouth, NJ 07703 USA.
   [Kogan, Yaakov] AT&T Labs, Middletown, NJ 07748 USA.
C3 AT&T
RP Tse, ESH (corresponding author), USA, Commun Elect Res Dev & Engn Ctr, Space & Terr Commun Directorate, AMSRD CER ST WL NS, Bldg 2700,Room 4C-330, Ft Monmouth, NJ 07703 USA.
EM elizatbethsuet.tseau@us.army.mil; yaakovkogan@att.com
CR AHMADI H, 1989, IEEE J SEL AREA COMM, V7, P1091, DOI 10.1109/49.44557
   [Anonymous], FORWARDING CONTROL E
   AWDEH RY, 1995, COMPUT NETWORKS ISDN, V27, P1567, DOI 10.1016/0169-7552(94)00081-4
   Aweya J, 2000, J SYST ARCHITECT, V46, P483, DOI 10.1016/S1383-7621(99)00028-4
   BAKER F, 1995, REQUIREMENT IP VERSI
   Braun F, 2002, IEEE MICRO, V22, P66, DOI 10.1109/40.988691
   BRAUN F, 2001, OBIWAN INTERNET PROT
   Challinor S, 2000, BT TECHNOL J, V18, P15, DOI 10.1023/A:1026772309151
   Chan BCB, 2005, J SYST SOFTWARE, V78, P24, DOI 10.1016/j.jss.2005.01.008
   DALLY WJ, 1990, IEEE T COMPUT, V39, P775, DOI 10.1109/12.53599
   DUAN Z, 2004, IEEE T PAR DISTR, V15
   DUGGIRALA M, BOOSTING DESIGN PROD, P79
   FEAMSTER N, 2004, SIGCOMM 04 WORKSH AU
   FENDICK K, 1998, BELL LABS TECH J, P10
   Hadzic I, 2003, ACM T COMPUT SYST, V21, P375, DOI 10.1145/945506.945508
   Hauck S, 1998, P IEEE, V86, P615, DOI 10.1109/5.663540
   HESS JR, P 7 ANN IEEE S FIELD, P44
   Howcroft A, 2000, BT TECHNOL J, V18, P23, DOI 10.1023/A:1026724425989
   Iga K, 2000, IEEE J SEL TOP QUANT, V6, P1201, DOI 10.1109/2944.902168
   JOHNSON CR, 2004, IEEE COMM MAGAZINE J
   KESHAV S, 1999, P 7 INT C NETW PROT
   KESSLER R, 1993, CRAY T3D NEW DIMENSI
   Khalil I, 2000, CONF LOCAL COMPUT NE, P511, DOI 10.1109/LCN.2000.891092
   Kusmierek E, 2002, 2002 IEEE WORKSHOP ON IP OPERATIONS AND MANAGEMENT, P68, DOI 10.1109/IPOM.2002.1045758
   LEE DC, IEEE INT C COMM, V1, P581
   Li FL, 2000, IEEE SYMP COMP COMMU, P207, DOI 10.1109/ISCC.2000.860640
   Marcus WS, 1996, IEEE ACM T NETWORK, V4, P597, DOI 10.1109/90.532868
   MCKEOWN N, FAST SWITCHED BACKPL
   Meribout M, 2003, IEEE POTENTIALS, V22, P26, DOI 10.1109/MP.2003.1232310
   Nichols K., 1999, 2638 RFC
   OPALKA, 2001, Patent No. 6259699
   *OPTICALKEYHOLE, 2001, ELECT INT OPT KEYH
   Polishuk P, 1999, FIBER INTEGRATED OPT, V18, P141, DOI 10.1080/014680399244631
   *RHK INC, 2001, NO AM TECHN REP OPT
   SCOTT D, 1998, IEEE NETWORK, V12, P29
   SCOTT D, 1998, SWITCHWARE ACTIVE NE
   SCOTT S, 1991, HOT INTERCONNECTS, V4
   SHENG C, P ICCT2003, P532
   TAN Z, 2004, IEEE MICRO       SEP, P55
   TENNENHOUSE D, 1997, IEEE COMMUNICATI JAN, P80
   TENNENHOUSE DL, 2002, P DARPA ACT NETW C E
   TENNENHOUSE DL, INTERNET ACTIVENET L
   TERZI A, 1999, P IEEE REAL TIM TECH
   Tse ESF, 2005, J SYST ARCHITECT, V51, P571, DOI 10.1016/j.sysarc.2004.12.005
   Tse ESH, 2004, J SYST ARCHITECT, V50, P35, DOI 10.1016/j.sysarc.2003.07.001
   TSEAU ESH, 2002, Patent No. 10298308
   TSEAU ESH, 2002, Patent No. 10298321
   TSEAU ESH, 2007, Patent No. 7200114
   VANCAMPENHOUT J, 1999, IEEE SEL AREAS QUANT, V5, P2
   Vanwassenhove L, 2000, ELEC COMP C, P231, DOI 10.1109/ECTC.2000.853155
   VARMA R, 1994, INTERCONNECTION NETW
   Wetherall D, 1999, OPERATING SYSTEMS REVIEW, VOL 33, NO 5, DECEMBER 1999, P64, DOI 10.1145/319344.319156
   Wetherall DJ, 1998, 1998 IEEE OPEN ARCHITECTURES AND NETWORK PROGRAMMING, P117, DOI 10.1109/OPNARC.1998.662048
   Willis PJ, 2000, BT TECHNOL J, V18, P11, DOI 10.1023/A:1026720325081
   Yang L., 2004, 3746 RFC
   ZHANG Z, SIGCOMM 00
   2005, ALCATE 7750 IP MULTI
   AVICI TSR SCALABLE C
NR 58
TC 0
Z9 1
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 197
EP 223
DI 10.1016/j.sysarc.2007.06.002
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400014
DA 2024-07-18
ER

PT J
AU Schaelicke, L
   Parker, M
AF Schaelicke, L
   Parker, M
TI The design and utility of the ML-RSIM system simulator
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE simulator validation; execution-driven simulator; simulator accuracy
AB Execution-driven simulation has become the primary method for evaluating architectural techniques as it facilitates rapid design space exploration without the cost of building prototype hardware. To date, most simulation systems have either focused on the cycle-accurate modeling of user-level code while ignoring operating system and I/O effects, or have modeled complete systems while abstracting away many cycle-accurate timing details. The ML-RSIM simulation system presented here combines detailed hardware models with the ability to simulate user-level as well as operating system activity, making it particularly suitable for exploring the interaction of applications with the operating system and I/O activity. This paper provides an overview of the design of the simulation infrastructure and discusses its strengths and weaknesses in terms of accuracy, flexibility, and performance. A validation study using LM Bench microbenchmarks shows a good correlation for most of the architectural characteristics, while operating system effects show a larger variability. By quantifying the accuracy of the simulation tool in various areas, the validation effort not only helps gauge the validity of simulation results but also allows users to assess the suitability of the tool for a particular purpose. (C) 2005 Elsevier B.V. All rights reserved.
C1 Intel Corp, Ft Collins, CO 80528 USA.
   Cray Inc, Chippewa Falls, WI 54729 USA.
C3 Intel Corporation
RP Schaelicke, L (corresponding author), Intel Corp, 3400 Harmony Rd, Ft Collins, CO 80528 USA.
EM l.schaelicke@computer.org; map@cray.com
CR *AD INC, 1992, AIC 7770 DAT BOOK
   [Anonymous], 1994, The SPARC Architecture Manual, Version 9
   [Anonymous], IEEE COMPUT
   BINKERT NL, 2003, P 6 WORKSH COMP ARCH
   Black B, 1998, COMPUTER, V31, P59, DOI 10.1109/2.675637
   CAIN H, 2002, P 5 WORKSH COMP ARCH
   Courtright W., 1996, RAIDFRAME RAPID PROT
   Desikan R, 2001, CONF PROC INT SYMP C, P266, DOI 10.1109/ISCA.2001.937455
   GANGER G, 1998, CSETR35898 U MICH DE
   GIBSON J, 2000, P 9 INT C ARCH SUPP, P49
   LEE E, 1993, CSD93770 U CAL
   MAGNUSSON PS, 2002, IEEE COMPUT, V35, P50, DOI DOI 10.1109/2.982916
   MAUER CJ, 2002, P 2002 ACM SIGM C ME, P108
   McKusick Marshall Kirk, 1996, DESIGN IMPLEMENTATIO
   McVoy L, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P279
   *MIPS TECHN, 1996, MIPS R10000 MICR US
   Pai VS, 1997, 9705 RIC U DEP EL CO
   Rose Michael D., 1997, P79
   SCHAELICKE L, 2002, 0210 TR U NOTR DAM D
   SCHAELICKE L, 2000, P 3 ANN IEEE WORKSH, P83
   SIMOS PPC PROJECT
NR 21
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2006
VL 52
IS 5
BP 283
EP 297
DI 10.1016/j.sysarc.2005.07.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 037TQ
UT WOS:000237170500003
DA 2024-07-18
ER

PT J
AU Fern, A
   Givan, R
   Falsafi, B
   Vijaykumar, TN
AF Fern, A
   Givan, R
   Falsafi, B
   Vijaykumar, TN
TI Dynamic feature selection for hardware prediction
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB Most hardware predictors are table based (e.g. two-level branch predictors) and have exponential size growth in the number of input bits or textures (e.g. previous branch outcomes). This growth severely limits the amount of predictive information that such predictors can use. To avoid exponential growth we introduce the idea of "dynamic feature selection" for building hardware predictors that can use a large amount of predictive information. Based on this idea, we design the dynamic decision tree (DDT) predictor, which exhibits only linear size growth in the number of features. Our initial evaluation, in branch prediction, shows that the general-purpose DDT, using only branch-history features, is comparable on average to conventional branch predictors, opening the door to practically using large numbers of additional features. (c) 2005 Elsevier B.V. All rights reserved.
C1 Oregon State Univ, Corvallis, OR 97331 USA.
   Purdue Univ, W Lafayette, IN 47907 USA.
   Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
C3 Oregon State University; Purdue University System; Purdue University;
   Carnegie Mellon University
RP Oregon State Univ, Corvallis, OR 97331 USA.
EM afern@cs.orst.edu; givan@ecn.purdue.edu; babak@cmu.edu;
   vijay@ecn.purdue.edu
CR [Anonymous], 1342 U WISC COMP SCI
   Bekerman M, 1999, CONF PROC INT SYMP C, P54, DOI [10.1109/ISCA.1999.765939, 10.1145/307338.300984]
   BREIMAN L, 1996, MACH LEARN, V24, P4147
   Breiman L, 1998, BIOMETRICS, DOI [10.1201/9781315139470, DOI 10.2307/2530946]
   BRODLEY CE, 1995, P 12 INT C MACH LEAR, P73
   BUNTINE W, 1992, MACH LEARN, V8, P7585
   CALDER B, 1996, HPCA96 FEBR
   CHEN IK, 1996, P 7 INT C ARCH SUPP, P128
   Egan C, 2003, J SYST ARCHITECT, V49, P557, DOI 10.1016/S1383-7621(03)00095-x
   Evers M, 1998, CONF PROC INT SYMP C, P52, DOI 10.1109/ISCA.1998.694762
   Evers M., 1996, P 23 ANN INT S COMP
   Falcon A, 2004, P 31 ANN INT S COMP
   FALCON A, 2002, P 4 INT S HIGH PERF
   Federovsky E, 1998, CONF PROC INT SYMP C, P62, DOI 10.1109/ISCA.1998.694763
   FERN A, 2000, P 17 INT C MACH LEAR
   FERN A, 2000, TR0012 PURD U SCH EL
   Heil TH, 1999, INT SYMP MICROARCH, P28, DOI 10.1109/MICRO.1999.809440
   Jiménez DA, 2002, ACM T COMPUT SYST, V20, P369, DOI 10.1145/571637.571639
   JIMENEZ DA, 2003, P 36 ANN INT S MICR
   Joseph D, 1997, ACM COMP AR, P252, DOI 10.1145/384286.264207
   Juan T, 1998, CONF PROC INT SYMP C, P155, DOI 10.1109/ISCA.1998.694771
   KALLES D, 1996, MACHINE LEARNING, V24
   LAI AC, 2000, P 27 ANN INT S COMP
   LAI AC, 1999, P 26 ANN INT S COMP
   Lee CC, 1997, INT SYMP MICROARCH, P4, DOI 10.1109/MICRO.1997.645792
   LIPASATI MH, 1996, P 7 INT C ARCH SUPP
   MCFARLING S, 1993, TN36 DIT EQ CORP W R
   Mitchell T. M., 1997, MACHINE LEARNING
   MOSHOVOS A, 1997, P 24 ANN INT S COMP
   NAIR R, 1996, P 29 ANN IEEE ACM IN, P142
   Quinlan J. R., 1986, Machine Learning, V1, P81, DOI 10.1007/BF00116251
   Schlimmer J. C., 1986, Proceedings AAAI-86: Fifth National Conference on Artificial Intelligence, P496
   Utgoff Paul E., 1997, MACHINE LEARNING, V29
   UTGOFF PE, 1998, MACHINE LEARNING, V4
   VINTAN L., 1999, INT JOINT C NEUR NET
   YEH T, 1992, P 25 ANN INT S MICR, P129
   Yeh T.-Y., 1991, Proceedings of the 24th Annual International Symposium on Microarchitecture, MICRO 24, P51
   YEH TY, 1992, P 19 ANN INT S COMP
NR 38
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2006
VL 52
IS 4
BP 213
EP 234
DI 10.1016/j.sysarc.2004.12.007
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 032PA
UT WOS:000236785400002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Desmet, V
   Eeckhout, L
   De Bosschere, K
AF Desmet, V
   Eeckhout, L
   De Bosschere, K
TI Improved composite confidence mechanisms for a perceptron branch
   predictor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE computer architecture; branch prediction; neural network; perceptron
   predictor; confidence mechanism
AB In 2001, Jimenez and Lin [Dynamic branch prediction with perceptrons, Proceedings of the 7th International Symposium on High Performance Computer Architecture, 2001, pp. 197-206] introduced the perceptron branch predictor, the first dynamic branch predictor to successfully use neural networks. This simple neural network achieves higher accuracies (95% at a 4 KiB hardware budget) compared to other existing branch predictors and provides a free confidence level. In this paper, we first gain insight into this inherent confidence mechanism of the perceptron predictor and explain why (additional) counter based confidence strategies can complement it. Second, we evaluate several composite confidence estimation strategies and compare them to the described technique by Jimenez and Lin [Composite confidence estimators for enhanced speculation control; Tech. rep., Department of Computer Sciences, The University of Texas at Austin, 2002]. We conclude that our overruling AND-combination of perceptron confidence and resetting counter mechanism outperforms the previously proposed confidence scheme. (c) 2005 Elsevier B.V. All rights reserved.
C1 Univ Ghent, Dept Elect & Informat Sci, Parallel Informat Syst PARIS Grp, B-9000 Ghent, Belgium.
C3 Ghent University
RP Univ Ghent, Dept Elect & Informat Sci, Parallel Informat Syst PARIS Grp, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM veerle.desmet@elis.ugent.be; lieven.eeckhout@elis.ugent.be;
   koen.debosschere@elis.ugent.be
RI De Bosschere, Koen OM/P-6865-2014
CR Burger D., 1996, EVALUATING FUTURE MI
   Calder B, 1997, ACM T PROGR LANG SYS, V19, P188, DOI 10.1145/239912.239923
   Eden AN, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P69, DOI 10.1109/MICRO.1998.742770
   EVERS M, 1996, P ISCA, V23, P3
   Grunwald D, 1998, CONF PROC INT SYMP C, P122, DOI 10.1109/ISCA.1998.694768
   JACOBSEN E, 1996, INT S MICR, P142
   Jiménez DA, 2002, ACM T COMPUT SYST, V20, P369, DOI 10.1145/571637.571639
   Jiménez DA, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P197, DOI 10.1109/HPCA.2001.903263
   JIMENEZ DA, 2002, COMPOSITE CONFIDENCE
   Klauser A, 2001, INT J PARALLEL PROG, V29, P81, DOI 10.1023/A:1026436021514
   LEE CC, 1997, P 30 ANN INT S MICR, P4
   Manne S, 1998, CONF PROC INT SYMP C, P132, DOI 10.1109/ISCA.1998.694769
   McFarling S., 1993, Technical report TN-36
   NEEFS H, 1996, P 22 EUR C SHORT CON, P2
   SPRANGLE E, 1997, P 24 ANN INT S COMP, P284
   Yeh T.-Y., 1991, Proceedings of the 24th Annual International Symposium on Microarchitecture, MICRO 24, P51
NR 16
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2006
VL 52
IS 3
BP 143
EP 151
DI 10.1016/j.sysarc.2005.04.003
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 019OG
UT WOS:000235846000001
DA 2024-07-18
ER

PT J
AU Bolotin, E
   Cidon, I
   Ginosar, R
   Kolodny, A
AF Bolotin, E
   Cidon, I
   Ginosar, R
   Kolodny, A
TI QNoC: QoS architecture and design process for network on chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE network on chip; QoS architecture; wormhole switching; QNoC design
   process; QNoC
AB We define Quality of Service (QoS) and cost model for communications in Systems on Chip (SoC), and derive related Network on Chip (NoC) architecture and design process. SoC inter-module communication traffic is classified into four classes of service: signaling (for inter-module control signals); real-time (representing delay-constrained bit streams); RD/WR (modeling short data access) and block-transfer (handling large data bursts). Communication traffic of the target SoC is analyzed (by means of analytic calculations and simulations), and QoS requirements (delay and throughput) for each service class are derived. A customized Quality-of-Service NoC (QNoC) architecture is derived by modifying a generic network architecture. The customization process minimizes the network cost (in area and power) while maintaining the required QoS.
   The generic network is based on a two-dimensional planar mesh and fixed shortest path (X-Y based) multi-class wormhole routing. Once communication requirements of the target SoC are identified, the network is customized as follows: The SoC modules are placed so as to minimize spatial traffic density, unnecessary mesh links and switching nodes are removed, and bandwidth is allocated to the remaining links and switches according to their relative load so that link utilization is balanced. The result is a low cost customized QNoC for the target SoC which guarantees that QoS requirements are met. (C) 2003 Elsevier B.V. All rights reserved.
C1 Technion Israel Inst Technol, Dept Elect Engn, IL-32000 Haifa, Israel.
C3 Technion Israel Institute of Technology
RP Technion Israel Inst Technol, Dept Elect Engn, IL-32000 Haifa, Israel.
EM bolotin@tx.technion.ac.il
CR [Anonymous], 1999, CORECONNECT BUS ARCH
   [Anonymous], P IEEE COMP SOC ANN
   [Anonymous], 2000, P IEEE NORCHIP C NOV
   Bainbridge J, 2002, IEEE MICRO, V22, P16, DOI 10.1109/MM.2002.1044296
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   DALLY W, 1986, DISTRIB COMPUT, P187
   Dally W.J., 1822, DAC 2001
   DALLY WJ, 1987, VLSI ARCHITECTURE CO
   GOOSSENS K, 2002, DATE 2002 DES AUT TE
   Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047
   Mukherjee SS, 2002, IEEE MICRO, V22, P26, DOI 10.1109/40.988687
   NI LM, 1993, COMPUTER, V26, P62, DOI 10.1109/2.191995
   RADULESCU AA, 2003, COMMUNICATION SERVIC
   REXFORD J, 1998, IEEE T COMPUTERS, V47
   RIJPKEMA E, P PROGR 2001 2 WORKS
   SEQUIN CH, 1983, X TREE Y COMPONENTS, P70
   SGROI M, 2001, DES AUT C DAC 01 JUN
   STUNKEL CB, 1999, P 1999 C SUP JAN
   WIELAGE P, 2002, EUR S DIG SYST DES D
   WINGARD D, 2001, P 38 DES AUT C JUN
NR 20
TC 264
Z9 328
U1 0
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2004
VL 50
IS 2-3
BP 105
EP 128
DI 10.1016/j.sysarc.2003.07.004
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 802HU
UT WOS:000220155400004
DA 2024-07-18
ER

PT J
AU Badawy, W
AF Badawy, W
TI A VLSI architecture for video object motion estimation using a novel 2-D
   hierarchical mesh
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
ID ACTIVE MESH; REPRESENTATION
AB This paper proposes a novel hierarchical mesh-based video object model and a motion estimation architecture that generates a content-based video object representation. The 2-D mesh-based video object is represented using two layers: an alpha plane and a texture. The alpha plane consists of two layers: (1) a mesh layer and (2) a binary layer that defines the object boundary. The texture defines the object's colors. A new hierarchical adaptive structured mesh represents the mesh layer. The proposed mesh is a coarse-to-fine hierarchical 2-D mesh that is formed by recursive triangulation of the initial coarse mesh geometry. The proposed technique reduces the mesh code size and captures the mesh dynamics.
   The proposed motion estimation architecture generates a progressive mesh code and the motion vectors of the mesh nodes. The performance analysis for the proposed video object representation and the proposed motion estimation architecture shows that they are suitable for very low bit rate online mobile applications and the motion estimation architecture can be used as a building block for MPEG-4 codec. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Calgary, Dept Elect & Comp Engn, Calgary, AB 2500, Canada.
C3 University of Calgary
RP Univ Calgary, Dept Elect & Comp Engn, Univ Dr NW, Calgary, AB 2500, Canada.
EM badawy@enel.ucalgary.ca
RI badawy, Wael/AAH-3461-2019; Badawy, Wael/HPG-4014-2023
OI Badawy, Wael/0000-0003-0251-9124
CR [Anonymous], HDB PATTERN RECOGNIT
   Badawy W., 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461), P110, DOI 10.1109/SIPS.1999.822316
   Badawy W, 2000, INT CONF ACOUST SPEE, P1923, DOI 10.1109/ICASSP.2000.859205
   Benoit-Cattin H, 1998, 1998 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING - PROCEEDINGS, VOL 2, P895, DOI 10.1109/ICIP.1998.723700
   BROFFERIO S, 1977, IEEE T COMMUN, V25, P448, DOI 10.1109/TCOM.1977.1093840
   EREN PE, 1997, P IEEE SIGN PROC 1 W, P257
   FUJITA G, 1997, P IEEE CIRCUITS SYST, V2, P1161
   GUNASEKARAN S, 1988, IMAGE UNDERSTANDING, P75
   Ishihara K, 1995, IEEE J SOLID-ST CIRC, V30, P1502, DOI 10.1109/4.482198
   *ISO IEC, 1997, JTCSC29WG11N1730 ISO
   LEE O, 1995, INT C VIS COMM IM PR, V3, P289
   OHTANI A, 1995, PROCEEDINGS OF THE IEEE 1995 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P405, DOI 10.1109/CICC.1995.518213
   RAO SK, 1993, P IEEE ISSCC, P32
   RAY KJ, 1998, P IEEE, V86, P1155
   ROCCA F, 1972, IEEE T COMMUN, VCO20, P960, DOI 10.1109/TCOM.1972.1091259
   SHEN JF, 1999, P IEEE CIRC SYST, V4, P299
   Tekalp AM, 1998, P IEEE, V86, P1029, DOI 10.1109/5.687828
   TERZOPOULOS D, 1991, IEEE INT C COMP VIS, P70
   WANG Y, 1994, IEEE T IMAGE PROCESS, V3, P610, DOI 10.1109/83.334982
   Wang Y, 1996, IEEE T CIRC SYST VID, V6, P647
   Wolberg G., 1990, Digital image warping
NR 21
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2003
VL 49
IS 7-9
BP 331
EP 344
DI 10.1016/S1383-7621(03)00061-4
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 747PE
UT WOS:000186812600003
DA 2024-07-18
ER

PT J
AU Vandierendonck, H
   De Bosschere, K
AF Vandierendonck, H
   De Bosschere, K
TI Highly accurate and efficient evaluation of randomising set index
   functions
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE microprocessor data cache; conflict misses; randomisation; randomising
   set index function; null space
ID CACHE
AB Randomising set index functions can reduce the number of conflict misses in data caches by spreading the cache blocks uniformly over all sets. Typically, the randomisation functions compute the exclusive ors of several address bits. Not all randomising set index functions perform equally well, which calls for the evaluation of many set index functions. This paper discusses and improves a technique that tackles this problem by predicting the miss rate incurred by a randomisation function, based on profiling information. A new way of looking at randomisation functions is used, namely the null space of the randomisation function. The members of the null space describe pairs of cache blocks that are mapped to the same set. This paper presents an analytical model of the error made by the technique and uses this to propose several optimisations to the technique. The technique is then applied to generate a conflict-free randomisation function for the SPEC benchmarks. (C) 2003 Elsevier Science B.V. All rights reserved.
C1 Univ Ghent, Dept Elect & Informat Syst, B-9000 Ghent, Belgium.
C3 Ghent University
RP Univ Ghent, Dept Elect & Informat Syst, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM hvdieren@elis.rug.ac.be; kdb@elis.rug.ac.be
RI De Bosschere, Koen OM/P-6865-2014; Vandierendonck, Hans/AAE-3908-2020
OI Vandierendonck, Hans/0000-0001-5868-9259
CR AGARWAL A, 1989, ACM T COMPUT SYST, V7, P184, DOI 10.1145/63404.63407
   AGARWAL A, 1993, P 20 ANN INT S COMP, P179
   Agarwal V, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P248, DOI [10.1109/ISCA.2000.854395, 10.1145/342001.339691]
   [Anonymous], P 4 INT ARCH SUPP PR
   BODIN F, 1995, ACM COMP AR, P265, DOI 10.1109/ISCA.1995.524567
   Burger D., 1996, EVALUATING FUTURE MI
   Calder B, 1996, SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P244, DOI 10.1109/HPCA.1996.501190
   CHILIMBI T, 2000, IEEE COMPUT, P67
   CHIUEH TC, 1992, P 5 INT C ARCH SUPP, P137
   CONOVER W, 1999, PRACTICLA NONPARAMET
   Frailong J. M., 1985, Proceedings of the 1985 International Conference on Parallel Processing (Cat. No.85CH2140-2), P276
   Goeman B, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P207, DOI 10.1109/HPCA.2001.903264
   GONZALEZ A, 1996, UPCCEPBA199614
   GONZALEZ A, 1997, ICS 97, P76
   Harper JS, 1999, IEEE T COMPUT, V48, P1009, DOI 10.1109/12.805152
   Hays W.L., 1963, STAT PSYCHOLOGISTS
   HILL MD, 1989, IEEE T COMPUT, V38, P1612, DOI 10.1109/12.40842
   HILL MD, 1988, IEEE COMPUTER    DEC, P25
   Johnson TL, 1997, ACM COMP AR, P315, DOI 10.1145/384286.264213
   JOUPPI NP, 1990, TN14 WRL
   Kandemir M, 1999, IEEE T COMPUT, V48, P159, DOI 10.1109/12.752657
   PAPERMASTER M, 1998, POWER3 NEXT GENERATI
   Qiu XG, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P51, DOI 10.1109/HPCA.2001.903251
   RAU BR, 1991, ACM COMP AR, V19, P74, DOI 10.1145/115953.115961
   RIVERS JA, 1998, ICS 98, P449
   Schlansker Michael, 1993, HPL9341
   SEZNEC A, 1993, P 20 ANN INT S COMP, P169
   SINGH JP, 1992, IEEE T COMPUT, V41, P811, DOI 10.1109/12.256450
   SMITH AJ, 1978, IEEE T SOFTWARE ENG, V4, P121, DOI 10.1109/TSE.1978.231482
   SMITH AJ, 1982, COMPUT SURV, V14, P473, DOI 10.1145/356887.356892
   Sugumar R. A., 1993, Performance Evaluation Review, V21, P24, DOI 10.1145/166962.166974
   TEMAM O, 1994, ACM SIGMETRICS PERFO, V22, P261
   Theobald K. B., 1995, Proceedings. First IEEE Symposium on High-Performance Computer Architecture, P144, DOI 10.1109/HPCA.1995.386547
   THIEBAUT D, 1987, ACM T COMPUT SYST, V5, P305, DOI 10.1145/29868.32979
   THIEBAUT D, 1988, IEEE T COMPUT, V28, P1012
   Topham N, 1997, INT SYMP MICROARCH, P71, DOI 10.1109/MICRO.1997.645799
   Topham N, 1999, IEEE T COMPUT, V48, P185, DOI 10.1109/12.752660
   Truong DN, 1998, 1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P322, DOI 10.1109/PACT.1998.727268
   Tyson G., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P93, DOI 10.1109/MICRO.1995.476816
   Vandierendonck H, 2001, INT SYM PERFORM ANAL, P120, DOI 10.1109/ISPASS.2001.990687
   VANDIERENDONCK H, 2002, WDDD WORKSH DUPL DEC, P31
   VANDIERENDONCK H, 2002, DG0202 GHENT U DEP E
   Wilton S. J., 1994, 935 W RES LAB
   YOUNG C, 1995, ACM COMP AR, P276, DOI 10.1109/ISCA.1995.524568
   ZHANG M, 2000, KOLL CHIPS WORKSH 33
NR 45
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2003
VL 48
IS 13-15
BP 429
EP 452
DI 10.1016/S1383-7621(03)00040-7
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 683UT
UT WOS:000183169100005
DA 2024-07-18
ER

PT J
AU Chen, X
   Krishnakumar, A
   Ogras, U
   Chakrabarti, C
AF Chen, Xing
   Krishnakumar, Anish
   Ogras, Umit
   Chakrabarti, Chaitali
TI PED: Probabilistic Energy-efficient Deadline-aware scheduler for
   heterogeneous SoCs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Scheduling; Energy-efficient; Soft deadline; Heterogeneous SoC;
   Domain-specific SoC
ID PARALLEL APPLICATIONS; POWER MANAGEMENT; ALGORITHM
AB Heterogeneous systems-on-chip (SoCs) integrate diverse cores with different performance and energy tradeoffs. Scheduling applications with soft deadline constraints is highly complex in such heterogeneous platforms, and the complexity is further exacerbated by the streaming jobs generated by applications from domains such as communication and radar systems. Existing deadline-aware schedulers typically first translate the job deadlines to task-level slacks before scheduling, which is the time available for a processing element (PE) to execute a specific task. Task-level slacks are critically dependent on the task-to-PE allocation of all other tasks from the same job (intra-job) or concurrent jobs (inter-job). However, this allocation is usually unknown before the start of the scheduling process. To address the problem, we propose PED, a probabilistic energy-efficient deadline-aware scheduler for heterogeneous SoCs. PED minimizes the average tardiness of streaming jobs with the least energy consumption by accurately predicting the task-to-PE allocation using Neural Network and considering intra-and inter-job contentions when scheduling tasks. Our extensive experimental results in a domain-specific SoC (DSSoC) designed for radar and communication domains show that PED can reduce tardiness by 6.9x with comparable energy consumption; and reduce energy consumption by 14% without any loss in tardiness, when compared with state-of-the-art schedulers.
C1 [Chen, Xing; Chakrabarti, Chaitali] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
   [Krishnakumar, Anish; Ogras, Umit] Univ Wisconsin Madison, Dept Elect & Comp Engn, Madison, WI USA.
C3 Arizona State University; Arizona State University-Tempe; University of
   Wisconsin System; University of Wisconsin Madison
RP Chen, X (corresponding author), Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
EM xchen382@asu.edu
OI Chen, Xing/0000-0002-6453-5026
FU Air Force Research Laboratory (AFRL); Defense Advanced Research Projects
   Agency (DARPA) [FA8650-18-2-7860]
FX This material is based on research sponsored by Air Force Research
   Laboratory (AFRL) and Defense Advanced Research Projects Agency (DARPA)
   under agreement number FA8650-18-2-7860. The U.S. Government is
   authorized to reproduce and distribute reprints for Governmental
   purposes notwithstanding any copyright notation thereon. The views and
   conclusion contained herein are those of the authors and should not be
   interpreted as necessarily representing the official policies or
   endorsements, either expressed or implied, of Air Force Research
   Laboratory (AFRL) and Defense Advanced Research Projects Agency (DARPA)
   or the U.S. Government.
CR [Anonymous], 2015, Odroid-xu3
   Arabnejad H., 2012, 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA), P633, DOI 10.1109/ISPA.2012.94
   Arabnejad H, 2014, IEEE T PARALL DISTR, V25, P682, DOI 10.1109/TPDS.2013.57
   Arabnejad V, 2019, FUTURE GENER COMP SY, V100, P98, DOI 10.1016/j.future.2019.04.029
   Arabnejad V, 2019, IEEE T PARALL DISTR, V30, P29, DOI 10.1109/TPDS.2018.2849396
   Arda SE, 2020, IEEE T COMPUT, V69, P1248, DOI 10.1109/TC.2020.2986963
   Bhat G, 2018, IEEE T VLSI SYST, V26, P544, DOI 10.1109/TVLSI.2017.2770163
   Blythe J, 2005, 2005 IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, VOLS 1 AND 2, P759
   Chen X, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3489409
   CPLEX I. I., 2009, Int. Bus. Mach. Corp., V46, P157
   Gao N, 2020, J CIRCUIT SYST COMP, V29, DOI 10.1142/S0218126620502035
   Goens A., 2017, P 20 INT WORKSH SOFT, P11
   Green D, 2018, ECTC
   Gross D., 2008, FUNDAMENTALS QUEUEIN, DOI DOI 10.1002/9781118625651
   Gupta U, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126530
   Henan Zhao, 2006, Proceedings. 20th International Parallel and Distributed Processing Symposium (IEEE Cat. No.06TH8860)
   Jing Huang, 2021, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, V40, P2481, DOI 10.1109/TCAD.2021.3049688
   Kargahi M, 2005, MASCOTS 2005:13TH IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, P201, DOI 10.1109/MASCOTS.2005.44
   Khasanov R, 2020, DES AUT TEST EUROPE, P909, DOI 10.23919/DATE48585.2020.9116381
   Khemka B, 2015, IEEE T COMPUT, V64, P2394, DOI 10.1109/TC.2014.2360513
   Kooti H., 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P141, DOI 10.1109/ASPDAC.2011.5722174
   Lee SK, 2022, IEEE J SOLID-ST CIRC, V57, P639, DOI 10.1109/JSSC.2021.3115466
   Li SH, 2016, IEEE T PARALL DISTR, V27, P1864, DOI 10.1109/TPDS.2015.2474360
   Li Z., 2015, IEEE Trans. Serv. Comput., V11, P713, DOI DOI 10.1109/TSC.2015.2466545
   London K., 2001, Department of Defense Users' Group Conference Proceedings, P18
   Madan N, 2011, INT S HIGH PERF COMP, P291, DOI 10.1109/HPCA.2011.5749737
   Mascitti A, 2021, 29TH INTERNATIONAL CONFERENCE ON REAL TIME NETWORKS AND SYSTEMS (RTNS 2021), P1, DOI 10.1145/3453417.3453442
   Moulik S, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101953
   Moulik S, 2020, IEEE SYS MAN CYBERN, P1815, DOI [10.1109/smc42975.2020.9283084, 10.1109/SMC42975.2020.9283084]
   Moulik S, 2020, ASIA S PACIF DES AUT, P500, DOI 10.1109/ASP-DAC47756.2020.9045240
   Nie F., 2010, ADV NEURAL INFORM PR, V23, P1813, DOI DOI 10.5555/2997046.2997098
   PerfWiki, Perf Wiki
   Qingjia Huang, 2012, Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid 2012), P781, DOI 10.1109/CCGrid.2012.49
   Rimal BP, 2017, IEEE T PARALL DISTR, V28, P290, DOI 10.1109/TPDS.2016.2556668
   Safari M, 2018, J SUPERCOMPUT, V74, P5578, DOI 10.1007/s11227-018-2498-z
   Sahoo Sampa., 2019, IEEE Trans. Serv. Comput., V14, P1687
   Sartor AL, 2020, IEEE COMPUT ARCHIT L, V19, P63, DOI 10.1109/LCA.2020.2992182
   Senapati D, 2022, IEEE T COMPUT, V71, P421, DOI 10.1109/TC.2021.3052389
   Senapati D, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3477037
   Shaghaghi M, 2018, IEEE RAD CONF, P1433, DOI 10.1109/RADAR.2018.8378775
   Shaghaghi M, 2017, IEEE RAD CONF, P969, DOI 10.1109/RADAR.2017.7944344
   Sharma Y, 2023, MICROPROCESS MICROSY, V96, DOI 10.1016/j.micpro.2022.104744
   Sharma Y, 2022, 37TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, P501, DOI 10.1145/3477314.3507079
   Sharma Y, 2022, J SUPERCOMPUT, V78, P30, DOI 10.1007/s11227-021-04257-7
   Stavrinides Georgios L., 2016, P 6 INT S BUSINESS M, P144
   Sultan Hameedah., 2014, INT J HIGH PERFORM S, V5, P93
   Tang Stephen, 2021, 2021 IEEE Real-Time Systems Symposium (RTSS), P253, DOI 10.1109/RTSS52674.2021.00032
   Tang XY, 2022, IEEE T PARALL DISTR, V33, P2079, DOI 10.1109/TPDS.2021.3134247
   Tang Z, 2016, J GRID COMPUT, V14, P55, DOI 10.1007/s10723-015-9334-y
   Tian SJ, 2022, IEEE T GREEN COMMUN, V6, P979, DOI 10.1109/TGCN.2021.3131323
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   ULLMAN JD, 1975, J COMPUT SYST SCI, V10, P384, DOI 10.1016/S0022-0000(75)80008-0
   Xie GQ, 2017, IEEE T IND INFORM, V13, P1068, DOI 10.1109/TII.2017.2676183
   Yang ZC, 2023, IEEE T COMPUT, V72, P2224, DOI 10.1109/TC.2023.3242200
   Yin L, 2022, J SYST SOFTWARE, V184, DOI 10.1016/j.jss.2021.111123
   Zhou JL, 2015, J SYST SOFTWARE, V102, P123, DOI 10.1016/j.jss.2014.12.009
   Zotkiewicz M, 2016, IEEE T PARALL DISTR, V27, P3561, DOI 10.1109/TPDS.2016.2542817
   Zynq, Zynq ZCU102 Evaluation Kit
NR 58
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2024
VL 147
AR 103051
DI 10.1016/j.sysarc.2023.103051
EA DEC 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES0M5
UT WOS:001140794100001
DA 2024-07-18
ER

PT J
AU Rajan, M
   Choksey, M
   Jose, J
AF Rajan, Manju
   Choksey, Mayank
   Jose, John
TI Secure Routing Framework for Mitigating Time-Delay Trojan Attack in
   System-on-Chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hardware Trojan (HT); System-on-Chip (SoC); Network-on-Chip (NoC); Delay
   of Service attack
ID HARDWARE TROJAN
AB In order to meet the complex requirements of the semiconductor market, the packet-based on-chip interconnect IP; Network-on-Chip (NoC) used in System-on-Chips (SoCs), provides provisions for in-house designers to customise the NoC design. This opens a backdoor for the adversary to insert malicious circuits to deploy attacks like exposing cryptography keys, resource depletion attacks, etc. A malicious implant, such as a Hardware Trojan (HT) on NoC that initiates a delay-of-service attack, can tamper with the system and the application performance. In this work, we model an HT that mounts a time-delay attack in a NoC by violating the path selection strategy used by the route compute unit of the adaptive NoC router. Our experimental analysis shows that the proposed HT increases the packet latency by 14.5% and degrades the system performance (IPC) by 15% over the Baseline. For HT detection, we propose a framework that uses packet traffic analysis and path monitoring to localise the HT. We also propose a security wrapper module for the route compute unit that suppresses the effect of HT with an average IPC reduction of only 1.8% over the Baseline.
C1 [Rajan, Manju; Choksey, Mayank; Jose, John] Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati, Assam, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati
RP Rajan, M (corresponding author), Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati, Assam, India.
EM manju18@iitg.ac.in; choksey@alumni.iitg.ac.in; johnjose@iitg.ac.in
OI Rajan, Manju/0000-0002-4505-2934
FU SERB Project titled Enhancing curity Features Of On-Chip Networks In
   Modern Multicore [CRG/2021/007400]; SERB Project titled Enhancing
   Security Features Of On-Chip Networks In Modern Multicore Processors
   wide, DST, Government of India [CRG/2021/007400]
FX This work is supported by the SERB Project titled Enhancing Security
   Features Of On-Chip Networks In Modern Multicore Processors wide project
   number CRG/2021/007400, DST, Government of India.
CR Ahmed MM, 2021, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS51556.2021.9401297
   Almeida F, 2022, IEEE ACCESS, V10, P44827, DOI 10.1109/ACCESS.2022.3168991
   Areno Matthew, 2020, Intel Whitepaper
   arteris, Arteris IP FlexNoC
   Ascia G, 2008, IEEE T COMPUT, V57, P809, DOI [10.1109/TC.2008.38, 10.1109/TC.2007.38]
   Basu K, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3315574
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bisht B, 2022, IEEE DES TEST, V39, P39, DOI 10.1109/MDAT.2022.3202998
   Biswas AK, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES (CONECCT)
   Boraten T, 2016, INT PARALL DISTRIB P, P1091, DOI 10.1109/IPDPS.2016.59
   Charles S, 2022, IEEE T VLSI SYST, V30, P952, DOI 10.1109/TVLSI.2022.3167606
   Charles S, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3450964
   Charles S, 2019, DES AUT TEST EUROPE, P1160, DOI [10.23919/date.2019.8715009, 10.23919/DATE.2019.8715009]
   Choi E, 2017, IEEE T CONSUM ELECTR, V63, P450, DOI 10.1109/TCE.2017.015064
   Costin A, 2016, TRUSTED'16: PROCEEDINGS OF THE INTERNATIONAL WORKSHOP ON TRUSTWORTHY EMBEDDED DEVICES, P45, DOI 10.1145/2995289.2995290
   Cui XT, 2018, ACM J EMERG TECH COM, V14, DOI 10.1145/3229050
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Dongki Kim, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P257, DOI 10.1109/NOCS.2010.36
   Farahmandi F., 2019, System-on-Chip Security: Validation and Verification
   Frey J, 2017, INTEGRATION, V56, P15, DOI 10.1016/j.vlsi.2016.06.008
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   Guin U, 2014, P IEEE, V102, P1207, DOI 10.1109/JPROC.2014.2332291
   Gupta R, 2022, PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, P411, DOI 10.1145/3526241.3530333
   Hicks M, 2010, P IEEE S SECUR PRIV, P159, DOI 10.1109/SP.2010.18
   Huang PT, 2009, IEEE INT SOC CONF, P375, DOI 10.1109/SOCCON.2009.5398015
   Hussain M, 2018, IEEE COMP SOC ANN, P345, DOI 10.1109/ISVLSI.2018.00070
   Karri R, 2010, COMPUTER, V43, P39, DOI 10.1109/MC.2010.299
   Khan Mohammad Humam, 2021, NoCArc '21: Proceedings of the 14th International Workshop on Network on Chip Architectures, P10, DOI 10.1145/3477231.3490425
   Kulkarni VJ, 2021, INT SYMP NETW CHIP, P21, DOI 10.1145/3479876.3481597
   Kumar JYVM, 2022, IEEE T CONSUM ELECTR, V68, P57, DOI 10.1109/TCE.2021.3129155
   Kumar JYVM, 2018, IEEE COMP SOC ANN, P738, DOI 10.1109/ISVLSI.2018.00139
   Lecler JJ, 2011, DES AUTOM EMBED SYST, V15, P133, DOI 10.1007/s10617-011-9075-5
   Liu L, 2018, J SEMICOND, V39, DOI 10.1088/1674-4926/39/12/125006
   Liu Y, 2017, IEEE T VLSI SYST, V25, P1506, DOI 10.1109/TVLSI.2016.2633348
   Manju R, 2020, INT SYMP NETW CHIP, DOI 10.1109/nocs50636.2020.9241711
   mobileye, Mobileye SuperVisionTM for Hands-free ADAS
   Monemi A, 2017, MICROPROCESS MICROSY, V54, P60, DOI 10.1016/j.micpro.2017.08.007
   Nicopoulos C, 2010, IEEE T DEPEND SECURE, V7, P240, DOI 10.1109/TDSC.2008.59
   Pan ZX, 2021, ASIA S PACIF DES AUT, P408, DOI 10.1145/3394885.3431595
   Pearce H, 2022, IEEE T VLSI SYST, V30, P926, DOI 10.1109/TVLSI.2022.3171174
   Perez T, 2021, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS51556.2021.9401481
   Pilato C, 2019, DES AUT TEST EUROPE, P1124, DOI [10.23919/DATE.2019.8715199, 10.23919/date.2019.8715199]
   Potlapally N., 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), P93, DOI 10.1109/HST.2011.5955003
   Rajan Manju, 2022, 2022 15 IEEE ACM INT, P1
   Rajesh J.S., 2015, INT S NETW ON CHIP
   Raparti VY, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317851
   Saileshwar G, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P1077, DOI 10.1145/3445814.3446742
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Wang K, 2022, IEEE T SUST COMPUT, V7, P709, DOI 10.1109/TSUSC.2021.3138279
   Xue MF, 2020, IET COMPUT DIGIT TEC, V14, P231, DOI 10.1049/iet-cdt.2020.0041
   Zhang T, 2021, DES AUT CON, P709, DOI 10.1109/DAC18074.2021.9586210
NR 51
TC 0
Z9 0
U1 1
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 103006
DI 10.1016/j.sysarc.2023.103006
EA OCT 2023
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FY4F2
UT WOS:001149392900001
DA 2024-07-18
ER

PT J
AU Zhang, YW
   Chen, RK
AF Zhang, Yi-Wen
   Chen, Rong-Kun
TI Energy-efficient scheduling of imprecise mixed-criticality real-time
   tasks based on genetic algorithm
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Energy-efficient; Imprecise mixed-criticality; Genetic algorithm;
   Partitioned scheduling; EDF-VD; Energy-efficient; Imprecise
   mixed-criticality; Genetic algorithm; Partitioned scheduling;
   Energy-efficient; EDF-VD; Imprecise mixed-criticality; Genetic
   algorithm; Partitioned scheduling; EDF-VD
ID SCHEDULABILITY ANALYSIS; SPORADIC TASK
AB Previous work focuses on the problem of energy for Imprecise Mixed-Criticality Systems on multiprocessor platforms, which provides degraded services for low criticality tasks in the high criticality mode. However, the proposed solution based on the partitioning heuristic Criticality-Unaware Worst Fit Decreasing method (CU-WFD) may consume more energy. In this paper, we propose a novel partitioning algorithm named EEAA based on the genetic algorithm and explore various parameter combinations, aiming to find a task-to-processor assignment method that can further reduce energy consumption with the best parameter combinations. In addition, we conduct experiments to evaluate EEAA and the experimental result shows that EEAA achieves energy savings of 12.56% compared to CU-WFD.
C1 [Zhang, Yi-Wen; Chen, Rong-Kun] Huaqiao Univ, Coll Comp Sci & Technol, Xiamen, Peoples R China.
C3 Huaqiao University
RP Zhang, YW (corresponding author), Huaqiao Univ, Coll Comp Sci & Technol, Xiamen, Peoples R China.
EM zyw@hqu.edu.cn; 2101408304@stu.hqu.edu.cn
RI Rongkun, Chen/GSM-8976-2022
FU Natural Science Foundation of Fujian Province of China [2023J01139];
   Fundamental Research Funds for the Central Universities, China
   [ZQN-1009]; Natural Science Foundation of Fujian Province of China;
   Funda-mental Research Funds for the Central Universities, China
FX This work has been supported by the Natural Science Foundation of Fujian
   Province of China under Grant 2023J01139 and the Fundamental Research
   Funds for the Central Universities, China under Grant ZQN-1009.
CR Al-bayati Z, 2015, ASIA S PACIF DES AUT, P630, DOI 10.1109/ASPDAC.2015.7059079
   Ali I, 2015, CIT/IUCC/DASC/PICOM 2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY - UBIQUITOUS COMPUTING AND COMMUNICATIONS - DEPENDABLE, AUTONOMIC AND SECURE COMPUTING - PERVASIVE INTELLIGENCE AND COMPUTING, P438, DOI 10.1109/CIT/IUCC/DASC/PICOM.2015.63
   Baruah S, 2014, REAL-TIME SYST, V50, P142, DOI 10.1007/s11241-013-9184-2
   Bhuiyan A, 2020, RTNS 2019: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2019), P123, DOI 10.1145/3356401.3356410
   Burns A., 2022, Mixed Criticality Systems-A Review
   Davis RI, 2022, PROCEEDINGS OF THE 30TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS, RTNS 2022, P81, DOI 10.1145/3534879.3534895
   Gu CC, 2014, DES AUT TEST EUROPE
   Guan N, 2011, J SYST ARCHITECT, V57, P536, DOI 10.1016/j.sysarc.2010.08.003
   Guo YF, 2017, J SYST ARCHITECT, V78, P68, DOI 10.1016/j.sysarc.2017.06.008
   Han JJ, 2018, IEEE T COMPUT AID D, V37, P21, DOI 10.1109/TCAD.2017.2697955
   Huang PC, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656057
   Kelly OR, 2011, IEEE INT CONF TRUST, P1051, DOI 10.1109/TrustCom.2011.144
   Liu D, 2018, IEEE T COMPUT, V67, P975, DOI 10.1109/TC.2018.2789879
   Liu GD, 2014, 2014 IEEE 20TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA)
   Narayana S, 2016, IEEE REAL TIME
   Ramanathan S, 2017, DES AUT TEST EUROPE, P238, DOI 10.23919/DATE.2017.7926989
   Samal AK, 2014, SWARM EVOL COMPUT, V14, P92, DOI 10.1016/j.swevo.2013.10.002
   Taherin A, 2015, 2015 CSI SYMPOSIUM ON REAL-TIME AND EMBEDDED SYSTEMS AND TECHNOLOGIES (RTEST)
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Wang C, 2016, IEEE T PARALL DISTR, V27, P3242, DOI 10.1109/TPDS.2016.2528978
   Yi-Wen Z, 2019, COMPUT STAND INTER, V61, P129, DOI 10.1016/j.csi.2018.06.004
   Zhan JY, 2018, J PARALLEL DISTR COM, V117, P115, DOI 10.1016/j.jpdc.2018.02.014
   Zhang YW, 2023, IEEE T COMPUT AID D, V42, P3733, DOI 10.1109/TCAD.2023.3246926
   Zhang YW, 2023, SUSTAIN COMPUT-INFOR, V37, DOI 10.1016/j.suscom.2022.100840
   Zhang YW, 2023, J SYST ARCHITECT, V137, DOI 10.1016/j.sysarc.2023.102849
   Zhang YW, 2023, COMPUT STAND INTER, V83, DOI 10.1016/j.csi.2022.103671
   Zhang YW, 2022, J SYST ARCHITECT, V127, DOI 10.1016/j.sysarc.2022.102524
   Zhang YW, 2022, IEEE T COMPUT AID D, V41, P2891, DOI 10.1109/TCAD.2021.3120326
   Zhang YW, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102246
   Zhang YW, 2022, COMPUT STAND INTER, V79, DOI 10.1016/j.csi.2021.103563
   Zhang YW, 2021, IEEE T COMPUT AID D, V40, P78, DOI 10.1109/TCAD.2020.2992999
   Zhang YW, 2019, MICROPROCESS MICROSY, V64, P170, DOI 10.1016/j.micpro.2018.11.005
   Zhang YW, 2018, J SYST ARCHITECT, V83, P12, DOI 10.1016/j.sysarc.2017.11.004
   Zhang YW, 2016, MICROPROCESS MICROSY, V45, P164, DOI 10.1016/j.micpro.2016.04.010
   [张忆文 Zhang Yiwen], 2022, [计算机研究与发展, Journal of Computer Research and Development], V59, P1202
   Zhang YW, 2019, SUSTAIN COMPUT-INFOR, V23, P38, DOI 10.1016/j.suscom.2019.06.004
   Zhao Q., 2022, ACM Trans. Embed. Comput. Syst. (TECS), V21, P1
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhao QL, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2783440
   Zhu D, 2006, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, P397
NR 40
TC 3
Z9 3
U1 2
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102980
DI 10.1016/j.sysarc.2023.102980
EA SEP 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GU5G7
UT WOS:001155193400001
DA 2024-07-18
ER

PT J
AU Wang, M
   Xu, LJ
   Hao, R
   Yang, M
AF Wang, Min
   Xu, Lujun
   Hao, Rong
   Yang, Ming
TI Secure auditing and deduplication with efficient ownership management
   for cloud storage
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud computing; Cloud auditing; Secure deduplication; Ownership
   management; Integrity
ID ENCRYPTION; FILE
AB More and more users opt to outsource their data to the cloud due to its popularity, which also brings some problems. One is that users cannot know whether the data stored in the cloud is intact since they no longer have physical control over it. The other is that the data stored in the cloud are often duplicated, which clearly wastes cloud storage resources. To solve the above problems, cloud auditing technology and secure deduplication technology have been widely studied. Furthermore, cloud auditing schemes supporting secure deduplication have also been proposed. However, data ownership management is rarely considered in these schemes. Once the data ownership changes, the revoked user should not be able to obtain the original ciphertext stored in the cloud to recover the original data. To solve this problem, we propose a cloud auditing scheme that supports cross-user secure deduplication with efficient data ownership management. We design a lazy update strategy to reduce update frequency and delegate the update task to the cloud, which greatly reduces the computing cost of ownership management. When the data ownership changes, the cloud does not need to update the original ciphertext immediately. It will decide whether to update the original ciphertext based on the value of a preset flag. Experimental results and the security analysis demonstrate the effectiveness and security of the proposed scheme.
C1 [Wang, Min; Xu, Lujun; Hao, Rong] Qingdao Univ, Coll Comp Sci & Technol, Qingdao 266071, Peoples R China.
   [Yang, Ming] Qilu Univ Technol, Shandong Acad Sci, Shandong Comp Sci Ctr, Sch Cyber Secur,Shandong Prov Key Lab Comp Network, Jinan 250014, Peoples R China.
C3 Qingdao University; Qilu University of Technology
RP Hao, R (corresponding author), Qingdao Univ, Coll Comp Sci & Technol, Qingdao 266071, Peoples R China.
EM hr@qdu.edu.cn
FU Major Scientific and Technological Innovation project of Shandong
   Province, China [2021JC02023]; QLU (SDAS) Computer Science and
   Technology Fundamental Research Enhancement Program, China; 
   [2022CXGC020102]
FX This research is supported by Major Scientific and Technological
   Innovation project of Shandong Province, China (2022CXGC020102) , and
   QLU (SDAS) Computer Science and Technology Fundamental Research
   Enhancement Program, China (2021JC02023) .
CR Armbrust M, 2010, COMMUN ACM, V53, P50, DOI 10.1145/1721654.1721672
   Ateniese G., 2006, ACM Transactions on Information and Systems Security, V9, P1, DOI 10.1145/1127345.1127346
   Ateniese G, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P598
   Bai JL, 2020, SOFT COMPUT, V24, P12197, DOI 10.1007/s00500-019-04661-5
   Bellare M, 2013, 22 USENIX SEC S USEN, P179
   Bellare M, 2013, LECT NOTES COMPUT SC, V7881, P296, DOI 10.1007/978-3-642-38348-9_18
   BLOOM BH, 1970, COMMUN ACM, V13, P422, DOI 10.1145/362686.362692
   Bolosky WJ, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE 4TH UNSENIX WINDOWS SYSTEMS SYMPOSIUM, P13
   Boneh D, 2005, LECT NOTES COMPUT SC, V3621, P258
   Chaum D., 1983, Advances in Cryptology, Proceedings of Crypto 82, P199
   Douceur JR, 2002, INT CON DISTR COMP S, P617, DOI 10.1109/ICDCS.2002.1022312
   Duan Yitao., 2014, Proceedings of the 6th Edition of the ACM Workshop on Cloud Computing Security, CCSW '14, P57, DOI [10.1145/2664168.2664169, DOI 10.1145/2664168.2664169]
   Gantt J, 2010, PALG MAC TRANSNAT H, P1, DOI 10.1057/9780230250451
   Gao X, 2022, IEEE T DEPEND SECURE, V19, P3774, DOI 10.1109/TDSC.2021.3106780
   Gao X, 2021, INFORM SCIENCES, V546, P177, DOI 10.1016/j.ins.2020.08.021
   Goyal V., 2006, P 2006 INT C PRIVACY, P1
   Halevi S, 2011, PROCEEDINGS OF THE 18TH ACM CONFERENCE ON COMPUTER & COMMUNICATIONS SECURITY (CCS 11), P491, DOI 10.1145/2046707.2046765
   Hou HY, 2019, J NETW COMPUT APPL, V134, P26, DOI 10.1016/j.jnca.2019.02.015
   Hou HY, 2018, CLUSTER COMPUT, V21, P1849, DOI 10.1007/s10586-018-2813-8
   Huang YH, 2023, COMPUT SECUR, V128, DOI 10.1016/j.cose.2023.103181
   Hur J, 2016, IEEE T KNOWL DATA EN, V28, P3113, DOI 10.1109/TKDE.2016.2580139
   Jiang SR, 2020, IEEE T SERV COMPUT, V13, P1152, DOI 10.1109/TSC.2017.2771280
   Jingwei Li, 2016, 2016 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). Proceedings, P618, DOI 10.1109/DSN.2016.62
   Juels A, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P584
   Koo D, 2018, FUTURE GENER COMP SY, V78, P739, DOI 10.1016/j.future.2017.01.024
   Li J, 2015, IEEE T COMPUT, V64, P3569, DOI 10.1109/TC.2015.2401017
   Li J, 2015, IEEE T PARALL DISTR, V26, P1206, DOI 10.1109/TPDS.2014.2318320
   Li JW, 2016, IEEE T COMPUT, V65, P2386, DOI 10.1109/TC.2015.2389960
   Liu Xuefeng, 2017, IEEE INFOCOM 2017 IE, P1
   Liu YR, 2022, IEEE T IND INFORM, V18, P2010, DOI 10.1109/TII.2021.3100873
   Lynn B., 2006, The pairing-based cryptographic library (PBC), P76
   Miao MX, 2015, PERVASIVE MOB COMPUT, V24, P129, DOI 10.1016/j.pmcj.2015.03.002
   Reinsel D., 2018, The digitization of the world from edge to core
   Ren K, 2012, IEEE INTERNET COMPUT, V16, P69, DOI 10.1109/MIC.2012.14
   Shen WT, 2023, IEEE T DEPEND SECURE, V20, P4593, DOI 10.1109/TDSC.2022.3228699
   Shen WT, 2020, IEEE ACCESS, V8, P44359, DOI 10.1109/ACCESS.2020.2977721
   Shen WT, 2019, IEEE T INF FOREN SEC, V14, P331, DOI 10.1109/TIFS.2018.2850312
   Shin Y, 2020, IEEE T SERV COMPUT, V13, P1021, DOI 10.1109/TSC.2017.2748594
   Su QQ, 2023, IEEE T IND INFORM, V19, P9424, DOI 10.1109/TII.2022.3228688
   The GNU Multiple Precision Arithmetic Library (GMP), about us
   Wang C, 2013, IEEE T COMPUT, V62, P362, DOI 10.1109/TC.2011.245
   Wu YL, 2017, IEEE INT C COMPUT, P562, DOI 10.1109/CSE-EUC.2017.104
   Xu LJ, 2021, COMPUT ELECTR ENG, V96, DOI 10.1016/j.compeleceng.2021.107531
   Yang X, 2022, IEEE T DEPEND SECURE, V19, P591, DOI 10.1109/TDSC.2020.2987793
   Yu J, 2016, IEEE T INF FOREN SEC, V11, P1362, DOI 10.1109/TIFS.2016.2528500
   Yuan HR, 2022, IEEE T SERV COMPUT, V15, P442, DOI 10.1109/TSC.2019.2948007
   Yuan JW, 2013, IEEE CONF COMM NETW, P145, DOI 10.1109/CNS.2013.6682702
   Zhang Qingyang, 2023, IEEE T COMPUT
   Zheng Yan, 2016, IEEE Transactions on Big Data, V2, P138, DOI 10.1109/TBDATA.2016.2587659
NR 49
TC 4
Z9 4
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102953
DI 10.1016/j.sysarc.2023.102953
EA AUG 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA Q7SL7
UT WOS:001059484400001
DA 2024-07-18
ER

PT J
AU Awada, U
   Zhang, JK
   Chen, S
   Li, SZ
   Yang, SY
AF Awada, Uchechukwu
   Zhang, Jiankang
   Chen, Sheng
   Li, Shuangzhi
   Yang, Shouyi
TI Resource-aware multi-task offloading and dependency-aware scheduling for
   integrated edge-enabled IoV
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge computing; IoV; Dependency-aware; Execution time; Resource
   efficiency; Co-location
AB Internet of Vehicles (IoV) enables a wealth of modern vehicular applications, such as pedestrian detection, real-time video analytics, etc., that can help to improve traffic efficiency and driving safety. However, these applications impose significant resource demands on the in-vehicle resource-constrained Edge Computing (EC) device installation. In this article, we study the problem of resource-aware offloading of these computation -intensive applications to the Closest roadside units (RSUs) or telecommunication base stations (BSs), where on-site EC devices with larger resource capacities are deployed, and mobility of vehicles are considered at the same time. Specifically, we propose an Integrated EC framework, which can keep edge resources running across various in-vehicles, RSUs and BSs in a single pool, such that these resources can be holistically monitored from a single control plane (CP). Through the CP, individual in-vehicle, RSU or BS edge resource availability can be obtained, hence applications can be offloaded concerning their resource demands. This approach can avoid execution delays due to resource unavailability or insufficient resource availability at any EC deployment. This research further extends the state-of-the-art by providing intelligent multi-task scheduling, by considering both task dependencies and heterogeneous resource demands at the same time. To achieve this, we propose FedEdge, a variant Bin-Packing optimization approach through Gang-Scheduling of multi-dependent tasks that co-schedules and co-locates multi-task tightly on nodes to fully utilize available resources. Extensive experiments on real-world data trace from the recent Alibaba cluster trace, with information on task dependencies and resource demands, show the effectiveness, faster executions, and resource efficiency of our approach compared to the existing approaches.
C1 [Awada, Uchechukwu; Li, Shuangzhi; Yang, Shouyi] Zhengzhou Univ, Sch Informat Engn, Zhengzhou 450001, Peoples R China.
   [Zhang, Jiankang] Bournemouth Univ, Dept Comp & Informat, Poole BH12 5BB, England.
   [Chen, Sheng] Univ Southampton, Sch Elect & Comp Sci, Southampton SO17 1BJ, England.
   [Chen, Sheng] Ocean Univ China, Fac Informat Sci & Engn, Qingdao 266100, Peoples R China.
C3 Zhengzhou University; Bournemouth University; University of Southampton;
   Ocean University of China
RP Li, SZ (corresponding author), Zhengzhou Univ, Sch Informat Engn, Zhengzhou 450001, Peoples R China.; Zhang, JK (corresponding author), Bournemouth Univ, Dept Comp & Informat, Poole BH12 5BB, England.
EM awada@gs.zzu.edu.cn; jzhang3@bournemouth.ac.uk; sqc@ecs.soton.ac.uk;
   ielsz@zzu.edu.cn; iesyyang@zzu.edu.cn
RI Chen, Sheng/F-7835-2011; Zhang, Jiankang/C-7823-2011
OI Chen, Sheng/0000-0001-6882-600X; Zhang, Jiankang/0000-0001-5316-1711
FU National Natural Science Foundation of China [61571401, 61901416];
   University of Henan Province, China [2021TQ0304]; China Postdoctoral
   Science Foundation;  [18HASTIT021]
FX & nbsp;The financial support of the National Natural Science Foundation
   of China under grants 61571401 and 61901416 (part of the China
   Postdoctoral Science Foundation under grant 2021TQ0304) and the
   Innovative Talent of Colleges and the University of Henan Province,
   China under grant 18HASTIT021 are gratefully acknowledged.
CR Ahmed J, 2022, IEEE ACCESS, V10, P10460, DOI 10.1109/ACCESS.2022.3144960
   Alam MZ, 2022, IEEE T WIREL COMMUN, V21, P7641, DOI 10.1109/TWC.2022.3160099
   Anderson C, 2015, IEEE SOFTWARE, V32, P102, DOI 10.1109/MS.2015.62
   Awada U, 2021, IEEE INT CONF CLOUD, P671, DOI 10.1109/CLOUD53861.2021.00086
   Awada U, 2022, IEEE T VEH TECHNOL, V71, P805, DOI 10.1109/TVT.2021.3127011
   Awada U, 2020, 2020 IEEE INTERNATIONAL CONFERENCE ON EDGE COMPUTING (EDGE 2020), P91, DOI 10.1109/EDGE50951.2020.00021
   Awada U, 2017, PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON INTERNET OF THINGS, DATA AND CLOUD COMPUTING (ICC 2017), DOI 10.1145/3018896.3056798
   Awada U, 2017, IEEE ACM INT SYMP, P929, DOI 10.1109/CCGRID.2017.113
   Baghban H, 2022, IEEE T ENG MANAGE, DOI 10.1109/TEM.2022.3166769
   Barzegaran M, 2022, J SYST ARCHITECT, V133, DOI 10.1016/j.sysarc.2022.102776
   Cao XF, 2020, IEEE ACM T NETWORK, V28, P1116, DOI 10.1109/TNET.2020.2979361
   Chen C, 2023, IEEE INTERNET THINGS, V10, P3215, DOI 10.1109/JIOT.2022.3143529
   Chen JC, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102598
   Cheng JJ, 2015, IEEE T INTELL TRANSP, V16, P2339, DOI 10.1109/TITS.2015.2423667
   Cherrueau RA., 2018, P USENIX WORKSH HOT
   Fan WH, 2022, IEEE T VEH TECHNOL, V71, P5314, DOI 10.1109/TVT.2022.3149937
   Faraci G, 2020, ACM T INTERNET TECHN, V20, DOI 10.1145/3382756
   Fontes A, 2022, Arxiv, DOI arXiv:2204.10282
   Grandl R, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P81
   Guo J, 2019, INT WORKSH QUAL SERV, DOI 10.1145/3326285.3329074
   Hamid UZA, 2019, EAI SPRINGER INNOVAT, P137, DOI 10.1007/978-3-319-93557-7_9
   Han ZH, 2020, IEEE INFOCOM SER, P1053, DOI [10.1109/infocom41043.2020.9155445, 10.1109/INFOCOM41043.2020.9155445]
   Hong ZC, 2019, IEEE T PARALL DISTR, V30, P2759, DOI 10.1109/TPDS.2019.2926979
   Hu ZM, 2019, INT CON DISTR COMP S, P2037, DOI 10.1109/ICDCS.2019.00201
   Islam A, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102225
   Lee J, 2020, IEEE T IND INFORM, V16, P7782, DOI 10.1109/TII.2020.2990674
   Li FC, 2019, ICBDC 2019: PROCEEDINGS OF 2019 4TH INTERNATIONAL CONFERENCE ON BIG DATA AND COMPUTING, P48, DOI 10.1145/3335484.3335513
   Li WM, 2022, IEEE T VEH TECHNOL, V71, P9212, DOI 10.1109/TVT.2022.3179363
   Li YH, 2020, ACM T ARCHIT CODE OP, V17, DOI 10.1145/3375714
   Liu CH, 2020, IEEE INTERNET THINGS, V7, P7999, DOI 10.1109/JIOT.2020.2997720
   Liu G., 2022, DEPENDENCY AWARE TAS, DOI [10.21203/rs.3.rs-1905904/v1, DOI 10.21203/RS.3.RS-1905904/V1]
   Liu JW, 2016, INT CONF CLOUD COMP, P110, DOI [10.1109/CloudCom.2016.0032, 10.1109/CloudCom.2016.29]
   Liu SS, 2019, P IEEE, V107, P1697, DOI 10.1109/JPROC.2019.2915983
   Liu YJ, 2020, IEEE INTERNET THINGS, V7, P4961, DOI 10.1109/JIOT.2020.2972041
   Liu Z., 2022, WIREL NETW, P1
   Liwang MH, 2022, IEEE T SERV COMPUT, V15, P2994, DOI 10.1109/TSC.2021.3070746
   Lu JR, 2022, EURASIP J ADV SIG PR, V2022, DOI 10.1186/s13634-022-00867-2
   Marco VS, 2017, PROCEEDINGS OF THE 2017 INTERNATIONAL MIDDLEWARE CONFERENCE (MIDDLEWARE'17), P95, DOI 10.1145/3135974.3135984
   Mu LT, 2022, ENTROPY-SWITZ, V24, DOI 10.3390/e24060814
   Ning ZL, 2019, IEEE NETWORK, V33, P198, DOI 10.1109/MNET.2019.1800309
   Pliatsios D, 2022, IEEE T GREEN COMMUN, V6, P1468, DOI 10.1109/TGCN.2022.3189413
   Qian L, 2022, J SYST ARCHITECT, V131, DOI 10.1016/j.sysarc.2022.102718
   Shen BW, 2021, COMPUT COMMUN, V178, P114, DOI 10.1016/j.comcom.2021.07.021
   Shen QQ, 2022, IEEE T VEH TECHNOL, V71, P13182, DOI 10.1109/TVT.2022.3196544
   Shu C, 2020, IEEE INTERNET THINGS, V7, P1678, DOI 10.1109/JIOT.2019.2943373
   Sukhmani S, 2019, IEEE MULTIMEDIA, V26, P21, DOI 10.1109/MMUL.2018.2879591
   Sun F, 2022, IEEE T VEH TECHNOL, V71, P10088, DOI 10.1109/TVT.2022.3182782
   Wang MZ, 2020, 2020 16TH INTERNATIONAL CONFERENCE ON MOBILITY, SENSING AND NETWORKING (MSN 2020), P785, DOI 10.1109/MSN50589.2020.00134
   Wu F, 2022, J SYST ARCHITECT, V132, DOI 10.1016/j.sysarc.2022.102737
   Wu H, 2019, INT PARALL DISTRIB P, P696, DOI 10.1109/IPDPS.2019.00078
   Yao L, 2023, IEEE T INTELL TRANSP, V24, P12991, DOI 10.1109/TITS.2022.3178759
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Yuan SJ, 2022, J SYST ARCHITECT, V133, DOI 10.1016/j.sysarc.2022.102740
   Zhang DG, 2022, CLUSTER COMPUT, V25, P1175, DOI 10.1007/s10586-021-03532-9
   Zhang LH, 2022, EURASIP J ADV SIG PR, V2022, DOI 10.1186/s13634-022-00876-1
NR 55
TC 7
Z9 7
U1 5
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2023
VL 141
AR 102923
DI 10.1016/j.sysarc.2023.102923
EA JUN 2023
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N2UY0
UT WOS:001035637500001
OA Green Accepted, hybrid
DA 2024-07-18
ER

PT J
AU Parai, K
   Islam, SKH
AF Parai, Krittibas
   Islam, S. K. Hafizul
TI IoT-RRHM: Provably secure IoT-based real-time remote healthcare
   monitoring framework
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Anonymity; Authentication; Healthcare monitoring; IoT-device; Provable
   security
ID USER AUTHENTICATION; KEY AGREEMENT; SCHEME
AB We have designed an IoT-based real-time remote healthcare monitoring (IoT-RRHM) framework to monitor the healthcare conditions of a patient who lives in a remote location. While monitoring the health conditions of a patient remotely via the Internet, the privacy and security of the patient data may be breached through eavesdropping, masquerading, fabrication, and replaying. The proposed IoT-RRHM framework provides health data security and privacy using elliptic curve cryptography and collision-resistant one-way hash function. It also ensures low execution costs compared to state-of-the-art schemes. The proposed IoT-RRHM framework is provably secure in the random oracle model. The AVISPA simulation results, confirm that the proposed IoT-RRHM framework can withstand the known passive and active attacks. The proposed IoT-RRHM is simulated in an IoT environment that used LM35 and MAX30100 sensor devices, Amica ESP 8266 NodeMCU micro -controller device, Raspberry Pi3, and ACS ACR38U-I1 38U contact smartcard reader/writer device for real-time implementation. This implementation shows that the proposed IoT-RRHM framework is feasible in an IoT-based healthcare environment.
C1 [Parai, Krittibas] Siliguri Inst Technol, Dept Comp Sci & Engn, Siliguri, W Bengal, India.
   [Parai, Krittibas; Islam, S. K. Hafizul] Indian Inst Informat Technol Kalyani, Dept Comp Sci & Engn, Kalyani 741235, W Bengal, India.
RP Islam, SKH (corresponding author), Indian Inst Informat Technol Kalyani, Dept Comp Sci & Engn, Kalyani 741235, W Bengal, India.
EM krittibas.sit@gmail.com; hafi786@gmail.com
CR ACS, 2022, ACS ACR38U I1 38U CO
   Amin R, 2016, AD HOC NETW, V36, P58, DOI 10.1016/j.adhoc.2015.05.020
   Amin R, 2015, J MED SYST, V39, DOI 10.1007/s10916-015-0318-z
   Amin R, 2015, WIRELESS PERS COMMUN, V84, P439, DOI 10.1007/s11277-015-2616-7
   [Anonymous], 2022, SMART CARD
   [Anonymous], 2022, PULS OX HEART RAT SE
   [Anonymous], 2020, SEC 2 REC EL CURV DO
   [Anonymous], 2022, TEMP SENS
   [Anonymous], 2022, ESP 8266 32 BIT MICR
   [Anonymous], 2022, RASPB PI3
   Challa S, 2018, COMPUT ELECTR ENG, V69, P534, DOI 10.1016/j.compeleceng.2017.08.003
   Chen R, 2019, J MED SYST, V43, DOI 10.1007/s10916-018-1129-9
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Ever YK, 2019, IEEE SYST J, V13, P456, DOI 10.1109/JSYST.2018.2866067
   Fortino Giancarlo, 2018, Wearable computing: From modeling to implementation of wearable systems based on body sensor networks
   Gupta DS, 2018, INT J COMMUN SYST, V31, DOI 10.1002/dac.3473
   Gupta DS, 2017, INT J INF SECUR PRIV, V11, P54, DOI 10.4018/IJISP.2017070105
   Jiang Q, 2016, J MED SYST, V40, DOI 10.1007/s10916-016-0587-1
   KOBLITZ N, 1987, MATH COMPUT, V48, P203, DOI 10.1090/S0025-5718-1987-0866109-5
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Li CT, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17071482
   Li X, 2018, TELECOMMUN SYST, V67, P323, DOI 10.1007/s11235-017-0340-1
   Litzenberger DwayneC., 2016, Pycrypto-the python cryptography toolkit
   Liu CH, 2017, COMPUT ELECTR ENG, V59, P250, DOI 10.1016/j.compeleceng.2016.01.002
   Locke D., 2010, MQTT V3 1 PROTOCOL S, V42, P42
   Matthew Green's blog, 2019, WELCOME PYCRYPTODOME
   Messerges TS, 2002, IEEE T COMPUT, V51, P541, DOI 10.1109/TC.2002.1004593
   MILLER VS, 1986, LECT NOTES COMPUT SC, V218, P417, DOI 10.1007/3-540-39799-x_31
   Narwal B., 2020, J SYST ARCHITECT
   Omala AA, 2017, J MED SYST, V41, DOI 10.1007/s10916-016-0670-7
   Rogaway P, 2004, LECT NOTES COMPUT SC, V3017, P371
   Sahoo SS, 2021, J AMB INTEL HUM COMP, V12, P1419, DOI 10.1007/s12652-020-02213-6
   Salehi SA, 2016, ASIA-PAC CONF COMMUN, P523, DOI 10.1109/APCC.2016.7581523
   Sheng ZG, 2015, IEEE ACCESS, V3, P622, DOI 10.1109/ACCESS.2015.2435000
   Soeten M., 2013, THESIS FS ENG
   Sujay V.L., 2022, STAT TECHNOL TELECOM
   Wang CZ, 2015, J MED SYST, V39, DOI 10.1007/s10916-015-0331-2
   Wu LB, 2016, J MED SYST, V40, DOI 10.1007/s10916-016-0491-8
   Xie Y, 2019, SECUR COMMUN NETW, DOI 10.1155/2019/5860286
   Xingfa Shen, 2004, Fifth World Congress on Intelligent Control and Automation (IEEE Cat. No.04EX788), P3636
   Yeh KH, 2016, IEEE ACCESS, V4, P10288, DOI 10.1109/ACCESS.2016.2638038
   Zimmerman TG, 1996, IBM SYST J, V35, P609, DOI 10.1147/sj.353.0609
NR 42
TC 3
Z9 3
U1 2
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2023
VL 138
AR 102859
DI 10.1016/j.sysarc.2023.102859
EA MAR 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA E4QR8
UT WOS:000975409700001
DA 2024-07-18
ER

PT J
AU Niu, SF
   Shao, HL
   Su, Y
   Wang, CF
AF Niu, Shufen
   Shao, Honglin
   Su, Yun
   Wang, Caifen
TI Efficient heterogeneous signcryption scheme based on Edge Computing for
   Industrial Internet of Things
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Industrial Internet of Things; Edge computing; Heterogeneous
   signcryption; Privacy preservation
ID ONLINE/OFFLINE SIGNCRYPTION; MULTI-MESSAGE; SECURITY; LIGHTWEIGHT;
   PRIVACY
AB In recent years, the Industrial Internet of Things (IIoT) has played an indispensable role in the age of intelligence. The data of IIoT is extremely private and valuable. Therefore, privacy protection and secure communication in the IIoT have been the focus of attention. Since terminal devices in the IIoT collect massive amounts of sensitive data in real time, traditional cloud computing architectures cannot satisfy the requirements of the IIoT. Edge computing is an emerging computing paradigm to solve the problems of delay and bandwidth in traditional cloud computing architectures. In edge computing architecture, one-to-many communication is a secure and highly efficient communication method. Due to the complex heterogeneity of the IIoT, it faces various potential threats. In order to solve the dilemma mentioned above, we propose an efficient heterogeneous signcryption scheme based on edge computing for IIoT to achieve multi-message and multi-receiver communication between edge servers and data users, where the edge server belongs to identity-based cryptography while data users belong to certificateless cryptography. In the random oracle model, our proposed scheme is proved to satisfy confidentiality and unforgeability based on the discrete logarithm assumption and the computational Diffie-Hellman assumption. Experimental results indicate that our proposal achieves better performance than existing schemes. Hence, our scheme has more advantages for IIoT.
C1 [Niu, Shufen; Shao, Honglin; Su, Yun; Wang, Caifen] Northwest Normal Univ, Coll Comp Sci & Engn, Lanzhou 730070, Peoples R China.
   [Wang, Caifen] Shenzhen Technol Univ, Coll Data & Internet, Shenzhen 518118, Peoples R China.
C3 Northwest Normal University - China; Shenzhen Technology University
RP Shao, HL (corresponding author), Northwest Normal Univ, Coll Comp Sci & Engn, Lanzhou 730070, Peoples R China.
EM sfniu76@nwnu.edu.cn; shaohl52ky@163.com; suyun@nwnu.edu.cn;
   wangcf@nwnu.edu.cn
FU National Natural Science Foundation of China [62241207, 61862058,
   61662069, 62262060]
FX This work was supported by the National Natural Science Foun- dation of
   China (Grant No. 62241207, No. 61862058, No. 61662069, No. 62262060) .
   The authors gratefully acknowledge the anonymous reviewers for their
   valuable comments.
CR Aazam M, 2018, IEEE T IND INFORM, V14, P4674, DOI 10.1109/TII.2018.2855198
   Al-Fuqaha A, 2015, IEEE COMMUN SURV TUT, V17, P2347, DOI 10.1109/COMST.2015.2444095
   Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   Ali I, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101692
   An JH, 2002, LECT NOTES COMPUT SC, V2332, P83
   Baek J, 2007, J CRYPTOL, V20, P203, DOI 10.1007/s00145-007-0211-0
   Chen JS, 2022, IEEE INTERNET THINGS, V9, P8967, DOI 10.1109/JIOT.2021.3119513
   Gebremichael T, 2020, IEEE ACCESS, V8, P152351, DOI 10.1109/ACCESS.2020.3016937
   Han J, 2019, COMPUT STAND INTER, V62, P84, DOI 10.1016/j.csi.2018.08.004
   Hosen ASMS, 2022, IEEE T IND INFORM, V18, P6330, DOI 10.1109/TII.2021.3123260
   Hussain S, 2022, COMPUT COMMUN, V181, P116, DOI 10.1016/j.comcom.2021.10.010
   Hussain S, 2021, J INF SECUR APPL, V58, DOI 10.1016/j.jisa.2020.102625
   Hussain S, 2020, IEEE ACCESS, V8, P93230, DOI 10.1109/ACCESS.2020.2994988
   Jin CH, 2022, J SYST ARCHITECT, V127, DOI 10.1016/j.sysarc.2022.102522
   Li F, 2012, J NETW COMPUT APPL, V35, P340, DOI 10.1016/j.jnca.2011.08.001
   Ming Y, 2020, IEEE ACCESS, V8, P153561, DOI 10.1109/ACCESS.2020.3018488
   Nayab, 2022, WIREL COMMUN MOB COM, V2022, DOI 10.1155/2022/4215441
   Niu SF, 2022, IEEE INTERNET THINGS, V9, P19086, DOI 10.1109/JIOT.2022.3163607
   Pan IC, 2022, IEEE INTERNET THINGS, P1, DOI [10.1109/A0T.2022.3167102, DOI 10.1109/A0T.2022.3167102]
   Pang LJ, 2019, IEEE ACCESS, V7, P84091, DOI 10.1109/ACCESS.2019.2924654
   Qiu JY, 2019, IEEE ACCESS, V7, P180205, DOI 10.1109/ACCESS.2019.2958089
   Qiu T, 2020, IEEE COMMUN SURV TUT, V22, P2462, DOI 10.1109/COMST.2020.3009103
   Rehman MHU, 2019, FUTURE GENER COMP SY, V99, P247, DOI 10.1016/j.future.2019.04.020
   Serror M, 2021, IEEE T IND INFORM, V17, P2985, DOI 10.1109/TII.2020.3023507
   Shamir A., 1985, Advances in Cryptology, V84 4, P47, DOI 10.1007/3-540-39568-7_5
   Shi WB, 2015, PEER PEER NETW APPL, V8, P881, DOI 10.1007/s12083-014-0249-3
   Sun DD, 2008, IFIP INT C NETW PARA, P34, DOI 10.1109/NPC.2008.12
   Thou C., 2019, INT J DISTRIB SENS N, V15, DOI [10.1177/1550147718824465, DOI 10.1177/1550147718824465]
   Ullah I, 2022, IEEE INTERNET THINGS, V9, P2688, DOI 10.1109/JIOT.2021.3093068
   Wang CF, 2017, INF SECUR J, V26, P136, DOI 10.1080/19393555.2017.1319523
   Wu YL, 2021, IEEE INTERNET THINGS, V8, P2300, DOI 10.1109/JIOT.2020.3025916
   Zhang FG, 2005, 19TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOL 1, PROCEEDINGS, P398
   Zheng YL, 1997, LECT NOTES COMPUT SC, V1294, P165
NR 33
TC 9
Z9 9
U1 7
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2023
VL 136
AR 102836
DI 10.1016/j.sysarc.2023.102836
EA FEB 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9P7IB
UT WOS:000944453400001
DA 2024-07-18
ER

PT J
AU Wang, JY
   Huang, RL
   Huang, KX
   Chen, YT
AF Wang, Jingyu
   Huang, Rulin
   Huang, Kaixin
   Chen, Yuting
TI A server bypass architecture for hopscotch hashing key-value store on
   DRAM-NVM memories
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Remote direct memory access; Non-volatile memory; Key-value store;
   Hopscotch hashing
AB Non-volatile memories (NVMs), along with DRAMs, provide key-value (KV) stores with strong support in persisting data and storing it in memories. The remote direct memory access (RDMA) technology has been employed to boost remote data access to KV stores, since it provides kernel-bypass, zero-copy and low-latency features. Meanwhile, existing KV stores on DRAM-NVM memories suffer from performance bottlenecks; extra costs still need to be spent in accessing data in memories and keeping data consistency. This paper introduces Reno, a server bypass architecture for KV stores on DRAM-NVM memories. Reno is a server-client architecture for KV stores. It is equipped with two techniques: (1) a hopscotch hashing technique that allows KV stores on DRAM-NVM memories to perform latch-enabled append operations and (2) a fully server-bypass read/write paradigm. These techniques help eliminate network round trips of the server(s) and as well reduce hash conflicts, allowing clients to access the KV stores much more efficiently. We evaluate Reno on an Intel's Optane DC Persistent Memory platform. The results show that Reno outperforms its counterparts by 1.1 similar to 3.3x for remote reads and 1.9 similar to 4.8x for remote writes in latency; the speedups of concurrent throughput are up to 2.33x, 2.36x, 3.09x and 5.08x for read-only, read-heavy, write-heavy and write-only YCSB workloads, respectively.
C1 [Wang, Jingyu] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
   [Chen, Yuting] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai, Peoples R China.
   [Huang, Rulin] Intel Corp, Shanghai, Peoples R China.
   [Huang, Kaixin] ByteDance, Shanghai, Peoples R China.
C3 Shanghai Jiao Tong University; Shanghai Jiao Tong University; Intel
   Corporation
RP Wang, JY (corresponding author), Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
EM wjy114@sjtu.edu.cn; kaixinhuang@sjtu.edu.cn; kaixinhuang@sjtu.edu.cn;
   chenyt@sjtu.edu.cn
OI Wang, Jingyu/0000-0002-5274-9801
FU National Natural Science Foundation of China [62032004]; CCF-Huawei
   Innovation Research Plan [TC20210701006, CCF2021-admin-270]
FX This research is supported by National Natural Science Foundation of
   China (Grant No. 62032004). Yuting Chen is also partially sponsored by
   CCF-Huawei Innovation Research Plan (TC20210701006/CCF2021-admin-270).
CR Aghayev A, 2019, PROCEEDINGS OF THE TWENTY-SEVENTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '19), P353, DOI 10.1145/3341301.3359656
   Atikoglu Berk, 2012, Performance Evaluation Review, V40, P53, DOI 10.1145/2318857.2254766
   Barak Dotan, 2019, Tips and tricks to optimize your RDMA code
   Bronson N., 2013, P 2013 USENIX C ANN, P49
   Cao W, 2020, PROCEEDINGS OF THE 18TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P29
   Cassell B, 2017, IEEE T PARALL DISTR, V28, P3537, DOI 10.1109/TPDS.2017.2729545
   Chang F, 2008, ACM T COMPUT SYST, V26, DOI 10.1145/1365815.1365816
   Chen YM, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P1077, DOI 10.1145/3373376.3378515
   Chen YM, 2019, PROCEEDINGS OF THE FOURTEENTH EUROSYS CONFERENCE 2019 (EUROSYS '19), DOI 10.1145/3302424.3303968
   community.mellanox, PERFTEST PACKAGE WEB
   Cooper Brian F., 2010, P 1 ACM S CLOUD COMP, P143, DOI [DOI 10.1145/1807128.1807152, 10.1145/1807128.1807152]
   Debnath Biplob., 2016, ACM SIGOPS Operating Systems Review, V49, P18, DOI DOI 10.1145/2883591.2883597
   DeCandia G., 21 ACM S OPERATING S
   Dragojevic Aleksandar, 2014, NSDI 14, P401
   Elyasi N, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P309
   faceplusplus, Face++
   Harter T., 2014, LOGIN USENIX MAG, V39
   Herlihy M, 2008, LECT NOTES COMPUT SC, V5218, P350, DOI 10.1007/978-3-540-87779-0_24
   Huang DX, 2020, PROC VLDB ENDOW, V13, P3072, DOI 10.14778/3415478.3415535
   Huang HX, 2018, PR IEEE COMP DESIGN, P246, DOI 10.1109/ICCD.2018.00045
   Huang Rulin, 2021, 2021 IEEE 27th International Conference on Parallel and Distributed Systems (ICPADS)., P466, DOI 10.1109/ICPADS53394.2021.00064
   Kalia A., 2015, ACM SIGCOMM COMP COM, V44, P295
   Kalia A, 2019, PROCEEDINGS OF THE 16TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P1
   Kalia A, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P185
   Lai CB, 2015, IEEE S MASS STOR SYS
   LevelDB Website, US
   Lu BT, 2020, PROC VLDB ENDOW, V13, P1147, DOI 10.14778/3389133.3389134
   Lu LY, 2017, ACM T STORAGE, V13, DOI 10.1145/3033273
   MacArthur P, 2012, IEEE I C EMBED SOFTW, P778, DOI 10.1109/HPCC.2012.110
   Mitchell Christopher, 2013, P USENIX ANN TECHN C, P103
   Morgan T., 2015, Intel shows off 3d xpoint memory performance
   Nam M, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P31
   Novakovic S, 2019, SYSTOR '19: PROCEEDINGS OF THE 12TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, P97, DOI 10.1145/3319647.3325827
   Olson MA, 1999, PROCEEDINGS OF THE FREENIX TRACK, P183
   Oukid I, 2016, SIGMOD'16: PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P371, DOI 10.1145/2882903.2915251
   RocksDB website, About us
   Su MM, 2017, PROCEEDINGS OF THE TWELFTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS 2017), P1, DOI 10.1145/3064176.3064189
   Wang KL, 2013, J PHYS D APPL PHYS, V46, DOI 10.1088/0022-3727/46/7/074003
   Wei XD, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P233
   Wong HSP, 2010, P IEEE, V98, P2201, DOI 10.1109/JPROC.2010.2070050
   Yang J, 2019, Arxiv, DOI arXiv:1908.03583
   Yang J, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P221
   Yang Jun, 2015, P 13 USENIX C FIL ST, P167
   Zhang YY, 2015, ACM SIGPLAN NOTICES, V50, P3, DOI [10.1145/2694344.2694370, 10.1109/OECC.2015.7340093]
   Zhong WS, 2021, PROCEEDINGS OF THE 19TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '21), P51
   Zuo PF, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P461
   Zuo PF, 2018, IEEE T PARALL DISTR, V29, P985, DOI 10.1109/TPDS.2017.2782251
NR 47
TC 3
Z9 3
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102777
DI 10.1016/j.sysarc.2022.102777
EA NOV 2022
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R3OO
UT WOS:000892217000005
DA 2024-07-18
ER

PT J
AU Rubini, S
   Nicolas, VA
   Singhoff, F
   Plantec, A
   Tran, HN
   Dissaux, P
AF Rubini, Stephane
   Nicolas, Valerie-Anne
   Singhoff, Frank
   Plantec, Alain
   Tran, Hai Nam
   Dissaux, Pierre
TI Specification of schedulability assumptions to leverage multiprocessor
   Analysis
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Schedulability analysis; Design pattern; Real-time system; Logic
   programming; Multiprocessor
ID TIME; DESIGN; TASKS
AB In order to ease the early verification of uniprocessor real-time systems, the tool Cheddar provides a service that guarantees the applicability of a schedulability analysis method for a given architecture model. This verification service uses a catalog of design patterns.
   In this article, we propose to extend these patterns to multiprocessor architectures. Designing such extension is a challenge because the knowledge of both the software and the hardware architectures are essential to decide on the schedulability of a task set in that context. Indeed, parallel execution of tasks involves hardware resource sharing, that has in turn an effect on the task execution times. Currently, no general method is able to assess the schedulability of a high-performance multicore system with a limited level of pessimism, except if assumptions or usage restrictions are set to simplify the system analysis.
   So, the research community is developing multiple schedulability tests based on various assumptions which constrain the task models and their execution platforms. In this article, we propose a framework based on Prolog that allows engineers to verify the conditions to apply a test are met. Prolog facts model the software and hardware architecture, and the inference engine checks whether these facts conform to a design pattern associated to a given verification method.
   The design pattern compliance framework is integrated with the Cheddar tool. Three examples of multiprocessor analyses illustrate the proposal. A scalability analysis shows the tool is able to verify the compliance of architectures composed of 600 tasks and 60 cores, in less than 140 s on a desktop computer.
C1 [Rubini, Stephane; Nicolas, Valerie-Anne; Singhoff, Frank; Plantec, Alain; Tran, Hai Nam] Univ Brest, Lab STICC, CNRS, UMR 6285, F-29200 Brest, France.
   [Dissaux, Pierre] Ellidiss Technol, 24 Quai Douane, F-29200 Brest, France.
C3 Centre National de la Recherche Scientifique (CNRS); Universite de
   Bretagne Occidentale
RP Rubini, S (corresponding author), Univ Brest, Lab STICC, CNRS, UMR 6285, F-29200 Brest, France.
EM Stephane.Rubini@univ-brest.fr; Valerie-anne.Nicolas@univ-brest.fr;
   Frank.Singhoff@univ-brest.fr; Alain.Plantec@univ-brest.fr;
   Hai-Nam.Tran@univ-brest.fr; dissaux@ellidis.com
FU Univ. of Brest, Ellidiss Technologies, Brest Metropole, CR de Bretagne,
   CD du Finistere, Campus France PESSOA program [27380SA, 37932TF]; MOSAR
   (Horizon 2020 grant) [821996]; Thales; H2020 - Industrial Leadership
   [821996] Funding Source: H2020 - Industrial Leadership
FX Cheddar has been supported by Univ. of Brest, Ellidiss Technologies,
   Brest Metropole, CR de Bretagne, CD du Finistere, Campus France PESSOA
   programs number 27380SA and 37932TF, MOSAR (Horizon 2020 grant agreement
   No 821996) and Thales.
CR Altmeyer S, 2012, REAL-TIME SYST, V48, P499, DOI 10.1007/s11241-012-9152-2
   Amey P. N., 2003, Ada Letters, V23, P58
   [Anonymous], 2016, MULT PROC REV 0 POS
   [Anonymous], 2002, Scheduling in real-time systems
   Audsley N.C., 1993, P FO 5 EUR WORKSH RE, P36
   Audsley N.C, 1991, 164 YCS U YORK
   Barnes W., 2004, BOARDS SOLUTIONS, P16
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Brau G, 2015, 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), P236, DOI 10.1109/ISORC.2015.29
   Burchard A., 1994, ASSIGNING REAL TIME
   Burns A, 1998, LECT NOTES COMPUT SC, V1411, P263, DOI 10.1007/BFb0055011
   Chandarli Y., 2012, WATERS 2012, P21
   Cheramy M, 2014, 5 INT WORKSH AN TOOL, P6
   Colmerauer A., 1996, History of programming languages II, VII, P331, DOI [DOI 10.1145/234286.1057820L, 10.1145/234286.1057820, DOI 10.1145/234286.1057820]
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   De Sanctis M, 2017, INFORM SOFTWARE TECH, V83, P35, DOI 10.1016/j.infsof.2016.11.008
   Diaz-Ramirez A., 2012, 2012 22nd International Conference on Electrical Communications and Computers (CONIELECOMP 2012), P157, DOI 10.1109/CONIELECOMP.2012.6189901
   Dissaux P, 2016, P 8 EUROPEAN C EMBED
   Dissaux P., 2008, P EUR REAL TIM SYST, P32
   Dissaux P., 2014, P 6 EUROPEAN C EMBED
   Dridi M, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101931
   Feiler P., 2006, COMPUTER AIDED CONTR, P1206
   Fotsing C., 2014, CHEDDAR ARCHITECTURE
   Fürst S, 2010, DES AUT TEST EUROPE, P256
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   Gaudel V., 2014, THESIS U BRETAGNE OC
   Gaudel V, 2011, SIGADA 2011: PROCEEDINGS OF THE 2011 ACM INTERNATIONAL CONFERENCE ON ADA AND RELATED TECHNOLOGIES, P61, DOI 10.1145/2070336.2070359
   Goossens J, 2016, REAL-TIME SYST, V52, P808, DOI 10.1007/s11241-016-9256-1
   Harbour MG, 2001, EUROMICRO, P125, DOI 10.1109/EMRTS.2001.934015
   Iqbal M.Z., MODEL DRIVEN ENG LAN
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kim H, 2014, IEEE REAL TIME, P145, DOI 10.1109/RTAS.2014.6925998
   Li S, 2017, J SYST ARCHITECT, V76, P58, DOI 10.1016/j.sysarc.2016.11.003
   Maiza Claire, 2018, Technical Report. Verimag Research Report TR- 2018-9 (Technical Report
   Motii A, 2016, IEEE INT C ENG COMP, P155, DOI [10.1109/ICECCS.2016.027, 10.1109/ICECCS.2016.27]
   Navet N., 2006, TRAIT IC2 INFORM COM, P336
   Oh Y, 1993, CS9324 U VIRG
   Palencia JC, 1998, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.1998.739728
   Plantec A, 2010, LECT NOTES COMPUT SC, V6415, P4, DOI 10.1007/978-3-642-16558-0_3
   Pont MJ, 1998, UKACC INTERNATIONAL CONFERENCE ON CONTROL '98, VOLS I&II, P1078, DOI 10.1049/cp:19980379
   Saidi S, 2015, 2015 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), P220, DOI 10.1109/CODESISSS.2015.7331385
   Sanz R, 2003, IEEE CONTR SYST MAG, V23, P43, DOI 10.1109/MCS.2003.1200245
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Singhoff F., 2004, Ada Letters, V24, P1
   Tassey G., 2002, EC IMPACTS INADEQUAT
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   Tindell K., 1994, Adding time-offsets to schedulability analysis
   Tran H.N., 2016, ACM SIGBED REV, V13, P22
   Tran H.N., 2017, THESIS U BRETAGNE OC
   Tran HN, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102007
   Urunuela R., 2010, Emerging Technologies and Factory Automation (ETFA), P1
NR 51
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102761
DI 10.1016/j.sysarc.2022.102761
EA NOV 2022
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6E0DY
UT WOS:000883055800003
OA hybrid
DA 2024-07-18
ER

PT J
AU Li, XF
   Li, GC
AF Li, Xianfeng
   Li, Gengchao
TI HB-ReTriple: Mobile rendering optimization based on efficient history
   reusing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smartphone; GPU; Android; Rendering; Energy efficiency
ID ENERGY
AB UI rendering on smartphones needs powerful CPU and GPU to meet user-perceived smoothness, and it contributes a significant portion of energy consumption of the battery-driven device. Improving energy efficiency of rendering process without degrading user experience has attracted research attention in both academia and industry. In this work, we propose an energy-efficient rendering optimization framework, called HB-ReTriple, based on reusing the rendering results of the unchanged Views across adjacent frames. This reusing can effectively reduce the amount of computation spent on UI rendering, thereby saving considerable energy. We implement our framework on a real Android mobile platform, and the experiments show that HB-ReTriple achieves an average speedup of 2.89x in terms of frames-per-second (FPS) and an energy saving of 38.2% per-frame.
C1 [Li, Xianfeng] Macau Univ Sci & Technol, Sch Comp Sci & Engn, A317,Ave Wai Long, Taipa 999078, Macao, Peoples R China.
   [Li, Gengchao] Tencent Inc, Shenzhen, Peoples R China.
C3 Macau University of Science & Technology; Tencent
RP Li, XF (corresponding author), Macau Univ Sci & Technol, Sch Comp Sci & Engn, A317,Ave Wai Long, Taipa 999078, Macao, Peoples R China.
EM xifli@must.edu.mo
RI li, xianfeng/GYD-5825-2022
FU Science and Technology Development Fund of Macau [0079/2019/AMJ]
FX This work was supported by the Science and Technology Development Fund
   of Macau under Grant 0079/2019/AMJ.
CR Anglada M, 2019, INT S HIGH PERF COMP, P623, DOI 10.1109/HPCA.2019.00014
   Arnau JM, 2014, CONF PROC INT SYMP C, P529, DOI 10.1109/ISCA.2014.6853207
   Arnau JM, 2013, INT CONFER PARA, P83, DOI 10.1109/PACT.2013.6618806
   Chang YM, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2539036.2539049
   Cheng ZN, 2016, I S MOD ANAL SIM COM, P439, DOI 10.1109/MASCOTS.2016.18
   Cui X., 2020, 2020 57 ACMIEEE DESI, P1
   He ST, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P27, DOI 10.1145/2789168.2790117
   Hsiu PC, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2829946
   Lee G, 2019, IEEE T MOBILE COMPUT, V18, P871, DOI 10.1109/TMC.2018.2844202
   Li X., 2017, 2017 54 ACMEDACIEEE, P1
   Li Xianfeng, 2020, IEEE T COMPUT
   Lin H., 2018, P 2018 55 ACMESDAIEE, P1, DOI DOI 10.1109/DAC.2018.8465887
   Maghazeh A, 2015, ICCAD-IEEE ACM INT, P613, DOI 10.1109/ICCAD.2015.7372626
   Mei Xinxin, 2013, P WORKSH POW AW COMP, P1
   Nixon K.W., 2014, P 6 USENIX C POWER A, P5
   Park JG, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3145337
   Pathania A, 2015, DES AUT CON, DOI 10.1145/2744769.2744894
   Pathania A, 2014, DES AUT CON, DOI 10.1145/2593069.2593151
   You D, 2012, ELECTRON LETT, V48, P1333, DOI 10.1049/el.2012.2624
   Zhang YJ, 2022, IEEE T VIS COMPUT GR, V28, P3486, DOI 10.1109/TVCG.2021.3064367
   Zhang YJ, 2018, COMPUT GRAPH FORUM, V37, P155, DOI 10.1111/cgf.13483
NR 21
TC 0
Z9 1
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102627
DI 10.1016/j.sysarc.2022.102627
EA JUN 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O9RS
UT WOS:000855031800012
DA 2024-07-18
ER

PT J
AU Xu, YL
   Jin, CH
   Qin, WY
   Shan, JS
   Jin, Y
AF Xu, Yongliang
   Jin, Chunhua
   Qin, Wenyu
   Shan, Jinsong
   Jin, Ying
TI Secure fuzzy identity-based public verification for cloud storage
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud storage; Public verification; Biometric-based identity; Security
ID AUDITING SCHEME; SIGNATURE
AB The rapid development of cloud storage services brings many security challenges. Data integrity, as the top priority of these security challenges, has always been a research hotspot. Data integrity verification protocols enable verifiers to verify remote data integrity by employing sample auditing and homomorphic authenticators without downloading outsourced data. The existing fuzzy identity-based public verification schemes have multiple security vulnerabilities, which are easily exploited by malicious participants to attack the security of the scheme, posing a great threat to the practical application of the scheme. In the paper, we give a secure fuzzy identity-based public verification scheme that simultaneously supports fuzzy identity-based public verification and resists the attacks by various involved parties. In addition, the security and usability of the scheme are verified by detailed security proofs and implementations. Compared with existing fuzzy identity-based public verification schemes, our scheme fixes the security vulnerabilities of fuzzy identity-based public verification schemes and provides stronger security.
C1 [Xu, Yongliang; Jin, Chunhua; Qin, Wenyu; Shan, Jinsong; Jin, Ying] Huaiyin Inst Technol, Fac Comp & Software Engn, Huaian 233003, Peoples R China.
C3 Huaiyin Institute of Technology
RP Jin, CH (corresponding author), Huaiyin Inst Technol, Fac Comp & Software Engn, Huaian 233003, Peoples R China.
EM xajch0206@163.com
RI Wang, Ning/B-2777-2012; Xu, Yongliang/HHC-5538-2022
OI Wang, Ning/0000-0003-1745-1425; Xu, Yongliang/0000-0001-7571-5498
FU Graduate Practice Innovation Program of Jiangsu Province, China
   [SJCX21_1512]; Graduate Science and Technology Inno-vation Program of
   Huaiyin Institute of Technology, China [HGYK202123]; Natural Science
   Research of Huai?an, China [HABZ201916]
FX Acknowledgments The authors would like to thank the anonymous referees
   sincerely for their very valuable comments. This work is supported by
   the Graduate Practice Innovation Program of Jiangsu Province, China
   (grant no. SJCX21_1512) , the Graduate Science and Technology
   Inno-vation Program of Huaiyin Institute of Technology, China (grant no.
   HGYK202123) , and the Natural Science Research of Huai?an, China (grant
   no. HABZ201916) .
CR Adokshaja B. L., 2017, 2017 International Conference on Energy, Communication, Data Analytics and Soft Computing (ICECDS), P3635, DOI 10.1109/ICECDS.2017.8390141
   Armknecht F, 2014, CCS'14: PROCEEDINGS OF THE 21ST ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P831, DOI 10.1145/2660267.2660310
   Ateniese G, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P598
   Chen XY, 2020, FRONT COMPUT SCI-CHI, V14, P219, DOI 10.1007/s11704-018-8117-6
   Choo KKR, 2016, FUTURE GENER COMP SY, V62, P51, DOI 10.1016/j.future.2016.04.017
   Deswarte Y., 2003, IFIP Adv Inf Commun Technol, P1, DOI [10.1007/1-4020-7901-X_1, DOI 10.1007/1-4020-7901-X_1]
   Freeman D, 2010, J CRYPTOL, V23, P224, DOI 10.1007/s00145-009-9048-z
   Guan CW, 2015, LECT NOTES COMPUT SC, V9326, P203, DOI 10.1007/978-3-319-24174-6_11
   Gudeme JR, 2021, COMPUT SECUR, V103, DOI 10.1016/j.cose.2020.102176
   Guo FC, 2016, IEEE T INF FOREN SEC, V11, P247, DOI 10.1109/TIFS.2015.2489179
   Jalil BA, 2022, J KING SAUD UNIV-COM, V34, P4008, DOI 10.1016/j.jksuci.2021.04.001
   Juels A, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P584
   Li HF, 2021, J INF SECUR APPL, V61, DOI 10.1016/j.jisa.2021.102927
   Li X, 2021, IEEE T BIG DATA, V7, P975, DOI 10.1109/TBDATA.2020.3026318
   Li YN, 2019, IEEE T DEPEND SECURE, V16, P72, DOI 10.1109/TDSC.2017.2662216
   Mell P, 2010, COMMUN ACM, V53, P50
   Mishra R, 2021, CLUSTER COMPUT, V24, P1361, DOI 10.1007/s10586-020-03193-0
   Nakamoto Satoshi, 2009, DECENT BUS REV
   Patil TA, 2017, 2017 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN COMPUTER, ELECTRICAL, ELECTRONICS AND COMMUNICATION (CTCEEC), P831, DOI 10.1109/CTCEEC.2017.8455105
   Rao L, 2020, IEEE T SERV COMPUT, V13, P451, DOI 10.1109/TSC.2017.2708116
   Rui Zhou, 2021, 2021 IEEE 6th International Conference on Cloud Computing and Big Data Analytics (ICCCBDA), P675, DOI 10.1109/ICCCBDA51879.2021.9442586
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Shacham H, 2008, LECT NOTES COMPUT SC, V5350, P90, DOI 10.1007/978-3-540-89255-7_7
   Shamir A., 1985, Advances in Cryptology, V84 4, P47, DOI 10.1007/3-540-39568-7_5
   Suguna M, 2019, CLUSTER COMPUT, V22, pS6891, DOI 10.1007/s10586-018-1701-6
   Sun LX, 2020, INT J INF SECUR, V19, P711, DOI 10.1007/s10207-020-00486-8
   Wang F, 2018, IEEE T COMPUT SOC SY, V5, P854, DOI 10.1109/TCSS.2018.2858805
   Wu LB, 2018, J SUPERCOMPUT, V74, P6156, DOI 10.1007/s11227-018-2527-y
   Xu Y., 2020, IEEE SYST J, V15, P3730, DOI DOI 10.1109/JSYST.2020.3018692
   Yang PY, 2011, COMPUT ELECTR ENG, V37, P532, DOI 10.1016/j.compeleceng.2011.04.013
   Yu Y, 2015, LECT NOTES COMPUT SC, V9451, P310, DOI 10.1007/978-3-319-26059-4_17
   Zhang JH, 2016, INFORM SCIENCES, V343, P1, DOI 10.1016/j.ins.2015.12.043
   Zhang Y, 2021, IEEE T CLOUD COMPUT, V9, P923, DOI 10.1109/TCC.2019.2908400
   Zhang Y, 2017, IEEE T INF FOREN SEC, V12, P676, DOI 10.1109/TIFS.2016.2631951
   Zhang Y, 2015, IEEE T COMPUT SOC SY, V2, P159, DOI 10.1109/TCSS.2016.2517205
   Zhang ZF, 2006, LECT NOTES COMPUT SC, V3989, P293
   Zhao CB, 2019, IEEE ACCESS, V7, P160459, DOI 10.1109/ACCESS.2019.2950938
NR 37
TC 8
Z9 8
U1 2
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102558
DI 10.1016/j.sysarc.2022.102558
EA MAY 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C8FZ
UT WOS:000811098400011
DA 2024-07-18
ER

PT J
AU Liu, Y
   Zhang, ZM
   Xu, JL
   Xie, GQ
   Li, RF
AF Liu, Yan
   Zhang, Zaimei
   Xu, Jilong
   Xie, Guoqi
   Li, Renfa
TI Coded worn block mechanism to reduce garbage collection in SSD
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Flash memory; Semiconductor; Storage management; System performance
ID NAND FLASH MEMORY; STORAGE; PERFORMANCE; LIFETIME
AB Over-provisioning space is a part of storage reserved in the SSD, it is used to replace worn blocks. The reduction of over-provisioning space has negative effects on the performance of SSD. Although worn blocks reach program/erase limit, they can still retain data. A common solution to reuse worn blocks is to periodically read and write back a data before it is unreliable. However, data scrubbing adversely affects SSD lifespan because it incurs extra read and write. In this work, we propose coded worn block FTL (CW-FTL) to maintain performance of SSD. CW-FTL stores cold data in worn blocks, but with added parity to address the higher error rate of worn blocks. A worn block reaches maximum program/erase cycles stipulated by industry can store data. CW-FTL manages worn blocks to store cold data that is not updated frequently, and uses parity-based redundancy to ensure data reliability. The performance and lifespan of SSD are maintained while the data reliability of worn blocks is guaranteed. Our experiments validate that CW-FTL can decrease wear of SSD and maintain its performance without performance degradation compared to existing data correct-and-refresh method.
C1 [Liu, Yan; Xu, Jilong; Xie, Guoqi; Li, Renfa] Hunan Univ, Key Lab Embedded, Network Comp Hunan Prov, Changsha 410082, Hunan, Peoples R China.
   [Zhang, Zaimei] Changsha Univ Sci & Technol, Coll Econ & Management, Changsha 410114, Hunan, Peoples R China.
C3 Hunan University; Changsha University of Science & Technology
RP Zhang, ZM (corresponding author), Changsha Univ Sci & Technol, Coll Econ & Management, Changsha 410114, Hunan, Peoples R China.
EM zhangzaimei@163.com
RI Lin, Yi/KEH-1784-2024; he, xi/JXN-3817-2024
FU National Natural Science Foundation of China [61872135]; Xiangjiang
   Artificial Intelligence Academy [202021A03]
FX Acknowledgments The authors are thankful to the anonymous reviewers for
   their valu-able feedback and comments toward this study. This work is
   supported in part by the National Natural Science Foundation of China
   (Grant 61872135) , and the Xiangjiang Artificial Intelligence Academy
   (Grant 202021A03) .
CR Ankolekar PP, 2010, IEEE T DEVICE MAT RE, V10, P33, DOI 10.1109/TDMR.2009.2031171
   [Anonymous], 2012, CS201205 U VIRG
   [Anonymous], 2012, P 27 ANN ACM S APPL, DOI DOI 10.1145/2245276.2232061
   Cai Y, 2012, DES AUT TEST EUROPE, P521
   Cai Y, 2012, PR IEEE COMP DESIGN, P94, DOI 10.1109/ICCD.2012.6378623
   Chang LP, 2007, APPLIED COMPUTING 2007, VOL 1 AND 2, P1126, DOI 10.1145/1244002.1244248
   Chang YH, 2007, DES AUT CON, P212, DOI 10.1109/DAC.2007.375155
   Deal E, 2009, CYCLIC DESIGN
   Deguchi Y, 2016, INT RELIAB PHY SYM
   Gregori S, 2003, P IEEE, V91, P602, DOI 10.1109/JPROC.2003.811709
   Grupp L.M., 2013, Proceedings of the 2013 USENIX Conference on Annual Technical Conference, USENIX ATC'13, USENIX Association, Berkeley, CA, USA, P79
   Hee-Jin Park, 2015, 2015 3rd International Winter Conference on Brain-Computer Interface (BCI), P1, DOI 10.1109/IWW-BCI.2015.7073039
   Hu X.-Y., 2009, System and Storage Conference (SYSTOR), DOI DOI 10.1145/1534530.1534544
   Im S, 2011, IEEE T COMPUT, V60, P80, DOI 10.1109/TC.2010.197
   J. JESD47, 2010, JESD47G01
   Jian Hu, 2012, Performance Evaluation Review, V40, P415, DOI 10.1145/2318857.2254820
   Jimenez X., 2014, PROC USENIX C FILE S, P47
   Jimenez X, 2013, DES AUT TEST EUROPE, P226
   Jung Dawoon., 2007, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, P160, DOI DOI 10.1145/1289881
   Kim BS, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P281
   Lee C, 2017, SYSTOR'17: PROCEEDINGS OF THE 10TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, DOI 10.1145/3078468.3078479
   Lee S., 2011, Proceedings of the ACM Symposium on Applied Computing SAC '11, P374
   Lee S., 2012, Proceedings of the 10th USENIX Conference on File and Storage Technologies, FAST'12, USENIX Association, Berkeley, CA, USA, P26
   Lee Y, 2020, IEEE T COMPUT AID D, V39, P3239, DOI 10.1109/TCAD.2020.3013070
   Lin HY, 2019, IEEE T COMPUT AID D, V38, P860, DOI 10.1109/TCAD.2018.2834420
   Liu R.-S., 2012, Proceedings of the 10th USENIX Conference on File and Storage Technologies, P11
   Liu RS, 2014, ACM SIGPLAN NOTICES, V49, P455, DOI 10.1145/2541940.2541957
   Luo Y., 2015, 2015 31st Symposium on Mass Storage Systems and Technologies (MSST), P1
   Menon J., 1995, Proceedings of the Fourth IEEE International Symposium on High Performance Distributed Computing (Cat. No.95TB8075), P167, DOI 10.1109/HPDC.1995.518707
   Mielke N, 2008, INT RELIAB PHY SYM, P9, DOI 10.1109/RELPHY.2008.4558857
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1537, DOI 10.1109/TPDS.2015.2442980
   Ousterhout J., 1989, Operating Systems Review, V23, P11, DOI 10.1145/65762.65765
   Pan YY, 2012, INT S HIGH PERF COMP, P179
   ROSENBLUM M, 1992, ACM T COMPUT SYST, V10, P26, DOI 10.1145/146941.146943
   S.N.I. Association, 2016, BLOCK I O TRAC
   Sampson A, 2014, ACM T COMPUT SYST, V32, DOI 10.1145/2644808
   Storage Performance Council, 2015, UMASS TRACE REPOSITO
   Tanakamaru S., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P204, DOI 10.1109/ISSCC.2011.5746283
   Wang CD, 2012, DES AUT TEST EUROPE, P260
   Wang Y, 2012, DES AUT CON, P214
   Xu ZY, 2012, IEEE IPCCC, P142, DOI 10.1109/PCCC.2012.6407747
   Zhao K, 2014, INT S HIGH PERF COMP, P536, DOI 10.1109/HPCA.2014.6835962
NR 42
TC 0
Z9 0
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102487
DI 10.1016/j.sysarc.2022.102487
EA APR 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J2DL
UT WOS:000797732600006
DA 2024-07-18
ER

PT J
AU Faghihi, F
   Zulkernine, M
   Ding, S
AF Faghihi, Farnood
   Zulkernine, Mohammad
   Ding, Steven
TI CamoDroid: An Android application analysis environment resilient against
   sandbox evasion
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Android; Dynamic analysis; Malware detection
ID MALWARE
AB In the past few years, numerous attempts have been made to mitigate evasive Android malware. However, it remains one of the challenges in smartphone security. Evasive malware can dodge dynamic analysis by detecting execution in sandboxes and hiding its malicious behaviors during the investigation. In this work, we present CamoDroid, an open-source and extendable dynamic analysis environment resilient against detection by state-of-the-art evasive Android malware. Our technique mimics data, sensors, user input, static and network features of actual devices and cloaks the existence of the analysis environment. It further improves dynamic analysis and provides a broad view of an application's behavior by monitoring and logging the dangerous Application Programming Interface (API) calls executed by applications. We implement CamoDroid and assess its resiliency to sandbox detection. We first demonstrate that our sandbox cannot be detected using modern existing academic and commercial applications that can distinguish analysis environments from real devices. We also assess the dependability of CamoDroid against real-world evasive malware and show that it can successfully cloak the existence of the analysis environment to more than 96 percent of evasive Android malware. Moreover, we investigate other popular Android sandboxes and show that they are vulnerable to at least one type of sandbox detection heuristic.
C1 [Faghihi, Farnood; Zulkernine, Mohammad; Ding, Steven] Queens Univ, Sch Comp, Kingston, ON, Canada.
C3 Queens University - Canada
RP Faghihi, F (corresponding author), Queens Univ, Sch Comp, Kingston, ON, Canada.
EM farnood.faghihi@queensu.ca
OI Faghihi, Farnood/0000-0002-4691-2334
FU Natural Sciences and Engineering Research Council of Canada (NSERC);
   Canada Research Chairs (CRC) program
FX This work is partially supported by the Natural Sciences and Engineering
   Research Council of Canada (NSERC) and the Canada Research Chairs (CRC)
   program.
CR Afianian A, 2020, ACM COMPUT SURV, V52, DOI 10.1145/3365001
   Afonso V, 2018, LECT NOTES COMPUT SC, V11060, P47, DOI 10.1007/978-3-319-99136-8_3
   Alexander-Bown S., 2020, ROOTBEER ROOT CHECKI
   [Anonymous], 2012, ANDROID SECURITY
   [Anonymous], 2018, CONTAGIO MOBILE MALW
   Arsene Liviu, 2012, ANDROID MALWARE ANAL
   Backes M, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P1101
   Berlato S, 2020, J INF SECUR APPL, V52, DOI 10.1016/j.jisa.2020.102463
   Bordoni L, 2018, LECT NOTES COMPUT SC, V10492, P278, DOI 10.1007/978-3-319-66402-6_17
   Chakkaravarthy SS, 2019, COMPUT SCI REV, V32, P1, DOI 10.1016/j.cosrev.2019.01.002
   Check Point Software Technologies, 2015, BRAINTEST A NEW LEVE
   Checkpoint Software Technologies, 2021, CUCK BOOK
   D'Elia DC, 2020, IEEE T INF FOREN SEC, V15, P2750, DOI 10.1109/TIFS.2020.2976559
   Dietzel C., 2014, THESIS HOCHSCHULE DA
   Druffel A, 2020, LECT NOTES COMPUT SC, V12418, P473, DOI 10.1007/978-3-030-61638-0_26
   Enck W, 2014, ACM T COMPUT SYST, V32, DOI 10.1145/2619091
   Faghihi F, 2021, COMPUT NETW, V191, DOI 10.1016/j.comnet.2021.108011
   FortiGuard Labs, 2012, STINITERA ANDROID MA
   Gajrani J., 2015, Proceedings of the 8th International Conference on Security of Information and Networks, SIN 2015, Sochi, Russian Federation, September 8-10, 2015, SIN'15, P290
   Gajrani J, 2020, ADV COMPUT, V119, P73, DOI 10.1016/bs.adcom.2020.03.002
   Gao YX, 2014, FIFTH INTERNATIONAL CONFERENCE ON INTELLIGENT CONTROL AND INFORMATION PROCESSING (ICICIP), P270, DOI 10.1109/ICICIP.2014.7010353
   Google, 2020, UI APPL EX MONK
   Hatching International B.V, 2021, HATCH TRIAG MALW SAN
   Hicks BJ, 2008, ACM T INFORM SYST, V26, DOI 10.1145/1402256.1402262
   Jing Yiming., 2014, Proceedings of the 30th Annual Computer Security Applications Conference, P216, DOI [10.1145/2664243.2664250, DOI 10.1145/2664243.2664250]
   Joe Security LLC, 2021, JOES DEEP MALW AN
   Kaspersky Labs, 2020, IT THREAT EV Q2 2020
   Kim M, 2016, 2016 INTERNATIONAL CONFERENCE ON INFORMATION NETWORKING (ICOIN), P455, DOI 10.1109/ICOIN.2016.7427158
   Kouliaridis V, 2020, SYMMETRY-BASEL, V12, DOI 10.3390/sym12071128
   Kuprins A., 2019, ANAL JOKER A SPY PRE
   Lantz Patrik, 2011, DROIDBOX ANDROID APP
   Leguesse Y, 2017, INFORM SECURITY THEO, P140
   Lin JM, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI [10.1145/3316781.3317901, 10.1109/iccad45719.2019.8942168]
   Lindorfer Martina, 2014, 2014 Third International Workshop on Building Analysis Datasets and Gathering Experience Returns for Security (BADGERS). Proceedings, P3, DOI 10.1109/BADGERS.2014.7
   Maier D, 2015, COMPUT SECUR, V54, P2, DOI 10.1016/j.cose.2015.05.001
   Maier D, 2015, 2014 NINTH INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY (ARES), P30, DOI 10.1109/ARES.2014.12
   McAfee Labs, 2020, 2020 MOB THREAT REP
   Park J, 2020, IEEE Access, V8
   Payatu, 2021, GETT START FRID ANDR
   Petsas T, 2014, P 7 EUR WORKSH SYST, P1, DOI [10.1145/2592791.2592796, DOI 10.1145/2592791.2592796]
   Plohmann Daniel, 2018, J CYBERCRIME DIGIT I, V3, P1, DOI 10.18464/cybin.v3i1.17
   Ravnas Ole Andre V, 2014, FRIDA DYNAMIC INSTRU
   Sun PY, 2019, INFORM SCIENCES, V479, P456, DOI 10.1016/j.ins.2018.04.065
   Tam K, 2015, 22ND ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2015), DOI 10.14722/ndss.2015.23145
   Tam K, 2017, ACM COMPUT SURV, V49, DOI 10.1145/3017427
   van der Veen V., 2013, THESIS VU U AMSTERDA
   Vidas Timothy, 2014, P 9 ACM S INF COMP C, P447, DOI [DOI 10.1145/2590296.2590325, 10.1145/2590296.2590325]
   Wang XL, 2017, ANN COMPUT SECURITY, P350, DOI 10.1145/3134600.3134601
   Xiong JB, 2020, FUTURE GENER COMP SY, V111, P741, DOI 10.1016/j.future.2019.10.017
   Yokoyama A, 2016, LECT NOTES COMPUT SC, V9854, P165, DOI 10.1007/978-3-319-45719-2_8
   You I., 2010, P 2010 INT C BROADB, P297, DOI DOI 10.1109/BWCCA.2010.85
NR 51
TC 4
Z9 4
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2022
VL 125
AR 102452
DI 10.1016/j.sysarc.2022.102452
EA MAR 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2P7LR
UT WOS:000819918100008
DA 2024-07-18
ER

PT J
AU Li, WL
   Huang, J
   Xie, GQ
   Karray, F
   Li, RF
AF Li, Wanli
   Huang, Jing
   Xie, Guoqi
   Karray, Fakhri
   Li, Renfa
TI A survey on vision-based driver distraction analysis
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Driver distraction; Vision-based methods; Driver inattention monitoring
   systems
ID HEAD POSE ESTIMATION; INTELLIGENT VEHICLES; COMPUTER-VISION; HAND
   DETECTION; GAZE; EYE; RECOGNITION; TRACKING; FOOT; ORIENTATION
AB Motor vehicle crashes are great threats to our life, which may result in numerous fatalities, as well as tremendous economic and societal costs. Driver inattention, either distraction or fatigue, is the major cause among human factors responsible for the crashes. Distracted driving has been getting increasingly severe, and has caused many more crashes than drowsy driving, while the latter has been more extensively studied. Therefore, we are motivated to present a comprehensive survey on vision-based approaches for driver distraction analysis. In the paper, we firstly provide an overview of driver distraction, then introduce the available datasets and explore the various cues for driver behavior distraction analysis. After that, two forms of driver behavior distraction (visual distraction and manual distraction) are analyzed separately. Lastly, we conclude the evolvement and future directions of driver distraction analysis for safe driving. To the best of our knowledge, we are the first to propose driver behavior distraction and analyze it in a hierarchical way.
C1 [Li, Wanli; Huang, Jing; Xie, Guoqi; Li, Renfa] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410082, Hunan, Peoples R China.
   [Karray, Fakhri] Univ Waterloo, Ctr Pattern Anal & Machine Intelligence, Waterloo, ON N2L 3G1, Canada.
C3 Hunan University; University of Waterloo
RP Xie, GQ; Li, RF (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410082, Hunan, Peoples R China.
EM liwanli@hnu.edu.cn; jingh@hnu.edu.cn; xgqman@hnu.edu.cn;
   karray@uwaterloo.ca; lirenfa@hnu.edu.cn
OI Li, Wanli/0000-0001-7084-2551
FU National Natural Science Foundation of China [61932010, 61902118,
   61972139, 62133014]; China Postdoctoral Science Foundation [2019M662771]
FX This paper was supported by the National Natural Science Foundation of
   China Grant No. 61932010, 61902118, 61972139, 62133014, China
   Postdoctoral Science Foundation No. 2019M662771.
CR ABBAS T, 2020, P IEEE 23 INT MULT C, P1, DOI DOI 10.1007/978-981-15-0954-4_1
   Abouelnaga M.N.M. Yehya, AUC DISTRACTED DRIVE
   Abouelnaga Y., 2017, ARXIV170609498
   Ahlstr??m C., 2010, P 7 INT C METH TECHN, P1
   Ahlstrom C, 2013, IEEE T INTELL TRANSP, V14, P965, DOI 10.1109/TITS.2013.2247759
   Ahlstrom C, 2012, IEEE T INTELL TRANSP, V13, P553, DOI 10.1109/TITS.2011.2174786
   Alam L., 2019, 2019 International Conference on Electrical, Computer and Communication Engineering (ECCE), P1
   Alioua N, 2016, EURASIP J IMAGE VIDE, DOI 10.1186/s13640-016-0103-z
   Alotaibi M, 2020, SIGNAL IMAGE VIDEO P, V14, P617, DOI 10.1007/s11760-019-01589-z
   AlShalfan KA, 2021, CMC-COMPUT MATER CON, V68, P689, DOI 10.32604/cmc.2021.015989
   [Anonymous], 2021, Taxonomy and definitions for terms related to driving automation systems for on-road motor vehicles
   [Anonymous], 2015, Global status report on road safety 2015
   [Anonymous], 2018, NATL HIGHWAY TRAFFIC
   [Anonymous], 2015, ARXIV PREPRINT ARXIV
   [Anonymous], 2020, Centers for Disease Control and Prevention: adult oral health
   [Anonymous], 2016, State farm distracted driver detection
   Arefin MR, 2019, I SYMP CONSUM ELECTR
   Artan Y, 2014, IEEE COMPUT SOC CONF, P225, DOI 10.1109/CVPRW.2014.42
   Arun S, 2012, IEEE CONF SUSTAIN UT, P1, DOI 10.1109/STUDENT.2012.6408351
   Baheti B, 2020, IEEE T INTELL VEHICL, V5, P565, DOI 10.1109/TIV.2020.2995555
   Baheti B, 2018, IEEE COMPUT SOC CONF, P1145, DOI 10.1109/CVPRW.2018.00150
   Barros JMD, 2018, IEEE WINT CONF APPL, P2028, DOI 10.1109/WACV.2018.00224
   Behera A, 2022, IEEE T INTELL TRANSP, V23, P2874, DOI 10.1109/TITS.2020.3027240
   Bergasa LM, 2008, PROCEEDINGS OF THE 11TH INTERNATIONAL IEEE CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS, P1149, DOI 10.1109/ITSC.2008.4732544
   Berri RA, 2014, PROCEEDINGS OF THE 2014 9TH INTERNATIONAL CONFERENCE ON COMPUTER VISION, THEORY AND APPLICATIONS (VISAPP 2014), VOL 2, P411
   Billah T, 2019, IEEE T CIRC SYST VID, V29, P1048, DOI 10.1109/TCSVT.2018.2818407
   Blaiech AG, 2019, J SYST ARCHITECT, V98, P331, DOI 10.1016/j.sysarc.2019.01.007
   Blincoe T.R. M.E. Z., 2015, ANN EMERG MED, V66, P194
   Bock F, 2018, J SYST ARCHITECT, V85-86, P1, DOI 10.1016/j.sysarc.2018.01.006
   Borghi G, 2020, IEEE T PATTERN ANAL, V42, P596, DOI 10.1109/TPAMI.2018.2885472
   Borghi G, 2018, IEEE INT CONF AUTOMA, P564, DOI 10.1109/FG.2018.00090
   Borghi G, 2017, PROC CVPR IEEE, P5494, DOI 10.1109/CVPR.2017.583
   Borghi G, 2017, IEEE INT VEH SYM, P1503, DOI 10.1109/IVS.2017.7995922
   Braunagel C, 2015, IEEE INT C INTELL TR, P1652, DOI 10.1109/ITSC.2015.268
   Castillejos M C, 2018, Psychol Med, V48, P2101, DOI 10.1017/S0033291718000235
   Cengil E, 2019, LECT NOTES ARTIF INT, V11734, P264, DOI 10.1007/978-3-030-29859-3_23
   Chawan P. M., 2018, INT J ENG RES APPL, V4, P60
   Chhabra R, 2017, PROCEEDINGS OF THE 7TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, DATA SCIENCE AND ENGINEERING (CONFLUENCE 2017), P36, DOI 10.1109/CONFLUENCE.2017.7943120
   Choi IH, 2016, INT CONF BIG DATA, P143, DOI 10.1109/BIGCOMP.2016.7425813
   Craye C, 2016, INT J INTELL TRANSP, V14, P173, DOI 10.1007/s13177-015-0112-9
   Cronje J., 2017, P 9 INT C COMP AUT E, P126
   Tran C, 2012, COMPUT VIS IMAGE UND, V116, P435, DOI 10.1016/j.cviu.2011.09.008
   Oliveira FRD, 2018, 2018 IEEE LATIN AMERICAN CONFERENCE ON COMPUTATIONAL INTELLIGENCE (LA-CCI)
   Das N, 2015, IEEE INT C INTELL TR, P2953, DOI 10.1109/ITSC.2015.473
   De Castro MJC, 2018, IHIP 2018: 2018 INTERNATIONAL CONFERENCE ON INFORMATION HIDING AND IMAGE PROCESSING, P112, DOI 10.1145/3292425.3293464
   Deng XM, 2018, IEEE T IMAGE PROCESS, V27, P1888, DOI 10.1109/TIP.2017.2779600
   Deo N, 2020, IEEE T INTELL VEHICL, V5, P41, DOI 10.1109/TIV.2019.2955364
   Deo N, 2016, 2016 IEEE 19TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P2179, DOI 10.1109/ITSC.2016.7795908
   Diaz-Chito K, 2018, IEEE ACCESS, V6, P18325, DOI 10.1109/ACCESS.2018.2817252
   Diaz-Chito K, 2016, APPL SOFT COMPUT, V45, P98, DOI 10.1016/j.asoc.2016.04.027
   Dong YC, 2011, IEEE T INTELL TRANSP, V12, P596, DOI 10.1109/TITS.2010.2092770
   Doshi A, 2009, IEEE INT VEH SYM, P887, DOI 10.1109/IVS.2009.5164397
   Dua I, 2019, IEEE INT CONF AUTOMA, P430, DOI 10.1109/fg.2019.8756620
   Tran D, 2018, IET INTELL TRANSP SY, V12, P1210, DOI 10.1049/iet-its.2018.5172
   EBDD, EEE BUET DISTR DRIV
   El Khatib A, 2020, IEEE T INTELL TRANSP, V21, P4483, DOI 10.1109/TITS.2019.2940874
   Engstrom J., A conceptual framework and taxonomy for understanding and categorizing driver inattention
   Eraqi HM, 2019, J ADV TRANSPORT, DOI 10.1155/2019/4125865
   Eriksson A, 2017, HUM FACTORS, V59, P689, DOI 10.1177/0018720816685832
   Fernández A, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16111805
   Fletcher L, 2009, INT J ROBOT RES, V28, P774, DOI 10.1177/0278364908099459
   Fridman L, 2016, IET COMPUT VIS, V10, P308, DOI 10.1049/iet-cvi.2015.0296
   Fridman L, 2016, IEEE INTELL SYST, V31, P49, DOI 10.1109/MIS.2016.47
   Fu XP, 2013, IEEE T INTELL TRANSP, V14, P303, DOI 10.1109/TITS.2012.2217377
   Gumaei A, 2020, NEURAL COMPUT APPL, DOI 10.1007/s00521-020-05328-1
   Hernández N, 2011, IEEE INT C INTELL TR, P1279, DOI 10.1109/ITSC.2011.6082886
   Hernandez N., 2010, 2010 13th International IEEE Conference on Intelligent Transportation Systems (ITSC 2010), P895, DOI 10.1109/ITSC.2010.5625006
   Höffken M, 2014, IEEE INT VEH SYM, P253, DOI 10.1109/IVS.2014.6856578
   Hssayeni M. D., 2017, Electronic Imaging, V2017, P20, DOI 10.imawm-162
   Hu T., 2020, IEEE INT VEH SYM, P1176
   Hu ZC, 2015, IEEE INT VEH SYM, P958, DOI 10.1109/IVS.2015.7225808
   Huang C, 2020, IEEE ACCESS, V8, P109335, DOI 10.1109/ACCESS.2020.3001159
   Jain DK, 2021, NEURAL COMPUT APPL, V33, P6183, DOI 10.1007/s00521-020-05390-9
   Jegham I, 2021, IEEE SENS J, V21, P1918, DOI 10.1109/JSEN.2020.3019258
   Jegham I, 2020, SIGNAL PROCESS-IMAGE, V88, DOI 10.1016/j.image.2020.115960
   Jegham I, 2019, LECT NOTES COMPUT SC, V11678, P518, DOI 10.1007/978-3-030-29888-3_42
   Jha S, 2018, IEEE INT C INTELL TR, P697, DOI 10.1109/ITSC.2018.8569709
   Jha S, 2017, IEEE INT C INTELL TR
   Jha S, 2016, 2016 IEEE 19TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P2157, DOI 10.1109/ITSC.2016.7795905
   Ji Q, 2002, REAL-TIME IMAGING, V8, P357, DOI 10.1006/rtim.2002.0279
   Jiménez P, 2012, IEEE T INTELL TRANSP, V13, P1167, DOI 10.1109/TITS.2012.2187517
   Jinhua Zeng, 2010, Proceedings 2010 Second WRI Global Congress on Intelligent Systems (GCIS 2010), P43, DOI 10.1109/GCIS.2010.83
   Jo J, 2011, OPT ENG, V50, DOI 10.1117/1.3657506
   Kang HB, 2013, 2013 IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION WORKSHOPS (ICCVW), P616, DOI 10.1109/ICCVW.2013.85
   Kaplan S, 2015, IEEE T INTELL TRANSP, V16, DOI 10.1109/TITS.2015.2462084
   Kapoor K, 2020, LECT NOTES ELECTR EN, V605, P280, DOI 10.1007/978-3-030-30577-2_24
   Khan MQ, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19112574
   Kim W, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19143200
   Klauer S. G., 2006, The Impact of Driver Inattention on Near-Crash/Crash Risk: An Analysis Using the 100-Car Naturalistic Driving Study Data
   Köpüklü O, 2021, IEEE WINT CONF APPL, P91, DOI 10.1109/WACV48630.2021.00014
   Koesdwiady A, 2017, LECT NOTES COMPUT SC, V10317, P11, DOI 10.1007/978-3-319-59876-5_2
   Koesdwiady A, 2017, IEEE T VEH TECHNOL, V66, P4550, DOI 10.1109/TVT.2016.2631604
   Koesdwiady A, 2015, IEEE INT C INTELL TR, P1624, DOI 10.1109/ITSC.2015.264
   Kose N, 2019, IEEE INT C INTELL TR, P3236, DOI 10.1109/ITSC.2019.8917460
   Kutila M, 2007, IEEE IMAGE PROC, P2997
   Le THN, 2017, IEEE COMPUT SOC CONF, P1203, DOI 10.1109/CVPRW.2017.159
   Le THN, 2016, INT C PATT RECOG, P573, DOI 10.1109/ICPR.2016.7899695
   Le THN, 2017, PATTERN RECOGN, V66, P229, DOI 10.1016/j.patcog.2016.11.028
   Le THN, 2016, IEEE COMPUT SOC CONF, P46, DOI 10.1109/CVPRW.2016.13
   Lee JohnD., 2008, DRIVER DISTRACTION T, P31, DOI DOI 10.1201/9781420007497.CH3
   Lee SJ, 2011, IEEE T INTELL TRANSP, V12, P254, DOI 10.1109/TITS.2010.2091503
   Leekha M, 2019, 2019 IEEE FIFTH INTERNATIONAL CONFERENCE ON MULTIMEDIA BIG DATA (BIGMM 2019), P171, DOI [10.1109/BigMM.2019.00-28, 10.1109/BigMM.2019.00034]
   Li NX, 2015, IEEE T INTELL TRANSP, V16, P51, DOI 10.1109/TITS.2014.2324414
   Li P, 2019, IEEE INT C INTELL TR, P3243, DOI 10.1109/ITSC.2019.8916929
   Lipovac K, 2017, TRANSPORT RES F-TRAF, V47, P132, DOI 10.1016/j.trf.2017.04.015
   Liu JX, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101882
   Liu YZ, 2019, IEEE T INTELL TRANSP, V20, P3818, DOI 10.1109/TITS.2019.2921325
   Lu MQ, 2020, APPL INTELL, V50, P1100, DOI 10.1007/s10489-019-01603-4
   Lu Ye, 2020, Transactions on Edutainment XVI. Lecture Notes in Computer Science (LNCS 11782), P175, DOI 10.1007/978-3-662-61510-2_17
   Lundgren M, 2016, IEEE T INTELL TRANSP, V17, P2739, DOI 10.1109/TITS.2016.2526050
   Mafeni Mase Jimiama, 2020, Machine Learning, Optimization, and Data Science. 6th International Conference, LOD 2020. Revised Selected Papers. Lecture Notes in Computer Science (LNCS 12566), P103, DOI 10.1007/978-3-030-64580-9_9
   Majdi MS, 2018, IEEE SW SYMP IMAG, P69, DOI 10.1109/SSIAI.2018.8470309
   Celaya-Padilla JM, 2019, APPL SCI-BASEL, V9, DOI 10.3390/app9152962
   Martin M, 2019, IEEE I CONF COMP VIS, P2801, DOI 10.1109/ICCV.2019.00289
   Martin M, 2018, IEEE INT VEH SYM, P2015, DOI 10.1109/IVS.2018.8500523
   Martin Sujitha, 2014, 2014 IEEE Intelligent Vehicles Symposium Proceedings, P884, DOI 10.1109/IVS.2014.6856610
   Martin S, 2017, IEEE INT VEH SYM, P1541, DOI 10.1109/IVS.2017.7995928
   Martin S, 2016, IEEE INT VEH SYM, P1010, DOI 10.1109/IVS.2016.7535512
   Martin S, 2013, IEEE INT C INTELL TR, P2286, DOI 10.1109/ITSC.2013.6728568
   Martinello M., 2017, 2017 13 INT C NETWOR, P1, DOI DOI 10.23919/CNSM.2017
   Mase JM, 2020, I C INF COMM TECH CO, P1, DOI 10.1109/ICTC49870.2020.9289588
   Masood S, 2020, PATTERN RECOGN LETT, V139, P79, DOI 10.1016/j.patrec.2017.12.023
   Mbouna RO, 2013, IEEE T INTELL TRANSP, V14, P1462, DOI 10.1109/TITS.2013.2262098
   Mittal A, 2011, PROCEEDINGS OF THE BRITISH MACHINE VISION CONFERENCE 2011, DOI 10.5244/C.25.75
   Mittal S, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102041
   Mittal S, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101635
   Mittal S, 2019, J SYST ARCHITECT, V97, P428, DOI 10.1016/j.sysarc.2019.01.011
   Moslemi Negar, 2019, 2019 4th International Conference on Pattern Recognition and Image Analysis (IPRIA), P145, DOI 10.1109/PRIA.2019.8786012
   Murphy-Chutorian E, 2007, 2007 IEEE INTELLIGENT TRANSPORTATION SYSTEMS CONFERENCE, VOLS 1 AND 2, P1049
   Murphy-Chutorian E, 2010, IEEE T INTELL TRANSP, V11, P300, DOI 10.1109/TITS.2010.2044241
   Murphy-Chutorian E, 2008, IEEE INT VEH SYM, P1174
   Murphy-Chutorian E, 2009, IEEE T PATTERN ANAL, V31, P607, DOI 10.1109/TPAMI.2008.106
   Nambi AU, 2018, MOBICOM'18: PROCEEDINGS OF THE 24TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P840, DOI 10.1145/3241539.3267723
   Napoletano Paolo., 2018, 2018 IEEE 8th International Conference on Consumer Electronics - Berlin (ICCE-Berlin), P1
   Narayanan Ajay, 2021, Advances in Artificial Intelligence and Data Engineering. Select Proceedings of AIDE 2019. Advances in Intelligent Systems and Computing (AISC 1133), P89, DOI 10.1007/978-981-15-3514-7_8
   Narayanan A, 2016, IEEE T INTELL TRANSP, V17, P3446, DOI 10.1109/TITS.2016.2551298
   Nuevo J., 2006, PROC IEEE C INTELL T, P1346, DOI 10.1109/ITSC.2006.1707410
   Nuevo J, 2010, PATTERN RECOGN LETT, V31, P2455, DOI 10.1016/j.patrec.2010.07.016
   Ohn-Bar E, 2016, IEEE T INTELL VEHICL, V1, P90, DOI 10.1109/TIV.2016.2571067
   Ohn-Bar E, 2014, INT C PATT RECOG, P660, DOI 10.1109/ICPR.2014.124
   Ohn-Bar E, 2014, 2014 IEEE 17TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P1245, DOI 10.1109/ITSC.2014.6957858
   Ohn-Bar E, 2014, IEEE COMPUT SOC CONF, P185, DOI 10.1109/CVPRW.2014.33
   Ohn-Bar E, 2013, J ELECTRON IMAGING, V22, DOI 10.1117/1.JEI.22.4.041119
   Ohn-Bar E, 2013, IEEE INT VEH SYM, P1034, DOI 10.1109/IVS.2013.6629602
   Ortega Juan Diego, 2020, Computer Vision - ECCV 2020 Workshops. Proceedings. Lecture Notes in Computer Science (LNCS 12538), P387, DOI 10.1007/978-3-030-66823-5_23
   Ou CJ, 2020, IEEE T INTELL VEHICL, V5, P385, DOI 10.1109/TIV.2019.2960930
   Ou CJ, 2019, LECT NOTES COMPUT SC, V11663, P199, DOI 10.1007/978-3-030-27272-2_17
   Ou CJ, 2018, IEEE INT CONF FUZZY
   Ou CJ, 2018, LECT NOTES COMPUT SC, V10882, P443, DOI 10.1007/978-3-319-93000-8_50
   Oviedo-Trespalacios O, 2016, TRANSPORT RES C-EMER, V72, P360, DOI 10.1016/j.trc.2016.10.006
   Rangesh A, 2019, IEEE INT CONF COMP V, P2514, DOI 10.1109/ICCVW.2019.00308
   Rangesh A, 2018, IEEE COMPUT SOC CONF, P1216, DOI 10.1109/CVPRW.2018.00158
   Rangesh A, 2016, IEEE COMPUT SOC CONF, P1224, DOI 10.1109/CVPRW.2016.155
   Rangesh A, 2016, IEEE T INTELL TRANSP, V17, P1483, DOI 10.1109/TITS.2015.2508722
   Ranney T.A., 2001, Technical report
   Regan Michael A, 2014, Ann Adv Automot Med, V58, P5
   Regan MA, 2011, ACCIDENT ANAL PREV, V43, P1771, DOI 10.1016/j.aap.2011.04.008
   Rezaei M., 2012, LNCS, V7729, P427, DOI [10.1007/978-3-642-37484-5_35, DOI 10.1007/978-3-642-37484-5_35]
   Rezaei M, 2011, INT J IMAGE DATA FUS, V2, P217, DOI 10.1080/19479832.2011.590458
   Rezaei M, 2014, PROC CVPR IEEE, P129, DOI 10.1109/CVPR.2014.24
   Rezaei M, 2011, LECT NOTES COMPUT SC, V6855, P171, DOI 10.1007/978-3-642-23678-5_19
   Ribeiro RF, 2019, IEEE INT CONF AUTOMA, P678
   Roth M, 2019, IEEE INT VEH SYM, P927, DOI 10.1109/IVS.2019.8814103
   Ryu DW, 2015, IEEE INT VEH SYM, P1282, DOI 10.1109/IVS.2015.7225873
   Saadat MS, 2020, IEEE IC COMP COM NET, DOI 10.1109/icccn49398.2020.9209710
   Sabet M., 2012, 2012 20th Iranian Conference on Electrical Engineering (ICEE 2012), P1247, DOI 10.1109/IranianCEE.2012.6292547
   Schwarz A, 2017, IEEE COMPUT SOC CONF, P1165, DOI 10.1109/CVPRW.2017.155
   Selim M, 2020, VISAPP: PROCEEDINGS OF THE 15TH INTERNATIONAL JOINT CONFERENCE ON COMPUTER VISION, IMAGING AND COMPUTER GRAPHICS THEORY AND APPLICATIONS, VOL 4: VISAPP, P599, DOI 10.5220/0009330105990606
   Seshadri K, 2015, IEEE COMPUT SOC CONF, DOI 10.1109/CVPRW.2015.7301397
   Siddharth, 2016, 2016 IEEE 19TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P2545, DOI 10.1109/ITSC.2016.7795965
   Sigari M. H., 2013, International Journal of Vehicular Technology, VVol. 2013, P1, DOI [DOI 10.1155/2013/263983, 10.1155/2013/263983]
   Sigari MH., 2014, International Journal of Advanced Science and Technology, V64, P73, DOI DOI 10.14257/IJAST.2014.64.07
   Smith P, 2003, IEEE T INTELL TRANSP, V4, P205, DOI 10.1109/TITS.2003.821342
   Streiffer C, 2017, MIDDLEWARE'17: PROCEEDINGS OF THE 2017 INTERNATIONAL MIDDLEWARE CONFERENCE (INDUSTRIAL TRACK), P22, DOI 10.1145/3154448.3154452
   Tang M, 2020, CHIN AUTOM CONGR, P2717, DOI 10.1109/CAC51589.2020.9327078
   Tawari A, 2014, 2014 IEEE 17TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P988, DOI 10.1109/ITSC.2014.6957817
   Tawari A, 2014, IEEE INT VEH SYM, P344, DOI 10.1109/IVS.2014.6856607
   Tawari A, 2014, IEEE INT VEH SYM, P115, DOI 10.1109/IVS.2014.6856600
   Tawari A, 2014, IEEE T INTELL TRANSP, V15, P818, DOI 10.1109/TITS.2014.2300870
   Torres R, 2017, LECT NOTES COMPUT SC, V10614, P72, DOI 10.1007/978-3-319-68612-7_9
   Tran C, 2011, IEEE INT VEH SYM, P577, DOI 10.1109/IVS.2011.5940548
   Dinh TH, 2014, I C CONT AUTOMAT ROB, P969, DOI 10.1109/ICARCV.2014.7064437
   Trivedi M. M., 2016, INT C PATT RECOG, P2777
   Trivedi MM, 2007, IEEE T INTELL TRANSP, V8, P108, DOI 10.1109/TITS.2006.889442
   Varaich ZA, 2019, INT CONF ADV COMP SC, P1, DOI 10.23919/icacs.2019.8689131
   Vasli B, 2016, 2016 IEEE 19TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P655, DOI 10.1109/ITSC.2016.7795623
   Vicente F, 2015, IEEE T INTELL TRANSP, V16, P2014, DOI 10.1109/TITS.2015.2396031
   Vora S, 2018, IEEE T INTELL VEHICL, V3, P254, DOI 10.1109/TIV.2018.2843120
   Vora S, 2017, IEEE INT VEH SYM, P849, DOI 10.1109/IVS.2017.7995822
   Wang QY, 2019, J SIGNAL PROCESS SYS, V91, P1105, DOI 10.1007/s11265-018-1406-3
   Wang YF, 2017, INT CONF BIG DATA, P42, DOI 10.1109/BIGCOMP.2017.7881713
   Watkins ML, 2011, IEEE INT C INTELL TR, P1960, DOI 10.1109/ITSC.2011.6083026
   Wen-Chang Cheng, 2013, Proceedings of the 2013 7th Asia Modelling Symposium (AMS 2013), P41, DOI 10.1109/AMS.2013.11
   Weyers P, 2019, IEEE INT C INTELL TR, P4336, DOI [10.1109/ITSC.2019.8917139, 10.1109/itsc.2019.8917139]
   Weyers P, 2018, IEEE INT C INTELL TR, P3239, DOI 10.1109/ITSC.2018.8569467
   Wharton Z, 2021, IEEE WINT CONF APPL, P1278, DOI 10.1109/WACV48630.2021.00132
   Wisniewska J, 2014, LECT NOTES COMPUT SC, V8671, P636, DOI 10.1007/978-3-319-11331-9_76
   World Health Organization, 2018, GLOB STAT REP ROAD S
   Wu MC, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101695
   Wu YQ, 2018, ACCIDENT ANAL PREV, V118, P146, DOI 10.1016/j.aap.2018.02.011
   Wu YQ, 2017, ACCIDENT ANAL PREV, V99, P102, DOI 10.1016/j.aap.2016.10.019
   Xia YZ, 2016, INT CONF SIGN PROCES, P601, DOI 10.1109/ICSP.2016.7877903
   Xing Y, 2018, IEEE INT VEH SYM, P1626, DOI 10.1109/IVS.2018.8500548
   Xing Y, 2019, IEEE T VEH TECHNOL, V68, P5379, DOI 10.1109/TVT.2019.2908425
   Xuetao Zhang, 2011, 2011 IEEE International Conference on Vehicular Electronics and Safety (ICVES 2011), P248, DOI 10.1109/ICVES.2011.5983823
   Yan C, 2015, 2015 11TH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION (ICNC), P680, DOI 10.1109/ICNC.2015.7378072
   Yan C, 2015, 2015 8TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP), P680, DOI 10.1109/CISP.2015.7407964
   Yan C, 2016, INT J PATTERN RECOGN, V30, DOI 10.1142/S0218001416500105
   Yan C, 2016, IET COMPUT VIS, V10, P103, DOI 10.1049/iet-cvi.2015.0175
   Yan C, 2014, 2014 7TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP 2014), P83, DOI 10.1109/CISP.2014.7003754
   Yan SY, 2017, APPL COMPUT INTELL S, V2017, DOI 10.1155/2017/9830641
   Yan SY, 2016, 2016 12TH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY (ICNC-FSKD), P636, DOI 10.1109/FSKD.2016.7603248
   Yang DW, 2020, INT CONF ACOUST SPEE, P2258, DOI [10.1109/icassp40776.2020.9053659, 10.1109/ICASSP40776.2020.9053659]
   Ye Q, 2021, IEEE ICC, DOI 10.1109/ICC42927.2021.9500293
   Ye Q, 2021, IEEE OPEN J VEH TECH, V2, P272, DOI 10.1109/OJVT.2021.3089083
   Yuen K, 2020, IEEE T INTELL VEHICL, V5, P361, DOI 10.1109/TIV.2019.2955369
   Yuen K, 2017, IEEE T INTELL VEHICL, V2, P321, DOI 10.1109/TIV.2017.2772889
   Yuen K, 2016, 2016 IEEE 19TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P649, DOI 10.1109/ITSC.2016.7795622
   Yun YX, 2014, 2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), P190, DOI 10.1109/SPIN.2014.6776946
   Zhao CH, 2012, IET INTELL TRANSP SY, V6, P161, DOI 10.1049/iet-its.2011.0116
   Zhou T, 2016, 2016 IEEE 19TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P1291, DOI 10.1109/ITSC.2016.7795723
   Zhuang WH, 2020, P IEEE, V108, P274, DOI 10.1109/JPROC.2019.2951169
   Zou CY, 2016, COMM COM INF SC, V634, P149, DOI 10.1007/978-981-10-2260-9_17
NR 223
TC 18
Z9 21
U1 9
U2 90
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2021
VL 121
AR 102319
DI 10.1016/j.sysarc.2021.102319
EA NOV 2021
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Social Science Citation Index (SSCI)
SC Computer Science
GA XA7MX
UT WOS:000720827000002
DA 2024-07-18
ER

PT J
AU Xu, Q
   Zhang, Q
   Yu, B
   Shi, ND
   Wang, CS
   He, W
AF Xu, Qian
   Zhang, Qing
   Yu, Bo
   Shi, Nandi
   Wang, Changshuai
   He, Wei
TI Decentralized and expressive data publish-subscribe scheme in cloud
   based on attribute-based keyword search
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data publish-subscribe; Attribute-based keyword search; Expressive data
   subscription; Decentralized; Online/offline encryption
ID ENCRYPTION SCHEME; KEY ENCRYPTION; ACCESS-CONTROL; SECURE; EXTENSION;
   PRIVACY
AB Data publish-subscribe scheme is a valuable approach to share and retrieve data from cloud platforms selectively. However, the common practice of standard encryption hinders the effective keyword-based data subscription over outsourced data. Attribute-based keyword search (ABKS), which fulfills the functionality of attribute-based encryption and searchable encryption, is a promising cryptographic primitive to construct secure data publish-subscribe scheme. In this paper, for the first time, we propose a decentralized and expressive CP-ABKS scheme with computation outsourcing and collusion resistance. Then we construct a novel data publish-subscribe scheme based on the proposed CP-ABKS to realize secure and flexible data sharing among multiple users. Both the access and subscription policies are expressed with the Linear Secret Sharing Scheme structure that can be derived from any monotonic Boolean formula and any threshold gate. To protect the keyword privacy, the subscription policy is partially publicized, and a keyword localization method is designed to enable the server to reconstruct the subscription policy and execute the search protocol in linear time. Additionally, the proposed scheme adopts online/offline encryption and outsourced decryption in a fully decentralized setting. Security analysis and performance evaluation show that our scheme achieves a good balance between security goals and practical efficiency.
C1 [Xu, Qian; Zhang, Qing; Yu, Bo; Shi, Nandi; Wang, Changshuai; He, Wei] BestPay Co Ltd, China Telecom, Blockchain Res Inst, Tanggu Rd, Shanghai, Peoples R China.
C3 China Telecom Corp. Ltd.
RP Xu, Q (corresponding author), BestPay Co Ltd, China Telecom, Blockchain Res Inst, Tanggu Rd, Shanghai, Peoples R China.
EM 1062842783@qq.com; zhangqing@bestpay.com.cn; yubo@bestpay.com.cn;
   shinandi@bestpay.com.cn; wangchangshuai@bestpay.com.cn;
   hewei@bestpay.com.cn
CR Abdalla M, 2005, LECT NOTES COMPUT SC, V3621, P205
   Akinyele JA, 2013, J CRYPTOGR ENG, V3, P111, DOI 10.1007/s13389-013-0057-3
   Ali M, 2015, INFORM SCIENCES, V305, P357, DOI 10.1016/j.ins.2015.01.025
   [Anonymous], 2017, IEEE TRANS CLOUD COM
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Cao N, 2011, IEEE INFOCOM SER, P829, DOI 10.1109/INFCOM.2011.5935306
   Chase M, 2007, LECT NOTES COMPUT SC, V4392, P515
   Cui H, 2018, IEEE T DEPEND SECURE, V15, P409, DOI 10.1109/TDSC.2016.2599883
   Cui J, 2018, INFORM SCIENCES, V423, P343, DOI 10.1016/j.ins.2017.09.029
   Eltayieb N, 2019, J SYST ARCHITECT, V98, P165, DOI 10.1016/j.sysarc.2019.07.005
   Esposito C, 2021, INFORM PROCESS MANAG, V58, DOI 10.1016/j.ipm.2020.102468
   Esposito C, 2020, IEEE T DEPEND SECURE, V17, P566, DOI 10.1109/TDSC.2018.2799227
   Fu Z., 2016, 2016 UKACC 11 INT C, P1
   Fu ZJ, 2018, IEEE T INF FOREN SEC, V13, P2359, DOI 10.1109/TIFS.2018.2819121
   Fu ZJ, 2017, IEEE T INF FOREN SEC, V12, P2986, DOI 10.1109/TIFS.2017.2730365
   Gao HM, 2021, WIREL COMMUN MOB COM, V2021, DOI 10.1155/2021/6658920
   Goh E.-J., 2003, Rep. 2003/216
   Goldreich O, 1996, J ACM, V43, P431, DOI 10.1145/233551.233553
   Golle P, 2004, LECT NOTES COMPUT SC, V3089, P31, DOI 10.1007/978-3-540-24852-1_3
   Green Matthew., 2011, USENIX SECURITY S, V2011
   Han JG, 2018, SOFT COMPUT, V22, P5163, DOI 10.1007/s00500-017-2701-9
   Han JG, 2015, IEEE T INF FOREN SEC, V10, P665, DOI 10.1109/TIFS.2014.2382297
   He K, 2020, IEEE T DEPEND SECURE, V17, P1207, DOI 10.1109/TDSC.2018.2864186
   Hohenberger S, 2014, LECT NOTES COMPUT SC, V8383, P293, DOI 10.1007/978-3-642-54631-0_17
   Hwang YH, 2007, LECT NOTES COMPUT SC, V4575, P2
   Jiang R, 2016, COMPUT SECUR, V62, P193, DOI 10.1016/j.cose.2016.07.007
   Jiang YH, 2018, INT J INF SECUR, V17, P533, DOI 10.1007/s10207-017-0388-7
   Kamara S, 2010, LECT NOTES COMPUT SC, V6054, P136, DOI 10.1007/978-3-642-14992-4_13
   Kuchta V, 2017, LECT NOTES COMPUT SC, V10311, P409, DOI 10.1007/978-3-319-61273-7_20
   Lai J., 2012, P 7 ACM S INF COMP C, P18, DOI [10.1145/2414456.2414465, DOI 10.1145/2414456.2414465]
   Lai JZ, 2013, IEEE T INF FOREN SEC, V8, P1343, DOI 10.1109/TIFS.2013.2271848
   Lai Junzuo., 2013, Proc. of ACM ASIACCS'13, P243
   Lewko A, 2011, LECT NOTES COMPUT SC, V6632, P568, DOI 10.1007/978-3-642-20465-4_31
   Li HW, 2016, IEEE T DEPEND SECURE, V13, P312, DOI 10.1109/TDSC.2015.2406704
   Li JG, 2017, IEEE T SERV COMPUT, V10, P715, DOI 10.1109/TSC.2016.2542813
   Liang KT, 2015, IEEE T INF FOREN SEC, V10, P1981, DOI 10.1109/TIFS.2015.2442215
   Liang KT, 2014, IEEE T INF FOREN SEC, V9, P1667, DOI 10.1109/TIFS.2014.2346023
   Liang YR, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101741
   Lynn B., 2007, On the Implementation of Pairing-Based Cryptosystems
   Lyun JW, 2006, LECT NOTES COMPUT SC, V4043, P184
   Mamta, 2021, J COMPUT VIROL HACKI, V17, P21, DOI 10.1007/s11416-020-00361-z
   Mamta Brij B.Gupta, 2020, CONCURR COMP-PRACT E, V32, P1
   Mell P, 2010, COMMUN ACM, V53, P50
   Meng F, 2021, EURASIP J WIREL COMM, V2021, DOI 10.1186/s13638-020-01875-2
   Miao YB, 2021, IEEE T DEPEND SECURE, V18, P1667, DOI 10.1109/TDSC.2019.2935044
   Miao YB, 2018, IEEE INTERNET THINGS, V5, P3008, DOI 10.1109/JIOT.2017.2779124
   Rao YS, 2017, FUTURE GENER COMP SY, V67, P133, DOI 10.1016/j.future.2016.07.019
   Rouselakis Y., 2013, P 2013 ACM SIGSAC C, P463
   Ruj S, 2014, IEEE T PARALL DISTR, V25, P384, DOI 10.1109/TPDS.2013.38
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Shen C, 2020, IEEE ACCESS, V8, P93, DOI 10.1109/ACCESS.2019.2961633
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Stergiou CL, 2021, IEEE INTERNET THINGS, V8, P5164, DOI 10.1109/JIOT.2020.3033131
   Sun J, 2019, IEEE ACCESS, V7, P66655, DOI 10.1109/ACCESS.2019.2917772
   Sun WH, 2014, IEEE INFOCOM SER, P226, DOI 10.1109/INFOCOM.2014.6847943
   Varri US, 2020, 2020 20TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND INTERNET COMPUTING (CCGRID 2020), P450, DOI 10.1109/CCGrid49817.2020.00-48
   Wang SP, 2019, IEEE ACCESS, V7, P102887, DOI 10.1109/ACCESS.2019.2931531
   Wang SP, 2018, IEEE ACCESS, V6, P38437, DOI 10.1109/ACCESS.2018.2851611
   Wang SP, 2018, IEEE ACCESS, V6, P30444, DOI 10.1109/ACCESS.2018.2846037
   Wu YL, 2016, J MED SYST, V40, DOI 10.1007/s10916-016-0609-z
   Xu Q, 2019, FUTURE GENER COMP SY, V97, P306, DOI 10.1016/j.future.2019.02.067
   Xu Q, 2018, IEEE ACCESS, V6, P34051, DOI 10.1109/ACCESS.2018.2844829
   Xu Q, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18051609
   Yang K, 2017, INFORM SCIENCES, V387, P116, DOI 10.1016/j.ins.2016.09.020
   Yang K, 2015, IEEE T PARALL DISTR, V26, P3461, DOI 10.1109/TPDS.2014.2380373
   Yang K, 2013, IEEE T INF FOREN SEC, V8, P1790, DOI 10.1109/TIFS.2013.2279531
   Yang Y, 2020, IEEE T DEPEND SECURE, V17, P320, DOI 10.1109/TDSC.2017.2787588
   Yang Y, 2015, J CLOUD COMPUT-ADV S, V4, DOI 10.1186/s13677-015-0034-8
   Yang Y, 2017, J NETW COMPUT APPL, V89, P26, DOI 10.1016/j.jnca.2016.11.017
   Yang Y, 2016, IEEE T INF FOREN SEC, V11, P746, DOI 10.1109/TIFS.2015.2509912
   Yanjiang Yang, 2011, Proceedings of the 2011 IEEE 4th International Conference on Cloud Computing (CLOUD 2011), P758, DOI 10.1109/CLOUD.2011.76
   Yu JX, 2020, INT J DISTRIB SENS N, V16, DOI 10.1177/1550147720926368
   Zhang ZY, 2018, IEEE ACCESS, V6, P38273, DOI 10.1109/ACCESS.2018.2854600
   Zheng QJ, 2014, IEEE INFOCOM SER, P522, DOI 10.1109/INFOCOM.2014.6847976
   Zhiquan Lv, 2014, Information Security. 17th International Conference, ISC 2014. Proceedings: LNCS 8783, P364, DOI 10.1007/978-3-319-13257-0_21
   Zhou YK, 2018, FUTURE GENER COMP SY, V84, P177, DOI 10.1016/j.future.2017.10.014
   Zhu BR, 2019, SOFT COMPUT, V23, P527, DOI 10.1007/s00500-017-2849-3
NR 77
TC 4
Z9 4
U1 2
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102274
DI 10.1016/j.sysarc.2021.102274
EA SEP 2021
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500018
DA 2024-07-18
ER

PT J
AU Qin, HW
   Feng, D
   Tong, W
   Zhao, YT
   Peng, MY
   Liu, JN
AF Qin, Hongwei
   Feng, Dan
   Tong, Wei
   Zhao, Yutong
   Peng, Mengye
   Liu, Jingning
TI QBLKe: Host-side flash translation layer management for Open-Channel
   SSDs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE NAND flash; Open-Channel SSD; Parallel systems
AB Open-Channel SSD (OCSSD) shows great potential in high-performance storage systems. Existing applications or file systems rely on host-based Flash Translation Layer (FTL) to use OCSSDs. However, the existing solution cannot fully exploit the OCSSD performance under multi-thread workloads. On the read/write critical paths, we find three components (ring buffer, translation map, and DMA memory pool) that use global spinlocks to achieve atomicity. The spinlocks exhaust CPU time and thus hurt system scalability. Besides, as the number of OCSSD parallel units increases, the granularity of garbage collection (GC) of the existing solution also increases. This results in unnecessary page migrations during GC. In this article, we propose QBLKe as an OCSSD host-based FTL. QBLKe adopts three techniques to improve scalability and minimize software overhead: (1) per-CPU ring buffer, (2) lock-free translation map, and (3) per-CPU DMA pool. To further minimize GC page migrations and the impacts on I/O performance, QBLKe implements per-channel GC and a new scheme called score-based rate limiter. Experimental results show that QBLKe improves up to 78.9% write bandwidth compared with the existing solution. It also increases the peak read IOPS by 139.31% and the GC efficiency by 49.11%.
C1 [Qin, Hongwei; Feng, Dan; Tong, Wei; Zhao, Yutong; Peng, Mengye; Liu, Jingning] Huazhong Univ Sci & Technol, Engn Res Ctr Data Storage Syst & Technol, Sch Comp Sci & Technol,Minist Educ China, Wuhan Natl Lab Optoelect,Key Lab Informat Storage, Wuhan, Peoples R China.
C3 Huazhong University of Science & Technology
RP Tong, W (corresponding author), Huazhong Univ Sci & Technol, Engn Res Ctr Data Storage Syst & Technol, Sch Comp Sci & Technol,Minist Educ China, Wuhan Natl Lab Optoelect,Key Lab Informat Storage, Wuhan, Peoples R China.
EM glqhw@hust.edu.cn; Tongwei@hust.edu.cn
FU Nature Science Foundation of China [61821003, 61772222, U1705261,
   61832007]; National Science and Technology Major Project, China
   [2017ZX01032-101]; Fundamental Research Funds for the Central
   Universities, China [2019kfyXMBZ037]
FX This work is supported by the Nature Science Foundation of China under
   Grant No. 61821003, No. 61772222, No. U1705261, No. 61832007, the
   National Science and Technology Major Project, China No.
   2017ZX01032-101, and the Fundamental Research Funds for the Central
   Universities, China No. 2019kfyXMBZ037.
CR Agrawal Nitin, 2008, P USENIX ANN TECHN C, P57
   [Anonymous], MULTITHREADED DOWNLO
   [Anonymous], 2014, P 9 EUROPEAN C COMPU
   [Anonymous], MEMORY ALLOCATION GU
   Axboe Jens, The Flexible I/O tester
   Bityutskiy A. B., 2005, JFFS3 design issues
   Bjorling M, 2015, NONVOLATILE MEMORIES
   Bjorling M, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P359
   Bjorling Matias., 2013, Proceedings of the 6th International Systems and Storage Conference, P22
   Chanik Park, 2006, 21st Non-Volatile Semiconductor Memory Workshop. (IEEE Cat. No. 06EX1246), P17, DOI 10.1109/.2006.1629477
   Chen F, 2011, INT S HIGH PERF COMP, P266, DOI 10.1109/HPCA.2011.5749735
   Chen RH, 2019, J SYST ARCHITECT, V98, P434, DOI 10.1016/j.sysarc.2019.05.001
   Corbet J, GENERIC DMA POOLS
   Cui JH, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101685
   Dirik C, 2009, CONF PROC INT SYMP C, P279, DOI 10.1145/1555815.1555790
   Du YZ, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101828
   Facebook, RocksDB
   Feng Y., 2019, IEEE T COMPUT AIDED, V39, P599
   Feng YZ, 2017, DES AUT TEST EUROPE, P374, DOI 10.23919/DATE.2017.7927019
   geniuses I.P, BPF COMPILER COLLECT
   Gonzalez J, 2017, NONVOLATILE MEMORIES, P1
   Gonzalez-Feliu J., 2016, P 8 IET INT C POW EL, P1, DOI DOI 10.1049/CP.2016.0267
   Gorman Mel, Physical Page Allocation
   Gregg B., FLAME GRAPH
   Guide P., 2011, SYSTEM PROGRAMMI B 2, V3B
   Han K, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101758
   Harter T, 2012, ACM T COMPUT SYST, V30, DOI 10.1145/2324876.2324878
   Hu Y, 2013, IEEE T COMPUT, V62, P1141, DOI 10.1109/TC.2012.60
   Huang J, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P375
   Jeong Daeho., 2015, 13th USENIX Conference on File and Storage Technologies (FAST 15), P191
   Jhin J, 2018, PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON UBIQUITOUS INFORMATION MANAGEMENT AND COMMUNICATION (IMCOM 2018), DOI 10.1145/3164541.3164556
   Josephson WK, 2010, ACM T STORAGE, V6, DOI 10.1145/1837915.1837922
   Kang Jeong-Uk, 2014, P USENIX WORKSH HOT
   Lee Changman, 2015, 13 USENIX C FILE STO, P273
   Lee SJ, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P339
   Li HC, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P83
   Lu Y., 2013, File and Storage Technologies(FAST), P257
   Lu Youyou, 2014, P USENIX C FIL STOR, P75
   Manning C, HOW YAFFS WORKS, P2011
   Miller D.S, SEMANTICS BEHAV ATOM
   Min C, 2016, PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, P71
   O'Dwyer A., 2009, HDB PI PID CONTROLLE, V3rd ed., DOI DOI 10.1142/P575
   OpenChannelSSD Specifications, OP CHANN SSD COMM
   Qin HW, 2019, DES AUT TEST EUROPE, P1064, DOI [10.23919/date.2019.8715049, 10.23919/DATE.2019.8715049]
   Rho E, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P257
   Torvalds L., SPIN LOCKS
   Woodhouse David., 2001, JFFS : The Journalling Flash File System
   Yan SQ, 2017, ACM T STORAGE, V13, DOI 10.1145/3121133
   Zhang JC, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126545
   Zhang JC, 2016, PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, P87
   Zhao K., 2013, P USENIX C FIL STOR, P243
   Zhao YT, 2019, IEEE S MASS STOR SYS, P161, DOI 10.1109/MSST.2019.000-6
NR 52
TC 3
Z9 3
U1 1
U2 23
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102233
DI 10.1016/j.sysarc.2021.102233
EA JUL 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500004
DA 2024-07-18
ER

PT J
AU Wang, Q
   Li, ZY
   Nai, K
   Chen, YF
   Wen, M
AF Wang, Qi
   Li, Zhiyong
   Nai, Ke
   Chen, Yifan
   Wen, Ming
TI Dynamic resource allocation for jointing vehicle-edge deep neural
   network inference
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Vehicular edge computing; Task offloading; Collaborative inference;
   Dynamic resource allocation; Edge intelligence
ID OPTIMIZATION
AB The emergence of mobile edge computing provides an efficient and stable computing platform for intelligent applications of autonomous vehicles, and deep neural network (DNN) based tasks collaborative inference through joint device-edge is considered an effective way to reduce latency. However, the computing resources allocated to the vehicle are dynamic as the number of requesters changes due to the limitation of edge server resources, which causes the best partition point of the DNN is not fixed. In this paper, we consider a dynamic resource allocation scheme to select the best partition point of DNN inference tasks by vehicle-edge collaborative computing. Specifically, the latency constrained DNN tasks of vehicles are partially offloaded to edge at the granularity of DNN layers. Considering the heterogeneity of vehicular computing capabilities and multiple DNN inference tasks, we formulate an optimization problem for dynamic resource allocation and automatically select the best partition point to minimize the overall latency of all vehicles, which is NP-hard. Then we design a chemical reaction optimization based algorithm for low complexity to solve the problem. The results of extensive evaluations illustrate that our proposed scheme is superior to other baseline schemes in terms of overall latency, and with lower failure rate.
C1 [Wang, Qi; Li, Zhiyong; Nai, Ke; Chen, Yifan] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Hunan, Peoples R China.
   [Wang, Qi; Li, Zhiyong; Nai, Ke; Chen, Yifan] Key Lab Embedded & Network Comp Hunan Prov, Changsha, Hunan, Peoples R China.
   [Wen, Ming] State Grid Hunan Elect Power Co Ltd, Econ & Tech Res Inst, Hunan Key Lab Energy Internet Supply Demand & Ope, Changsha, Hunan, Peoples R China.
C3 Hunan University; State Grid Corporation of China
RP Li, ZY (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Hunan, Peoples R China.
EM zhiyong.li@hnu.edu.cn
RI li, zy/HZM-1892-2023
FU National Key Research and Development Program of China [2018YFB1308604];
   National Natural Science Foundation of China [61672215, 61976086]; Hunan
   Innovation Technology Investment Project, China [2019GK5061]; Special
   Project of Foshan Science and Technology Innovation Team, China
   [FS0AA-KJ919-4402-0069]; Science-Technology Innovation Platform and
   Talents Program of Hunan Province, China [2019TP1053]
FX This work was partially supported by National Key Research and
   Development Program of China (No. 2018YFB1308604), National Natural
   Science Foundation of China (No. 61672215, No. 61976086), Hunan
   Innovation Technology Investment Project, China (No. 2019GK5061),
   Special Project of Foshan Science and Technology Innovation Team, China
   (No. FS0AA-KJ919-4402-0069), and Science-Technology Innovation Platform
   and Talents Program of Hunan Province, China (2019TP1053).
CR Abbas N, 2018, IEEE INTERNET THINGS, V5, P450, DOI 10.1109/JIOT.2017.2750180
   [Anonymous], 2016, 2016 IEEE GLOB WORKS
   Arnold E, 2019, IEEE T INTELL TRANSP, V20, P3782, DOI 10.1109/TITS.2019.2892405
   Aslanpour MS, 2020, INTERNET THINGS-NETH, V12, DOI 10.1016/j.iot.2020.100273
   Chen YF, 2020, FUTURE GENER COMP SY, V108, P273, DOI 10.1016/j.future.2020.02.045
   Dai HJ, 2019, J SYST ARCHITECT, V94, P14, DOI 10.1016/j.sysarc.2019.02.004
   Dai YY, 2019, IEEE INTERNET THINGS, V6, P4377, DOI 10.1109/JIOT.2018.2876298
   Du JB, 2019, IEEE T VEH TECHNOL, V68, P1079, DOI 10.1109/TVT.2018.2883156
   Eshratifar AE, 2021, IEEE T MOBILE COMPUT, V20, P565, DOI 10.1109/TMC.2019.2947893
   Goudarzi M, 2021, IEEE T MOBILE COMPUT, V20, P1298, DOI 10.1109/TMC.2020.2967041
   Hsu KJ, 2019, SEC'19: PROCEEDINGS OF THE 4TH ACM/IEEE SYMPOSIUM ON EDGE COMPUTING, P179, DOI 10.1145/3318216.3363309
   Huang CX, 2020, MATH METHOD APPL SCI, V43, P6093, DOI 10.1002/mma.6350
   Islam MR, 2019, EVOL INTELL, V12, P395, DOI 10.1007/s12065-019-00246-1
   Kang YP, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P615, DOI 10.1145/3037697.3037698
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lam AYS, 2010, IEEE T EVOLUT COMPUT, V14, P381, DOI 10.1109/TEVC.2009.2033580
   Li CL, 2019, J SYST ARCHITECT, V98, P221, DOI 10.1016/j.sysarc.2019.07.009
   Li E, 2020, IEEE T WIREL COMMUN, V19, P447, DOI 10.1109/TWC.2019.2946140
   Li E, 2018, MECOMM'18: PROCEEDINGS OF THE 2018 WORKSHOP ON MOBILE EDGE COMMUNICATIONS, P31, DOI 10.1145/3229556.3229562
   Li HS, 2018, INT C PAR DISTRIB SY, P671, DOI [10.1109/ICPADS.2018.00092, 10.1109/PADSW.2018.8645013]
   Liu L, 2021, MOBILE NETW APPL, V26, P1145, DOI 10.1007/s11036-020-01624-1
   Liu SS, 2019, P IEEE, V107, P1697, DOI 10.1109/JPROC.2019.2915983
   Ning ZL, 2019, ACM T INTEL SYST TEC, V10, DOI 10.1145/3317572
   Qi Q, 2019, IEEE T VEH TECHNOL, V68, P4192, DOI 10.1109/TVT.2019.2894437
   Rajkumar R., 1998, P 19 IEEE REAL TIM S, P96
   Shafi M, 2017, IEEE J SEL AREA COMM, V35, P1201, DOI 10.1109/JSAC.2017.2692307
   Shanzhi Chen, 2017, IEEE Communications Standards Magazine, V1, P70, DOI 10.1109/MCOMSTD.2017.1700015
   Shi D, 2020, IEEE INTERNET THINGS, V7, P9330, DOI 10.1109/JIOT.2020.2983741
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sun YX, 2019, IEEE T VEH TECHNOL, V68, P3061, DOI 10.1109/TVT.2019.2895593
   Szegedy C, 2017, AAAI CONF ARTIF INTE, P4278
   Tran TX, 2019, IEEE T VEH TECHNOL, V68, P856, DOI 10.1109/TVT.2018.2881191
   Wang CM, 2017, IEEE T WIREL COMMUN, V16, P4924, DOI 10.1109/TWC.2017.2703901
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Zhang K., 2017, PROC IEEE INT C COMM, P1
   Zhou Z, 2019, P IEEE, V107, P1738, DOI 10.1109/JPROC.2019.2918951
NR 36
TC 15
Z9 18
U1 3
U2 30
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102133
DI 10.1016/j.sysarc.2021.102133
EA APR 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SO1ZJ
UT WOS:000658777300016
DA 2024-07-18
ER

PT J
AU Li, WZ
   Yu, LF
   Xue, CJ
   Zhang, H
   Lu, JX
   Cao, RR
   Lu, SL
AF Li, Wenzhong
   Yu, Lingfan
   Xue, Chaojing
   Zhang, Han
   Lu, Jixiang
   Cao, Rongrong
   Lu, Sanglu
TI Adaptive subflow allocation for multipath data transmission in mobile
   edge networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge computing; MPTCP; Subflow management; Resource allocation
ID CONGESTION CONTROL; TCP; TASKS
AB Multipath data transmission techniques have been proposed to aggregate the resource of multiple heteroge-neous access networks to enhance the robustness and throughput of multi-homed mobile devices. The Multipath TCP (MPTCP) protocol has been standardized by the IETF as an extension of conventional TCP, which enables establishing several subflows over multiple interfaces for simultaneous data transmission. However, current implementation of MPTCP only supports static subflow management strategies, which cannot adapt to the changing to network environment. In this paper, we focus on the issues of dynamic subflow management for MPTCP. We present theoretical analysis to the overall throughput of establishing multiple subflows with MPTCP, based on which we propose an adaptive subflow allocation algorithm to determine the proper number of subflows for each network interface to optimize the performance gain. We implement the proposed algorithm, integrate it into the MPTCP Linux Kernel implementation, and evaluate its performance on a wireless network testbed. Extensive experiments show that the proposed allocation algorithm significantly outperforms the existing subflow management strategies with 57% improvement.
C1 [Li, Wenzhong; Yu, Lingfan; Xue, Chaojing; Zhang, Han; Lu, Sanglu] Nanjing Univ, State Key Lab Novel Software Technol, Nanjing 210093, Jiangsu, Peoples R China.
   [Lu, Jixiang; Cao, Rongrong] NARI Grp Corp, State Key Lab Smart Grid Protect & Control, Nanjing 211106, Jiangsu, Peoples R China.
C3 Nanjing University; Nari Group Corp
RP Li, WZ (corresponding author), Nanjing Univ, State Key Lab Novel Software Technol, Nanjing 210093, Jiangsu, Peoples R China.
EM lwz@nju.edu.cn
OI Li, Wenzhong/0000-0002-9199-3655
FU National Key R&D Program of China [2017YFB1001801]; National Natural
   Science Foundation of China [61972196, 61832008, 61832 005]; Key R&D
   Program of Jiangsu Province, China [BE2018116]; State Key Laboratory of
   Smart Grid Protection and Operation Control "Research on Smart
   Integration of TerminalEdgeCloud Techniques for Pervasive Internet of
   Things"; Collaborative Innovation Center of Novel Software Technology
   and Industrialization, China; SinoGerman Institutes of Social Computing,
   China
FX This work was partially supported by the National Key R&D Program of
   China (Grant No. 2017YFB1001801) , the National Natural Science
   Foundation of China (Grant Nos. 61972196, 61832008, 61832 005) , the Key
   R&D Program of Jiangsu Province, China (Grant No. BE2018116) , the open
   Project from the State Key Laboratory of Smart Grid Protection and
   Operation Control "Research on Smart Integration of TerminalEdgeCloud
   Techniques for Pervasive Internet of Things", the Collaborative
   Innovation Center of Novel Software Technology and Industrialization,
   China, and the SinoGerman Institutes of Social Computing, China.
CR [Anonymous], 2014, P ACM SIGCOMM WORKSH, DOI DOI 10.1145/2630088.2631977
   [Anonymous], 2015, PROC ACM CONEXT
   [Anonymous], 2009, Introduction to Probability Models
   [Anonymous], 2013, P C INT MEAS C
   [Anonymous], 1988, ACM SIGCOMM COMP COM
   [Anonymous], 2000, 2991 RFC
   [Anonymous], 2012, P 9 USENIX S NETW SY
   [Anonymous], 2007, STREAM CONTROL TRANS
   Barré S, 2011, LECT NOTES COMPUT SC, V6640, P444, DOI 10.1007/978-3-642-20757-0_35
   Boccassi Luca., 2013, P 2013 ACM MOBICOM W, P3
   Deng S, 2014, PROCEEDINGS OF THE 2014 ACM INTERNET MEASUREMENT CONFERENCE (IMC'14), P181, DOI 10.1145/2663716.2663727
   Ferlin S, 2018, IEEE ACM T NETWORK, V26, P2005, DOI 10.1109/TNET.2018.2864192
   Ferlin S, 2016, 2016 IFIP NETWORKING CONFERENCE (IFIP NETWORKING) AND WORKSHOPS, P431, DOI 10.1109/IFIPNetworking.2016.7497206
   Floyd S, 1993, IEEE ACM T NETWORK, V1, P397, DOI 10.1109/90.251892
   Guo YE, 2017, PROCEEDINGS OF THE 23RD ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (MOBICOM '17), P141, DOI 10.1145/3117811.3117829
   Han B, 2016, PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES (CONEXT'16), P129, DOI 10.1145/2999572.2999606
   Han HZ, 2006, IEEE ACM T NETWORK, V14, P1260, DOI 10.1109/TNET.2006.886738
   Han ML, 2018, J SYST ARCHITECT, V90, P34, DOI 10.1016/j.sysarc.2018.08.004
   Iyengar JR, 2006, IEEE ACM T NETWORK, V14, P951, DOI 10.1109/TNET.2006.882843
   Kaspar Dominik, 2011, THESIS U OSLO FACULT
   Khalili R, 2013, IEEE ACM T NETWORK, V21, P1651, DOI 10.1109/TNET.2013.2274462
   Kimura BYL, 2019, IEEE ACM T NETWORK, V27, P1387, DOI 10.1109/TNET.2019.2923955
   Kurose J.F, 2012, Computer Networking-A Top-Down Approach Featuring the Internet, V6th
   Li L, 2018, PROCEEDINGS OF THE 2018 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '18), P161, DOI 10.1145/3230543.3230556
   Lim YS, 2017, CONEXT'17: PROCEEDINGS OF THE 2017 THE 13TH INTERNATIONAL CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES, P147, DOI 10.1145/3143361.3143376
   MPTCP Official website, 2015, CONF MPTCP
   Nikravesh A, 2016, MOBICOM'16: PROCEEDINGS OF THE 22ND ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P189, DOI 10.1145/2973750.2973769
   Paasch C, 2013, PROCEEDINGS OF THE 2013 ACM INTERNATIONAL CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES (CONEXT '13), P393, DOI 10.1145/2535372.2535403
   Qiuyu Peng, 2013, Performance Evaluation Review, V41, P305
   Raiciu C, 2011, ACM SIGCOMM COMP COM, V41, P266, DOI 10.1145/2043164.2018467
   Ren JK, 2019, J SYST ARCHITECT, V93, P20, DOI 10.1016/j.sysarc.2019.01.001
   Shi H, 2018, PROCEEDINGS OF THE 2018 USENIX ANNUAL TECHNICAL CONFERENCE, P719
   Wang WC, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101708
   Wei WJ, 2020, IEEE ACM T NETWORK, V28, P653, DOI 10.1109/TNET.2020.2970032
   Wischik D., 2011, USENIX NSDI, P99
   Wu JY, 2019, IEEE T MULTIMEDIA, V21, P1593, DOI 10.1109/TMM.2018.2879748
   Xue C., 2018, IEEE T COMMUN
   Yu L., 2015, IEEE INT WORKSH LOC, P1
   Zhang H, 2019, IEEE INFOCOM SER, P1648, DOI [10.1109/INFOCOM.2019.8737649, 10.1109/infocom.2019.8737649]
NR 39
TC 1
Z9 1
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102012
DI 10.1016/j.sysarc.2021.102012
EA FEB 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100014
DA 2024-07-18
ER

PT J
AU Tran, HN
   Rubini, S
   Boukhobza, J
   Singhoff, F
AF Tran, Hai Nam
   Rubini, Stephane
   Boukhobza, Jalil
   Singhoff, Frank
TI Feasibility interval and sustainable scheduling simulation with CRPD on
   uniprocessor platform
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time embedded systems; Scheduling simulation; Cache related
   preemption delay
ID PREEMPTION DELAY; CACHE
AB The use of hardware caches became essential in modern embedded systems to address the speed gap between processor and memory. In such systems, cache-related preemption delay (CRPD) may represent a significant proportion of task execution time. Addressing this delay in scheduling simulation of these systems stays an open and under-examined problem. Assumptions are often made to simplify the computation model used in simulation and capture the worst-case effect. Nevertheless, they can introduce situations in which scheduling simulation is considered not only pessimistic but also non-sustainable. In this article, we discuss the problem and propose a less pessimistic CRPD computation model that allows sustainable scheduling simulation regarding the capacity parameter. With the proposed model, a system that is schedulable with simulated worst case execution times remains so when these parameters are reduced. These results improve the applicability of scheduling simulation in the early verification stage for systems with caches. Experiments conducted with our CRPD computation model show a 5% to 12% improvement of schedulability task set coverage and a 30% to 50% reduction of preemption cost with regard to existing CRPD computation models. An integration in a scheduling simulator and a performance evaluation are also realized for the proposed model.
C1 [Tran, Hai Nam; Rubini, Stephane; Boukhobza, Jalil; Singhoff, Frank] Univ Brest, CNRS, UMR 6285, Lab STICC, Brest, France.
   [Tran, Hai Nam; Rubini, Stephane; Boukhobza, Jalil; Singhoff, Frank] ENSTA Bretagne, CNRS, UMR 6285, Lab STICC, Brest, France.
C3 Centre National de la Recherche Scientifique (CNRS); Universite de
   Bretagne Occidentale; Centre National de la Recherche Scientifique
   (CNRS); ENSTA Bretagne; Universite de Bretagne Occidentale
RP Tran, HN (corresponding author), Univ Brest, CNRS, UMR 6285, Lab STICC, Brest, France.
EM hai-nam.tran@univ-brest.fr
RI Boukhobza, Jalil/I-4595-2019
OI Boukhobza, Jalil/0000-0002-2194-4006
FU Brest Metropole; Campus France PESSOA [27380SA, 37932TF]; Ellidiss
   Technologies; Region Bretagne; CD du Finistere
FX The authors would like to thank Sebastian Altmeyer for providing the
   implementation in C of the Combined Multi-set approach. This work and
   Cheddar are supported by Brest Metropole, Ellidiss Technologies, Region
   Bretagne, CD du Finistere and Campus France PESSOA programs number
   27380SA and 37932TF.
CR Altmeyer S., 2015, REAL-TIME SYST, P1
   Altmeyer S, 2012, REAL-TIME SYST, V48, P499, DOI 10.1007/s11241-012-9152-2
   Altmeyer S, 2011, J SYST ARCHITECT, V57, P707, DOI 10.1016/j.sysarc.2010.08.006
   [Anonymous], 2007, P 7 ACM IEEE INT C E
   Audsley N, 1995, PREDICTABLY DEPENDAB, P41
   Audsley N., 1991, Optimal priority assignment and feasibility of static priority tasks with arbitrary start times
   Bertogna M, 2011, EUROMICRO, P217, DOI 10.1109/ECRTS.2011.28
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Brin RJ, 2014, REAL TIM SYST SYMP P, P161, DOI 10.1109/RTSS.2014.25
   Burns Alan, 2008, Journal of Computing Science and Engineering, V2, P74, DOI 10.5626/JCSE.2008.2.1.074
   BURNS A, 2007, CONCURRENT REAL TIME
   Burns Alan., 1994, Advances in Real-Time Systems, P225
   BusquetsMataix JV, 1996, 1996 IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P204, DOI 10.1109/RTTAS.1996.509537
   Chandarli Y., 2012, WATERS 2012, P21
   Cheramy Maxime, 2013, SIMULTECH 2013. Proceedings of the 3rd International Conference on Simulation & Modeling Methodologies, Technologies & Applications, P5
   Cheramy M., 2015, 6 INT WORKSH AN TOOL
   Fotsing C., 2014, CHEDDAR ARCHITECTURE
   Goossens J, 1997, REAL-TIME SYST, V13, P107, DOI 10.1023/A:1007980022314
   Goossens J, 2016, REAL-TIME SYST, V52, P808, DOI 10.1007/s11241-016-9256-1
   Gustafsson Jan., 2010, WCET, V15, P136, DOI DOI 10.4230/OASICS.WCET.2010.136
   Harbour MG, 2001, EUROMICRO, P125, DOI 10.1109/EMRTS.2001.934015
   Krodel J., 2004, COMMERCIAL SHELF REA
   Lee CG, 1998, IEEE T COMPUT, V47, P700, DOI 10.1109/12.689649
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lunniss W., 2012, Proceedings of the 20th International Conference on Real-Time and Network Systems, P161
   Lunniss W., 2014, COMP FIXED PRIORITY
   Lunniss W., 2012, YCS2012478 U YORK
   Lunniss W.R.E., 2014, THESIS
   MATTSON RL, 1970, IBM SYST J, V9, P78, DOI 10.1147/sj.92.0078
   Pellizzoni R, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P73
   Phavorin G., 2016, THESIS
   Phavorin G., 2017, REAL-TIME SYST, P1
   Phavorin G, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P109, DOI 10.1145/2834848.2834853
   Planning S., 2002, NATL I STANDARDS TEC
   Singhoff F., 2004, Ada Letters, V24, P1
   Staschulat J, 2005, EUROMICRO, P41, DOI 10.1109/ECRTS.2005.26
   Staschulat J, 2005, ACM SIGPLAN NOTICES, V40, P157, DOI 10.1145/1070891.1065933
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Tomiyama H., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P67, DOI 10.1109/HSC.2000.843709
   Tran H.N., 2016, ACM SIGBED REV, V13, P22
   Urunuela R, 2010, IEEE INT C EMERG
   Yomsi PM, 2007, EUROMICRO, P280, DOI 10.1109/ECRTS.2007.15
NR 43
TC 3
Z9 3
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 102007
DI 10.1016/j.sysarc.2021.102007
EA FEB 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM7TT
UT WOS:000639862100007
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Hassan, A
   Liu, F
   Wang, FC
   Wang, Y
AF Hassan, Abdelrhman
   Liu, Fei
   Wang, Fanchuan
   Wang, Yong
TI Secure content based image retrieval for mobile users with deep neural
   networks in the cloud
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Content-based image retrieval; Convolutional neural network (CNN);
   Lattice-based homomorphic scheme; Secure multiparty computation
ID FEATURE-EXTRACTION
AB With the tremendous growth of smart mobile devices, the Content-Based Image Retrieval (CBIR) becomes popular and has great market potentials. Secure image retrieval has attracted considerable interests recently due to the outsourcing of CBIR onto the cloud. In this paper, we propose and implement a secure CBIR framework that performs image retrieval on the cloud without the user's interaction. A pre-trained generic DNN model (e.g., VGG-16) is used to extract the feature vectors of an image on the user side. The cloud servers perform secure image inference with a private pre-trained DNN model and execute Approximate Nearest Neighbor (ANN) image retrieval protocols without the user's anymore interaction. We design and implement a set of protocols for the secure evaluation of the non-linear functions in DNNs. The information about the image contents, the private DNN model parameters, the intermediate and the retrieval results is strictly concealed by the conjunctive use of the lattice-based homomorphic scheme and two-party computation (2-PC) techniques. We further propose a secure image similarity scoring and a result sorting protocols, which enable the cloud servers to compare and sort images without knowing any information about their features or contents. The comprehensive experimental results show that our framework is efficient, accurate and secure.
C1 [Hassan, Abdelrhman; Liu, Fei; Wang, Fanchuan; Wang, Yong] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Ctr Cyber Secur, Chengdu 611731, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Wang, Y (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Ctr Cyber Secur, Chengdu 611731, Peoples R China.
EM cla@uestc.edu.cn
RI Hassan, Abdelrhman/ITU-1829-2023
OI Hassan, Abdelrhman/0000-0003-4080-2668
CR Agrawal S, 2011, LECT NOTES COMPUT SC, V7073, P21, DOI 10.1007/978-3-642-25385-0_2
   [Anonymous], 2016, MSRTR20163
   [Anonymous], 2004, FDN CRYPTOGRAPHY
   [Anonymous], 2015, NDSS
   Araki T., 2018, CRYPTOLOGY EPRINT AR
   Batcher K. E., 1968, P AFIPS SPRING JOINT, P307, DOI [DOI 10.1145/1468075.1468121, 10.1145/1468075. 1468121]
   Blaze M, 1998, LECT NOTES COMPUT SC, V1403, P127, DOI 10.1007/BFb0054122
   Bogdanov D, 2008, LECT NOTES COMPUT SC, V5283, P192
   Brakerski Z., 2014, ACM Trans. on Com. T, V6, P13
   Brakerski Z, 2012, LECT NOTES COMPUT SC, V7417, P868, DOI 10.1007/978-3-642-32009-5_50
   Brakerski Z, 2011, LECT NOTES COMPUT SC, V6841, P505, DOI 10.1007/978-3-642-22792-9_29
   Brakerski Z, 2011, ANN IEEE SYMP FOUND, P97, DOI 10.1109/FOCS.2011.12
   Chang AXM, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101659
   Chillotti I., 2019, J CRYPTOL
   Chillotti I, 2020, J CRYPTOL, V33, P34, DOI 10.1007/s00145-019-09319-x
   Chillotti I, 2016, LECT NOTES COMPUT SC, V10031, P3, DOI 10.1007/978-3-662-53887-6_1
   Dowlin N, 2016, PR MACH LEARN RES, V48
   ELGAMAL T, 1985, IEEE T INFORM THEORY, V31, P469, DOI 10.1109/TIT.1985.1057074
   Ferreira B, 2015, SYM REL DIST SYST, P11, DOI 10.1109/SRDS.2015.27
   Gentry C, 2012, LECT NOTES COMPUT SC, V7237, P465, DOI 10.1007/978-3-642-29011-4_28
   Goldreich O., 2009, FDN CRYPT, V2
   GOLDWASSER S, 1989, SIAM J COMPUT, V18, P186, DOI 10.1137/0218012
   Hassan A., 2020, J SYST ARCHIT
   Hassan AM, 2022, J DERMATOL TREAT, V33, P1017, DOI 10.1080/09546634.2020.1800569
   Hastings M, 2019, P IEEE S SECUR PRIV, P1220, DOI 10.1109/SP.2019.00028
   Hsu CY, 2012, IEEE T IMAGE PROCESS, V21, P4593, DOI 10.1109/TIP.2012.2204272
   Hu SS, 2016, IEEE T IMAGE PROCESS, V25, P3411, DOI 10.1109/TIP.2016.2568460
   Jonsson K. V., 2011, ACNS 11 P 9 INT C AP, DOI 10.1.1.400.5653
   Juvekar C, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P1651
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Li P, 2017, SOFT COMPUT, V21, P4349, DOI 10.1007/s00500-016-2066-5
   Liu F, 2019, IEEE ACCESS, V7, P119209, DOI 10.1109/ACCESS.2019.2935222
   Liu J, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P619, DOI 10.1145/3133956.3134056
   Makri Eleftheria, 2019, Topics in Cryptology - CT-RSA 2019. The Cryptographers Track at the RSA Conference 2019. Proceedings: Lecture Notes in Computer Science (LNCS 11405), P473, DOI 10.1007/978-3-030-12612-4_24
   Mao Q, 2017, MACH LEARN, V106, P627, DOI 10.1007/s10994-016-5602-8
   Micali S., 1987, ACM S THEOR COMP, P218, DOI [10.1145/28395.28420, DOI 10.1145/28395.28420]
   Mohassel P, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P35, DOI 10.1145/3243734.3243760
   Nasr M, 2019, P IEEE S SECUR PRIV, P739, DOI 10.1109/SP.2019.00065
   Paillier P, 1999, LECT NOTES COMPUT SC, V1592, P223
   Polyakov Y., 2018, PALISADE LATTICE CRY
   Rahim N, 2018, COMPUT COMMUN, V127, P75, DOI 10.1016/j.comcom.2018.06.001
   Riazi MS, 2018, PROCEEDINGS OF THE 2018 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIACCS'18), P707, DOI 10.1145/3196494.3196522
   Rouhani BD, 2018, DES AUT CON, DOI [10.1145/3195970.3196023, 10.1109/DAC.2018.8465894]
   Sadeghi AR, 2010, LECT NOTES COMPUT SC, V5984, P229
   Sepehri M, 2015, COMPUT J, V58, P2195, DOI 10.1093/comjnl/bxu093
   Simonyan K., 2014, CORR
   Slaney M, 2008, IEEE SIGNAL PROC MAG, V25, P128, DOI 10.1109/MSP.2007.914237
   Song SJ, 2019, J SYST ARCHITECT, V97, P269, DOI 10.1016/j.sysarc.2019.01.012
   Songhori EM, 2015, P IEEE S SECUR PRIV, P411, DOI 10.1109/SP.2015.32
   Tang WD, 2019, J SYST ARCHITECT, V94, P1, DOI 10.1016/j.sysarc.2019.02.001
   Wang Y, 2019, J INF SECUR APPL, V49, DOI 10.1016/j.jisa.2019.102399
   Wang Y, 2019, J INF SECUR APPL, V47, P335, DOI 10.1016/j.jisa.2019.06.001
   Weissbrich M, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.101647
   Yao A. C., 1986, 27th Annual Symposium on Foundations of Computer Science (Cat. No.86CH2354-9), P162, DOI 10.1109/SFCS.1986.25
   Yi X, 2016, PROC INT CONF DATA, P373, DOI 10.1109/ICDE.2016.7498255
   Zahur S., 2015, CRYPTOLOGY EPRINT AR
   Zhang YL, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P19, DOI [10.1145/3132747.3132768, 10.1109/SP.2017.12]
   Zheng P., 2013, MM 13
NR 59
TC 12
Z9 13
U1 2
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102043
DI 10.1016/j.sysarc.2021.102043
EA FEB 2021
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100007
DA 2024-07-18
ER

PT J
AU Ramakrishna, S
   Harstell, C
   Burruss, MP
   Karsai, G
   Dubey, A
AF Ramakrishna, Shreyas
   Harstell, Charles
   Burruss, Matthew P.
   Karsai, Gabor
   Dubey, Abhishek
TI Dynamic-weighted simplex strategy for learning enabled cyber physical
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Convolutional Neural Networks; Learning Enabled Components;
   Reinforcement Learning; Simplex Architecture
ID ARCHITECTURE
AB Cyber Physical Systems (CPS) have increasingly started using Learning Enabled Components (LECs) for performing perception-based control tasks. The simple design approach, and their capability to continuously learn has led to their widespread use in different autonomous applications. Despite their simplicity and impressive capabilities, these components are difficult to assure, which makes their use challenging. The problem of assuring CPS with untrusted controllers has been achieved using the Simplex Architecture. This architecture integrates the system to be assured with a safe controller and provides a decision logic to switch between the decisions of these controllers. However, the key challenges in using the Simplex Architecture are: (1) designing an effective decision logic, and (2) sudden transitions between controller decisions lead to inconsistent system performance. To address these research challenges, we make three key contributions: (1) dynamic-weighted simplex strategy - we introduce "weighted simplex strategy" as the weighted ensemble extension of the classical Simplex Architecture. We then provide a reinforcement learning based mechanism to find dynamic ensemble weights, (2) middleware framework - we design a framework that allows the use of the dynamic-weighted simplex strategy, and provides a resource manager to monitor the computational resources, and (3) hardware testbed - we design a remote-controlled car testbed called DeepNNCar to test and demonstrate the aforementioned key concepts. Using the hardware, we show that the dynamic-weighted simplex strategy has 60% fewer out-of-track occurrences (soft constraint violations), while demonstrating higher optimized speed (performance) of 0.4 m/s during indoor driving than the original LEC driven system.
C1 [Ramakrishna, Shreyas; Harstell, Charles; Burruss, Matthew P.; Karsai, Gabor; Dubey, Abhishek] Vanderbilt Univ, Inst Software Integrated Syst, 221 Kirkland Hall, Nashville, TN 37235 USA.
C3 Vanderbilt University
RP Ramakrishna, S (corresponding author), Vanderbilt Univ, Inst Software Integrated Syst, 221 Kirkland Hall, Nashville, TN 37235 USA.
EM shreyas.ramakrishna@vanderbilt.edu
RI Ramakrishna, Shreyas/GQP-8493-2022; Karsai, Gabor/GSN-1874-2022
OI Ramakrishna, Shreyas/0000-0003-2256-8708; Karsai,
   Gabor/0000-0001-7775-9099; Dubey, Abhishek/0000-0002-0168-4948
FU DARPA's Assured Autonomy project; Air Force Research Laboratory
FX This work was supported by DARPA's Assured Autonomy project and Air
   Force Research Laboratory. Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the author(s)
   and do not necessarily reflect the views of DARPA or AFRL.
CR [Anonymous], 1985, TECHNICAL REPORT
   [Anonymous], 2006, Advances in Neural Information Processing Systems
   [Anonymous], 2017, ARXIV171004459
   [Anonymous], 2015, Proceedings of the 15th Workshop on Domain-Specific Modeling
   Asarin E, 2000, LECT NOTES COMPUT SC, V1790, P20
   Badrinarayanan V, 2017, IEEE T PATTERN ANAL, V39, P2481, DOI 10.1109/TPAMI.2016.2644615
   Bajracharya M, 2009, J FIELD ROBOT, V26, P3, DOI 10.1002/rob.20269
   Bak S, 2014, REAL TIM SYST SYMP P, P138, DOI 10.1109/RTSS.2014.21
   Bak S, 2011, ACM IEEE INT CONF CY, P3, DOI 10.1109/ICCPS.2011.25
   Bak S, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P99, DOI 10.1109/RTAS.2009.20
   Bechtel M. G., 2017, ARXIV171208644
   Bergstra J., 2011, P 24 ADV NEUR INF PR
   Bergstra J, 2012, J MACH LEARN RES, V13, P281
   Bhasin K., 2016, AMAZON TRIGGERED ROB
   Biswas G., 2016, INT J PROGN HEALTH M, V7, DOI [10.36001/ijphm.2016.v7i4.2467, DOI 10.36001/IJPHM.2016.V7I4.2467]
   Bloomfield R, 2010, MAKING SYSTEMS SAFER, P51, DOI 10.1007/978-1-84996-086-1_4
   Bohez Steven., 2014, Proceedings of the 13th Workshop on Adaptive and Reflective Middleware, page, P2
   Bojarski Mariusz, 2016, arXiv
   Boloor A., 2019, ARXIV191001907
   CANNY J, 1986, IEEE T PATTERN ANAL, V8, P679, DOI 10.1109/TPAMI.1986.4767851
   Cao HH, 2009, PROCEEDINGS 32ND ANNUAL INTERNATIONAL ACM SIGIR CONFERENCE ON RESEARCH AND DEVELOPMENT IN INFORMATION RETRIEVAL, P3, DOI 10.1145/1571941.1571945
   Chen CY, 2015, IEEE I CONF COMP VIS, P2722, DOI 10.1109/ICCV.2015.312
   Crenshaw TL, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P400, DOI 10.1109/RTSS.2007.34
   Davis M., 2005, 13th Annual ACM International Conference on Multimedia, P483, DOI 10.1145/1101149.1101257
   De Coninck E, 2016, IEEE INT CONF CL NET, P218, DOI 10.1109/CloudNet.2016.23
   Dubey A., 2018, IEEE EMBED SYST LETT, P1, DOI DOI 10.1109/LES.2018.2845854.1-1
   Phan D, 2017, INT CONF APPL CONCUR, P49, DOI 10.1109/ACSD.2017.23
   Finch Joel., 2009, Loy. Consumer L. Rev, V22, P472
   Goodfellow I, 2016, ADAPT COMPUT MACH LE, P1
   Goutte C, 2005, LECT NOTES COMPUT SC, V3408, P345
   Graydon PJ, 2007, I C DEPEND SYS NETWO, P347, DOI 10.1109/DSN.2007.17
   ILLINGWORTH J, 1988, COMPUT VISION GRAPH, V44, P87, DOI 10.1016/S0734-189X(88)80033-1
   Jang Myeong-Wuk., 2005, 15th European Simulation Symposium, page, P323
   Jimenez D, 1998, IEEE WORLD CONGRESS ON COMPUTATIONAL INTELLIGENCE, P753, DOI 10.1109/IJCNN.1998.682375
   Johnson T. T., 2017, ARXIV171208163
   Karaman S, 2017, INTEGR STEM EDU CONF, P195, DOI 10.1109/ISECon.2017.7910242
   Lee K, 2005, 11TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P160
   Levine S, 2016, J MACH LEARN RES, V17
   Levine Sergey, DEEP REINFORCEMENT L
   Liu C, 2016, PROC CIRP, V56, P372, DOI 10.1016/j.procir.2016.10.059
   Lomuscio A., 2017, ARXIV PREPRINT ARXIV
   Mantegazza D., 2018, ARXIV180908881
   McFall K, 2016, L N INST COMP SCI SO, V166, P861, DOI 10.1007/978-3-319-33681-7_77
   Mehrotra R, 2011, 2011 8TH IEEE INTERNATIONAL CONFERENCE AND WORKSHOPS ON ENGINEERING OF AUTONOMIC AND AUTONOMOUS SYSTEMS (EASE), P1, DOI 10.1109/EASe.2011.17
   Neema S., 2019, **NON-TRADITIONAL**
   OKELLY M, 2019, ARXIV190108567
   Özkil AG, 2009, 2009 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION AND LOGISTICS ( ICAL 2009), VOLS 1-3, P289, DOI 10.1109/ICAL.2009.5262912
   Pei KX, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P1, DOI 10.1145/3132747.3132785
   Pomerleau DA., 1989, ADV NEURAL INFORM PR, V1, P305
   Quigley M, 2009, IEEE INT CONF ROBOT, P3604
   Rodola G., 2017, psutil documentation
   Roscoe W., 2011, DONKEY CAR OPENSOURC
   Samad T, 2018, INT J ADV ROBOT SYST, V15, DOI 10.1177/1729881418785073
   Seiger Ronny., 2015, P 2015 JOINT MORSEVA, P49
   Seto D, 1998, P AMER CONTR CONF, P3504, DOI 10.1109/ACC.1998.703255
   Seto D., 2000, TECHNICAL REPORT
   Seto Danbing., 1999, Technical Report
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   ULLMAN S, 1980, BEHAV BRAIN SCI, V3, P373, DOI 10.1017/S0140525X0000546X
   Vivekanandan P, 2016, IEEE INT CONF EMBED, P69, DOI 10.1109/RTCSA.2016.17
   WATKINS CJCH, 1992, MACH LEARN, V8, P279, DOI 10.1007/BF00992698
   Willmott CJ, 2005, CLIMATE RES, V30, P79, DOI 10.3354/cr030079
   Zhang Weicun., 2012, IFAC Proceedings Volumes, V45, P570
   Zhu X, 2009, Synthesis Lectures on Artificial Intelligence and Machine Learning, V3, P1, DOI 10.1007/978-3-031-01548-9
NR 64
TC 11
Z9 12
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2020
VL 111
AR 101760
DI 10.1016/j.sysarc.2020.101760
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PK4IW
UT WOS:000602411800012
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Boloor, A
   Garimella, K
   He, X
   Gill, C
   Vorobeychik, Y
   Zhang, X
AF Boloor, Adith
   Garimella, Karthik
   He, Xin
   Gill, Christopher
   Vorobeychik, Yevgeniy
   Zhang, Xuan
TI Attacking vision-based perception in end-to-end autonomous driving
   models
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Machine learning; Adversarial examples; Autonomous driving; End-to-end
   learning; Bayesian optimization
AB Recent advances in machine learning, especially techniques such as deep neural networks, are enabling a range of emerging applications. One such example is autonomous driving, which often relies on deep learning for perception. However, deep learning-based perception has been shown to be vulnerable to a host of subtle adversarial manipulations of images. Nevertheless, the vast majority of such demonstrations focus on perception that is disembodied from end-to-end control. We present novel end-to-end attacks on autonomous driving in simulation, using simple physically realizable attacks: the painting of black lines on the road. These attacks target deep neural network models for end-to-end autonomous driving control. A systematic investigation shows that such attacks are easy to engineer, and we describe scenarios (e.g., right turns) in which they are highly effective. We define several objective functions that quantify the success of an attack and develop techniques based on Bayesian Optimization to efficiently traverse the search space of higher dimensional attacks. Additionally, we define a novel class of hijacking attacks, where painting lines on the road cause the driverless car to follow a target path. Through the use of network deconvolution, we provide insights into the successful attacks, which appear to work by mimicking activations of entirely different scenarios. Our code is available on https://github.com/xz-group/AdverseDrive
C1 [Boloor, Adith] Washington Univ St Louis, Comp Sci, St Louis, MO 63130 USA.
   [Garimella, Karthik] Washington Univ St Louis, Comp Engn, St Louis, MO USA.
   [Gill, Christopher; Vorobeychik, Yevgeniy] Washington Univ St Louis, St Louis, MO USA.
   [Zhang, Xuan] Washington Univ St Louis, Preston M Green Dept Elect & Syst Engn, St Louis, MO USA.
   [He, Xin] Univ Michigan, Ann Arbor, MI 48109 USA.
C3 Washington University (WUSTL); Washington University (WUSTL); Washington
   University (WUSTL); Washington University (WUSTL); University of
   Michigan System; University of Michigan
RP Boloor, A (corresponding author), Washington Univ St Louis, Comp Sci, St Louis, MO 63130 USA.
EM adith@wustl.edu; kvgarimella@wustl.edu; xinhe@umich.edu;
   cdgill@wustl.edu; yvorobeychik@wustl.edu; xuan.zhang@wustl.edu
RI Zhang, xiaohui/KEE-5747-2024
OI Jagadish Boloor, Adith/0009-0005-0299-1949; Zhang,
   Xuan/0000-0002-0482-5435
FU NSF [CNS-1739643, IIS-1905558, CNS-1640624]; ARO [W911NF1610069]; MURI
   [W911NF1810208]; U.S. Department of Defense (DOD) [W911NF1610069]
   Funding Source: U.S. Department of Defense (DOD)
FX We would like to thank Dr. Ayan Chakrabarti for his advice on matters
   related to computer vision with this research and Dr. Roman Garnett for
   his suggestions regarding Bayesian Optimization. We would also like to
   thank the CARLA team for their technical support regarding the CARLA
   simulator. This research was partially supported by NSF awards
   CNS-1739643, IIS-1905558 and CNS-1640624, ARO grant W911NF1610069 and
   MURI grant W911NF1810208.
CR Akhtar N, 2018, IEEE ACCESS, V6, P14410, DOI 10.1109/ACCESS.2018.2807385
   Alvarez S., 2018, RES GROUP DEMOS WHY
   Amini A., 2018, VARIATIONAL END TO E
   [Anonymous], 2015, BMVC
   [Anonymous], **DATA OBJECT**, DOI DOI 10.5281/ZENODO.1248998
   [Anonymous], 2017, ARXIV
   [Anonymous], 2018, Global overview of imitation learning
   [Anonymous], 2015, INT C MACH LEARN PML
   [Anonymous], 2016, OPENAI GYM
   [Anonymous], 2018, WHY UBERS SELF DRIVI
   [Anonymous], 2019, ARXIV190705418
   [Anonymous], 2019, TIERIV
   Badrinarayanan V, 2017, IEEE T PATTERN ANAL, V39, P2481, DOI 10.1109/TPAMI.2016.2644615
   Barsce J. C., 2018, AUTONOMOUS REINFORCE
   Boloor A, 2019, IEEE I C EMBED SOFTW, DOI 10.1109/icess.2019.8782514
   Brochu E, 2010, ARXIV10122599
   Cao Y., 2019, ARXIV190706826
   Caraffi C, 2012, IEEE INT C INTELL TR, P975, DOI 10.1109/ITSC.2012.6338748
   Chen XZ, 2015, ADV NEUR IN, V28
   Chernikova A., 2019, Adversarial examples for deep-learning cyber security analytics
   Codevilla F, 2018, IEEE INT CONF ROBOT, P4693
   Davies A., 2016, GOOGLES SELF DRIVING
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dosovitskiy A, 2017, P 1 ANN C ROBOT LEAR
   Dreossi T, 2018, LECT NOTES COMPUT SC, V10981, P3, DOI 10.1007/978-3-319-96145-3_1
   Eigen D, 2014, ADV NEUR IN, V27
   Epic Games Inc, 2019, WHAT IS UNR ENG
   Eykholt K., 2017, ROBUST PHYS WORLD AT
   Fan R., 2019, KEY INGREDIENTS SELF
   Frazier P. I., 2018, ARXIV
   Garnett M.O. R., 2010, BAYESIAN OPTIMIZATIO
   Geiger A, 2013, INT J ROBOT RES, V32, P1231, DOI 10.1177/0278364913491297
   George Laurent, 2018, IMITATION LEARNING E
   Goodfellow I. J, 2015, ARXIV14126572
   Goodfellow I, 2020, COMMUN ACM, V63, P139, DOI 10.1145/3422622
   Gurghian A, 2016, IEEE COMPUT SOC CONF, P38, DOI 10.1109/CVPRW.2016.12
   Huval B., 2015, EMPIRICAL EVALUATION
   Kim J, 2014, LECT NOTES COMPUT SC, V8834, P454, DOI 10.1007/978-3-319-12637-1_57
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kuznietsov Y, 2017, PROC CVPR IEEE, P2215, DOI 10.1109/CVPR.2017.238
   Lab T.K.S., 2019, TENC KEEN SEC LAB EX
   Lee T., 2017, DRIVERLESS CAR GMS C
   Li J, 2017, IEEE T NEUR NET LEAR, V28, P690, DOI 10.1109/TNNLS.2016.2522428
   Liu C., 2018, arXiv180708048
   Liu FY, 2015, PROC CVPR IEEE, P5162, DOI 10.1109/CVPR.2015.7299152
   Lowd D., 2005, ADVERSARIAL LEARNING
   Lu J, 2017, ABS170703501 CORR
   Microsoft, 2018, MICR AIRS
   Moriconi R., 2019, High-dimensional bayesian optimization using low-dimensional feature spaces
   NVIDIA Corporation, 2019, WHAT IS GEF RTX
   Oliveira GL, 2016, 2016 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS (IROS 2016), P4885, DOI 10.1109/IROS.2016.7759717
   Pan Yunpeng., 2017, Agile autonomous driving using end-to-end deep imitation learning. arXiv
   Papageorgiou C, 2000, INT J COMPUT VISION, V38, P15, DOI 10.1023/A:1008162616689
   Papernot N, 2016, 1ST IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY, P372, DOI 10.1109/EuroSP.2016.36
   Pomerleau D., 1988, ADV NEUR INF PROC SY
   Prabhakar G, 2017, IEEE REGION 10 SYMP
   Rasmussen CE, 2005, ADAPT COMPUT MACH LE, P1
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Ren MY, 2017, PROC CVPR IEEE, P293, DOI 10.1109/CVPR.2017.39
   Shah S., 2017, Airsim: High-fidelity visual and physical simulation for autonomous vehicles
   Shin H., 2017, ILLUSION DAZZLE ADVE
   Tian YC, 2018, PROCEEDINGS 2018 IEEE/ACM 40TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE), P303, DOI 10.1145/3180155.3180220
   Tuncali CE, 2020, IEEE T INTELL VEHICL, V5, P265, DOI 10.1109/TIV.2019.2955903
   Vorobeychik Y., 2018, Adversarial Machine Learning
   Xiao Y., 2019, MULTIMODAL END TO EN
   Xie CH, 2017, IEEE I CONF COMP VIS, P1378, DOI 10.1109/ICCV.2017.153
   Xu H., 2016, END TO END MULTIMODA
   Zeiler MD, 2014, LECT NOTES COMPUT SC, V8689, P818, DOI 10.1007/978-3-319-10590-1_53
   Zhan HY, 2018, PROC CVPR IEEE, P340, DOI 10.1109/CVPR.2018.00043
NR 69
TC 44
Z9 54
U1 2
U2 25
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2020
VL 110
AR 101766
DI 10.1016/j.sysarc.2020.101766
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OP2OS
UT WOS:000587924400003
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Khebbeb, K
   Hameurlain, N
   Belala, F
AF Khebbeb, Khaled
   Hameurlain, Nabil
   Belala, Faiza
TI A Maude-Based rewriting approach to model and verify Cloud/Fog
   self-adaptation and orchestration
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Self-adaptation; Orchestration; Fog computing; Cloud computing; Formal
   methods; Rewriting logic; Linear temporal logic; Maude
AB In the IoT-Fog-Cloud landscape, IoT devices are connected to numerous software applications in order to fully operate. Some applications are deployed on the Fog layer, providing low-latency access to resource, whilst others are deployed on the Cloud to provide important resource capabilities and process heavy computation. In this distributed landscape, the deployment infrastructure has to adapt to the highly dynamic requirements of the IoT layer. However, due to their intrinsic properties, the Fog layer may lack of providing sufficient amount of resource while the Cloud layer fails ensuring low-latency requirements. In this paper, we present a rewriting-based approach to design and verify the Cloud-Fog self-adaption and orchestration behaviors in order to manage infrastructure reconfiguration towards achieving low-latency and resources quantity trade-offs. We rely of the formal specification language Maude to provide an executable solution of these behaviors basing on the rewriting logic and we express properties with linear temporal logic (LTL) to qualitatively verify the adaptations correctness.
C1 [Khebbeb, Khaled; Hameurlain, Nabil] Univ Pau & Countries Adour, LIUPPA Lab, Pau, France.
   [Belala, Faiza] Constantine 2 Univ, LIRE Lab, Constantine, Algeria.
C3 Universite de Pau et des Pays de l'Adour
RP Khebbeb, K (corresponding author), Univ Pau & Pays Adour, Comp Sci, F-64000 Pau, France.
EM khaled.khebbeb@univ-pau.fr
RI Khebbeb, Khaled/AFK-6366-2022; Khebbeb, Khaled/AAG-4644-2022
CR Al-Dhuraibi Y, 2018, IEEE T SERV COMPUT, V11, P430, DOI 10.1109/TSC.2017.2711009
   [Anonymous], 2019, SEFM 2019
   [Anonymous], 2015, FOG COMP INT THINGS
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Clavel M, 2007, All About Maude: A High-Performance Logical Framework
   Clavel M., 2017, MAUDE MANUAL VERSION
   da Silva RAC, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19112445
   DannyWeyns Bradley, 2013, Revised Selected and Invited Papers, P76, DOI [10.1007/978-3-642-35813-5_4, DOI 10.1007/978-3-642-35813-5_4]
   de Oliveira FA, 2013, INT CONF SELF SELF, P179, DOI 10.1109/SASO.2013.27
   Delicato FlaviaC., 2017, Resource Management for Internet of Things, P7, DOI DOI 10.1007/978-3-319-54247-8_2
   Erl T, 2005, SERVICE ORIENTED ARC
   Galante G, 2012, INT CONF UTIL CLOUD, P263, DOI 10.1109/UCC.2012.30
   Herbst NR, 2013, 10th international conference on autonomic computing (ICAC 13), P23
   Pham-Nguyen HN, 2019, SECUR COMMUN NETW, DOI 10.1155/2019/1798391
   Kephart JO, 2003, COMPUTER, V36, P41, DOI 10.1109/MC.2003.1160055
   Khebbeb K, 2019, COMM COM INF SC, V1085, P64, DOI 10.1007/978-3-030-32213-7_5
   Khebbeb K, 2020, CLUSTER COMPUT, V23, P1603, DOI 10.1007/s10586-020-03080-8
   Khebbeb K, 2019, IET SOFTW, V13, P25, DOI 10.1049/iet-sen.2018.5030
   Khebbeb K, 2018, LECT NOTES COMPUT SC, V11163, P168, DOI 10.1007/978-3-030-00856-7_11
   Maamar Z, 2019, SAC '19: PROCEEDINGS OF THE 34TH ACM/SIGAPP SYMPOSIUM ON APPLIED COMPUTING, P2008, DOI 10.1145/3297280.3297477
   Mart'i-Oliet N., 1996, Electronic Notes in Theoretical Computer Science, V4, P190
   Mell Peter., The NIST Definition of Cloud Computing. page, P7, DOI [10.1136/emj.2010.096966, DOI 10.1136/EMJ.2010.096966.HTTP://WWW.MENDELEY.C0M/RESEARCH/THE-NIST-DEFINITI0N-AB0UT-CL0UD-C0MPUTING/]
   Menychtas A., 2011 IEEE 3 INT C CL, P462
   Rozier KY, 2011, COMPUT SCI REV, V5, P163, DOI 10.1016/j.cosrev.2010.06.002
   Schoren R., 2011, CORRES KRIPKE STRUCT
   Skarlat O, 2018, INT CONF UTIL CLOUD, P164, DOI 10.1109/UCC.2018.00025
   Skarlat O, 2017, SERV ORIENTED COMPUT, V11, P427, DOI 10.1007/s11761-017-0219-8
   Skarlat O, 2016, IEEE INT CONF SERV, P32, DOI 10.1109/SOCA.2016.10
   Wen Z, 2017, IEEE INTERNET COMPUT, V21, P16, DOI 10.1109/MIC.2017.36
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
NR 31
TC 9
Z9 9
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2020
VL 110
AR 101821
DI 10.1016/j.sysarc.2020.101821
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OP2OS
UT WOS:000587924400012
OA Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Pandey, R
   Sahu, A
AF Pandey, Rakesh
   Sahu, Aryabartta
TI Run-time adaptive data page mapping: A Comparison with 3D-stacked DRAM
   cache
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 3D-Stacked architecture; Adaptive DRAM controller; Application mapping;
   Chip-multiprocessor; DRAM Memory; Network-on-chip
ID PERFORMANCE; NETWORKS
AB In the current chip-multiprocessor era, 3D-stacked DRAM became an attractive alternative to mitigate the DRAM bandwidth wall problem. In a chip-multiprocessor, the 3D-stacked DRAM is architect either (a) to cache both local and remote data or (b) to cache only the local data. Caching only local data into the 3D-stacked DRAM enforces the chip-multiprocessors to suffer inter-node latency overhead while accessing remote data. However, caching both local and remote data onto the 3D-stacked DRAM requires a large coherence directory (tens of MBs) to ensure correctness.
   In this paper, we consider a 3D-stacked DRAM based chip-multiprocessor and perform a comparative study between (a) high level adaptive run-time data page mapping onto DRAM with an auxiliary small SRAM buffer as a performance booster, and (b) DRAM used as coherent cache. Our experiment on a 64 core chip-multiprocessor system with 4GB of 3D-stacked DRAM shows that our adaptive run-time data page mapping on DRAM along with an SRAM buffer outperforms the base-case (where DRAM caches only local data) by an average of 48%. Moreover, our method shows a performance improvement by an average of 40% when compared with a recent state-of-art work (where DRAM caches both local and remote data).
C1 [Pandey, Rakesh; Sahu, Aryabartta] IIT Guwahati, Dept Comp Sci & Engn, Gauhati 781039, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati
RP Pandey, R (corresponding author), IIT Guwahati, Dept Comp Sci & Engn, Gauhati 781039, India.
EM rakesh.pandey@iitg.ac.in; asahu@iitg.ac.in
RI Sahu, Aryabartta/AAM-7563-2020
OI Sahu, Aryabartta/0000-0002-5453-5022
CR Abts D, 2009, CONF PROC INT SYMP C, P451, DOI 10.1145/1555815.1555810
   [Anonymous], 1982, COMBINATORIAL OPTIMI
   Balakrishnan S, 2005, CONF PROC INT SYMP C, P506, DOI 10.1109/ISCA.2005.51
   Banerjee S, 2008, J SYST ARCHITECT, V54, P797, DOI 10.1016/j.sysarc.2008.02.003
   Bhattacharjee A, 2011, INT S HIGH PERF COMP, P62, DOI 10.1109/HPCA.2011.5749717
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Black B, 2006, INT SYMP MICROARCH, P469
   Brucker P, 2010, CH CRC COMP SCI SER, P1
   Bu X., 2013, P 22 INT S HIGH PERF, P227, DOI DOI 10.1145/2493123.2462904
   Carlson TE, 2014, ACM T ARCHIT CODE OP, V11, P127, DOI 10.1145/2629677
   Chen GY, 2008, DES AUT CON, P620
   Chen YJ, 2012, ICCAD-IEEE ACM INT, P458
   Cho Chang-Burm, 2006, P PACT, P105
   Chou CL, 2010, IEEE T COMPUT AID D, V29, P78, DOI 10.1109/TCAD.2009.2034348
   Chou CM, 2016, 2016 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT)
   Ding Wei., 2013, Code Generation and Optimization (CGO), 2013 IEEE/ACM International Symposium on, P1
   Jang H, 2016, INT S HIGH PERF COMP, P237, DOI 10.1109/HPCA.2016.7446068
   Jevdic D., 2015, MULTIGIGABYTE ON CHI, P149, DOI [10.5075/epfl-thesis-6631, DOI 10.5075/EPFL-THESIS-6631]
   Jevdjic D, 2014, INT SYMP MICROARCH, P25, DOI 10.1109/MICRO.2014.51
   Lee D, 2016, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2832911
   Li F, 2006, CONF PROC INT SYMP C, P130, DOI 10.1145/1150019.1136497
   Liu CC, 2005, IEEE DES TEST COMPUT, V22, P556, DOI 10.1109/MDT.2005.134
   Loh GH, 2008, CONF PROC INT SYMP C, P453, DOI 10.1109/ISCA.2008.15
   Loi GL, 2006, DES AUT CON, P991, DOI 10.1109/DAC.2006.229426
   Lustig D, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2445572.2445574
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1852, DOI 10.1109/TPDS.2015.2461155
   Muddukrishna A, 2015, SCI PROGRAMMING-NETH, V2015, DOI 10.1155/2015/981759
   Oskin M, 2015, INT CONFER PARA, P188, DOI 10.1109/PACT.2015.30
   Pandey R, 2017, 2017 19TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS (HPCC) / 2017 15TH IEEE INTERNATIONAL CONFERENCE ON SMART CITY (SMARTCITY) / 2017 3RD IEEE INTERNATIONAL CONFERENCE ON DATA SCIENCE AND SYSTEMS (DSS), P324, DOI 10.1109/HPCC-SmartCity-DSS.2017.43
   Quan W, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680542
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Sanchez D, 2010, ACM T ARCHIT CODE OP, V7, DOI 10.1145/1756065.1736069
   Sherwood T, 2003, CONF PROC INT SYMP C, P336, DOI 10.1109/ISCA.2003.1207012
   Singh AK, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3057267
   Sodani A, 2016, IEEE MICRO, V36, P34, DOI 10.1109/MM.2016.25
   Sreepathi S, 2016, PROCEEDINGS OF THE 2016 ACM/SPEC INTERNATIONAL CONFERENCE ON PERFORMANCE ENGINEERING (ICPE'16), P225, DOI 10.1145/2851553.2851575
   Srikantaiah Shekhar, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P313, DOI 10.1109/MICRO.2010.26
   Suhendra V., 2006, CASES, P401
   Uksong Kang, 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P130, DOI 10.1109/ISSCC.2009.4977342
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   yed MinhajHassan., 2015, Proceedings of the 2015 International Symposium on Memory Systems, P11, DOI [DOI 10.1145/2818950, 10.1145/2818950]
   Young V, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P627, DOI 10.1145/3079856.3080243
   Yu XY, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P1, DOI 10.1145/3123939.3124555
   Zhang Y, 2014, MICROPROCESS MICROSY, V38, P415, DOI 10.1016/j.micpro.2014.03.007
   Ziakas D., 2010, Proceedings of the 18th IEEE Symposium on High Performance Interconnects (HOTI 2010), P1, DOI 10.1109/HOTI.2010.24
NR 45
TC 1
Z9 1
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2020
VL 110
AR 101798
DI 10.1016/j.sysarc.2020.101798
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OP2OS
UT WOS:000587924400009
DA 2024-07-18
ER

PT J
AU Zhu, ZW
   Tan, LC
   Li, YZ
   Ji, C
AF Zhu, Zongwei
   Tan, Luchao
   Li, Yinzhen
   Ji, Cheng
TI PHDFS: Optimizing I/O performance of HDFS in deep learning cloud
   computing platform
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud computing; Deep learning; Distributed file system; Small files
ID SMALL FILES; STRATEGY; STORAGE
AB For deep learning cloud computing platforms, file system is a fundamental and critical component. Hadoop distributed file system (HDFS) is widely used in large scale clusters due to its high performance and high availability. However, in deep learning datasets, the number of files is huge but the file size is small, making HDFS suffer a severe performance penalty. Although there have been many optimizing methods for addressing the small file problem, none of them take the file correlation in deep learning datasets into consideration. To address such problem, this paper proposes a Pile-HDFS (PHDFS) based on a new file aggregation approach. Pile is designed as the I/O unit merging a group of small files according to their correlation. In order to effectively access small files, we design a two-layer manager and add the inner organization information to data blocks. Experimental results demonstrate that, compared with the original HDFS, PHDFS can dramatically decrease the latency when accessing small files and improve the FPS (Frames Per Second) of typical deep learning models by 40%.
C1 [Zhu, Zongwei; Tan, Luchao; Li, Yinzhen] Univ Sci & Technol China, Suzhou Inst Adv Study, Suzhou 215000, Peoples R China.
   [Ji, Cheng] City Univ Hong Kong, Hong Kong 999077, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS; City University of Hong Kong
RP Li, YZ (corresponding author), Univ Sci & Technol China, Suzhou Inst Adv Study, Suzhou 215000, Peoples R China.
EM lyz1994@mail.ustc.edu.cn
FU National Science Youth Fund of Jiangsu Province [BK20190224]; Jiangsu
   Postdoctoral Science Foundation [2019K224]
FX This work was supported by the National Science Youth Fund of Jiangsu
   Province (No. BK20190224) and the Jiangsu Postdoctoral Science
   Foundation (No. 2019K224).
CR Ahad Mohd Abdul, 2018, Procedia Computer Science, V132, P1626, DOI 10.1016/j.procs.2018.05.128
   [Anonymous], 2015, NATURE, DOI [DOI 10.1038/NATURE14539, 10.1038/nature14539]
   Arvin AM, 2009, LIVE VARIOLA VIRUS: CONSIDERATIONS FOR CONTINUING RESEARCH, P9
   Bo Dong, 2010, 2010 IEEE 7th International Conference on Services Computing (SCC 2010), P65, DOI 10.1109/SCC.2010.72
   Borthakur D., 2008, HADOOP APACHE PROJECT
   De Berker A., 2019, INTERPRETABILITY DEE
   Ditty Jayna L., 2009, P1, DOI 10.1007/978-3-540-88431-6_1
   Dong B, 2012, J NETW COMPUT APPL, V35, P1847, DOI 10.1016/j.jnca.2012.07.009
   Dua D., 2017, UCI MACHINE LEARNING
   Hayes B, 2008, COMMUN ACM, V51, P9, DOI 10.1145/1364782.1364789
   He H, 2016, J SUPERCOMPUT, V72, P3696, DOI 10.1007/s11227-015-1462-4
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hestness J., 2017, CoRR abs/1712.00409
   Joulin A, 2016, LECT NOTES COMPUT SC, V9911, P67, DOI 10.1007/978-3-319-46478-7_5
   Krizhevsky A., 2009, LEARNING MULTIPLE LA, DOI DOI 10.1145/3065386
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lei Suhua, 2018, How training data affect the accuracy and robustness of neural networks for image classification
   Lin T.-Y., 2014, CoRR, P740
   Liu CT, 2016, INT CONF ADV COMMUN, P474, DOI 10.1109/ICACT.2016.7423438
   Liu X, 2009, INT CONF NANO MICRO, P1000, DOI 10.1109/NEMS.2009.5068742
   Long SQ, 2014, J SYST ARCHITECT, V60, P234, DOI 10.1016/j.sysarc.2013.11.012
   Maas Andrew, 2011, P 49 ANN M ASS COMP
   Nandimath Jyoti, 2013, 2013 IEEE 14th International Conference on Information Reuse & Integration (IRI), P700, DOI 10.1109/IRI.2013.6642536
   Nandy A., OPENAI BASICS, P71, DOI 10.1007/978-1-4842-3285-9_3.
   Peng JF, 2018, LECT NOTES ARTIF INT, V10989, P517, DOI 10.1007/978-3-030-00563-4_50
   Qian YM, 2010, INT CONF ACOUST SPEE, P4918, DOI 10.1109/ICASSP.2010.5495112
   Qin ZW, 2011, IEEE REAL TIME, P157, DOI 10.1109/RTAS.2011.23
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sun C, 2017, IEEE I CONF COMP VIS, P843, DOI 10.1109/ICCV.2017.97
   Swensson E., 2018, TECHNICAL REPORT
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Vorapongkitipun C, 2014, INT JOINT CONF COMP, P200, DOI 10.1109/JCSSE.2014.6841867
   Wang XF, 2012, 2011 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT), VOLS 1-4, P2230
   Weil SA, 2006, USENIX ASSOCIATION 7TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P307
   Wu TM, 2018, J SYST ARCHITECT, V84, P12, DOI 10.1016/j.sysarc.2018.03.001
   Yann LeCun C. J. B, 1998, MNIST DATABASE HANDW
   Zhang H., 2019, THESIS
   Zhang S, 2014, INT C INTEL HUM MACH, P331, DOI 10.1109/IHMSC.2014.87
   Zhang Y, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101654
   Zhao Q., 2016, J SYSTEMS ARCHITECTU
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhou JL, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.08.004
NR 42
TC 13
Z9 13
U1 1
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101810
DI 10.1016/j.sysarc.2020.101810
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OA2QK
UT WOS:000577636500013
DA 2024-07-18
ER

PT J
AU Abu Sufian
   Ghosh, A
   Sadiq, AS
   Smarandache, F
AF Abu Sufian
   Ghosh, Anirudha
   Sadiq, Ali Safaa
   Smarandache, Florentin
TI A Survey on Deep Transfer Learning to Edge Computing for Mitigating the
   COVID-19 Pandemic
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE AI for Good; COVID-19; Deep Learning; Edge Computing; Pandemic; Review;
   Transfer Learning
ID CONVOLUTIONAL NEURAL-NETWORKS; INFLUENZA PANDEMICS; INTERNET; THINGS;
   CLASSIFICATION; SYSTEMS; IOT
AB Global Health sometimes faces pandemics as are currently facing COVID-19 disease. The spreading and infection factors of this disease are very high. A huge number of people from most of the countries are infected within six months from its first report of appearance and it keeps spreading. The required systems are not ready up to some stages for any pandemic; therefore, mitigation with existing capacity becomes necessary. On the other hand, modern-era largely depends on Artificial Intelligence(AI) including Data Science; and Deep Learning(DL) is one of the current flag-bearer of these techniques. It could use to mitigate COVID-19 like pandemics in terms of stop spread, diagnosis of the disease, drug & vaccine discovery, treatment, patient care, and many more. But this DL requires large datasets as well as powerful computing resources. A shortage of reliable datasets of a running pandemic is a common phenomenon. So, Deep Transfer Learning(DTL) would be effective as it learns from one task and could work on another task. In addition, Edge Devices(ED) such as IoT, Webcam, Drone, Intelligent Medical Equipment, Robot, etc. are very useful in a pandemic situation. These types of equipment make the infrastructures sophisticated and automated which helps to cope with an outbreak. But these are equipped with low computing resources, so, applying DL is also a bit challenging; therefore, DTL also would be effective there. This article scholarly studies the potentiality and challenges of these issues. It has described relevant technical backgrounds and reviews of the related recent state-of-the-art. This article also draws a pipeline of DTL over Edge Computing as a future scope to assist the mitigation of any pandemic.
C1 [Abu Sufian; Ghosh, Anirudha] Univ Gour Banga, Dept Comp Sci, Malda, India.
   [Sadiq, Ali Safaa] Univ Wolverhampton, Sch Math & Comp Sci, Wolverhampton Cyber Res Inst, Wolverhampton, England.
   [Sadiq, Ali Safaa] Torrens Univ, Ctr Artificial Intelligence Res & Optimizat, Brisbane, Qld, Australia.
   [Smarandache, Florentin] Univ New Mexico, Math Dept, Albuquerque, NM 87131 USA.
C3 University of Gour Banga; University of Wolverhampton; Torrens
   University Australia; University of New Mexico
RP Abu Sufian (corresponding author), Univ Gour Banga, Dept Comp Sci, Malda, India.
EM sufian.csa@gmail.com
RI Smarandache, Florentin/K-3160-2013; Sufian, Abu/AAB-8032-2022; Sadiq,
   Ali/GWB-9307-2022
OI Smarandache, Florentin/0000-0002-5560-5926; Sufian,
   Abu/0000-0003-2035-2938; 
CR Abdellatif A. A., 2020, Energy Efficiency of Medical Devices and Healthcare Applications, P53
   Al-Zinati M, 2019, SIMUL MODEL PRACT TH, V93, P65, DOI 10.1016/j.simpat.2018.10.013
   Alamo T, 2020, ARXIV200406111
   Altman RB, 2017, CLIN PHARMACOL THER, V101, P585, DOI 10.1002/cpt.650
   [Anonymous], 2018, COMPUTER VISION PATT
   [Anonymous], 2020, 2000313865 ARXIV
   [Anonymous], 2015, NATURE, DOI [DOI 10.1038/NATURE14539, 10.1038/nature14539]
   [Anonymous], 2016, CLEF (Working Notes)
   [Anonymous], 2016, DEEP LEARNING
   [Anonymous], 2001, ADAPT LEARN SYST SIG, DOI 10.1002/047084535X
   Apostolopoulos ID, 2020, PHYS ENG SCI MED, V43, P635, DOI 10.1007/s13246-020-00865-4
   Ayyoubzadeh SM, 2020, JMIR PUBLIC HLTH SUR, V6, P192, DOI 10.2196/18828
   Baldini I., 2017, RES ADV CLOUD COMPUT, P1, DOI DOI 10.1007/978-981-10-5026-8_1
   Basu S., 2020, ARXIV200410507
   Beck BR, 2020, COMPUT STRUCT BIOTEC
   Chae S, 2018, INT J ENV RES PUB HE, V15, DOI 10.3390/ijerph15081596
   Chen E, 2020, ARXIV PREPRINT ARXIV
   Chen JS, 2019, P IEEE, V107, P1655, DOI 10.1109/JPROC.2019.2921977
   Chen M, 2018, FUTURE GENER COMP SY, V86, P403, DOI 10.1016/j.future.2018.03.054
   Chen Q, 2020, IEEE T PARALL DISTR, V31, P1357, DOI 10.1109/TPDS.2019.2962435
   Chen Q, 2019, INT CON DISTR COMP S, P1040, DOI 10.1109/ICDCS.2019.00107
   Chen Y., 2019, ARXIV190709173
   Cohen J. P., 2020, ARXIV200511856
   Daga H, 2019, PROCEEDINGS OF THE 2019 TENTH ACM SYMPOSIUM ON CLOUD COMPUTING (SOCC '19), P25, DOI 10.1145/3357223.3362708
   Das D, 2020, PHYS ENG SCI MED, V43, P915, DOI 10.1007/s13246-020-00888-x
   Daszak P., 2020, STRATEGY PREVENT FUT, DOI 10.1016/j.bsheal.2020.01.003
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dhama K, 2020, CLIN MICROBIOL REV, V33, DOI 10.1128/CMR.00028-20
   Ding W, 2019, J SYST ARCHITECT, V97, P278, DOI 10.1016/j.sysarc.2018.12.008
   Escamilla-Ambrosio PJ, 2018, STUD COMPUT INTELL, V731, P87, DOI 10.1007/978-3-319-64063-1_4
   Fanelli D, 2020, CHAOS SOLITON FRACT, V134, DOI 10.1016/j.chaos.2020.109761
   Fauci AS, 2020, NEW ENGL J MED, V382, P1268, DOI 10.1056/NEJMe2002387
   Fong SJ, 2020, APPL SOFT COMPUT, V93, DOI 10.1016/j.asoc.2020.106282
   Gao YQ, 2018, COMPUT-AIDED CIV INF, V33, P748, DOI 10.1111/mice.12363
   García-Valls M, 2018, J SYST ARCHITECT, V91, P83, DOI 10.1016/j.sysarc.2018.05.007
   Ghassemi, 2020, ARXIV200611988
   Ghosh A, 2020, INTEL SYST REF LIBR, V172, P519, DOI 10.1007/978-3-030-32644-9_36
   Goodfellow I, 2020, COMMUN ACM, V63, P139, DOI 10.1145/3422622
   Gozes O., 2020, PEER PEER NETW APPL, DOI DOI 10.1007/S12083-017-0556-6
   Grubaugh ND, 2020, NAT MICROBIOL, V5, P529, DOI 10.1038/s41564-020-0690-4
   Han T, 2020, ISA T, V97, P269, DOI 10.1016/j.isatra.2019.08.012
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hegde C., 2020, AUTOTRIAGEAN OPEN SO
   Hinton G, 2018, JAMA-J AM MED ASSOC, V320, P1101, DOI 10.1001/jama.2018.11100
   Hou TT, 2018, INT J COMMUN SYST, V31, DOI 10.1002/dac.3706
   Hsieh YC, 2006, J FORMOS MED ASSOC, V105, P1, DOI 10.1016/S0929-6646(09)60102-9
   Hu SP, 2020, IEEE ACCESS, V8, P118869, DOI 10.1109/ACCESS.2020.3005510
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Jin YF, 2020, VIRUSES-BASEL, V12, DOI 10.3390/v12040372
   Khalifa N.E.M., 2020, SYMMETRY
   Khalifa Nour Eldeen M., 2020, ARXIV200401184
   Khan WZ, 2019, FUTURE GENER COMP SY, V97, P219, DOI 10.1016/j.future.2019.02.050
   Kilbourne ED, 2006, EMERG INFECT DIS, V12, P9, DOI 10.3201/eid1201.051254
   Killeen B. D., 2020, COUNTY LEVEL DATASET
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Ksentini A, 2020, IEEE NETWORK, V34, P99, DOI 10.1109/MNET.001.1900261
   Kucharski AJ, 2020, LANCET INFECT DIS, V20, P553, DOI 10.1016/S1473-3099(20)30144-4
   Kumar A, 2017, IEEE J BIOMED HEALTH, V21, P31, DOI 10.1109/JBHI.2016.2635663
   LeCun Y., 1995, The handbook of brain theory and neural networks, V3361, DOI [10.5555/303568.303704, DOI 10.5555/303568.303704]
   Lecun Y, 2019, ISSCC DIG TECH PAP I, V62, P12, DOI 10.1109/ISSCC.2019.8662396
   Li GS, 2020, EURASIP J WIREL COMM, V2020, DOI 10.1186/s13638-019-1624-9
   Li H, 2018, IEEE NETWORK, V32, P96, DOI 10.1109/MNET.2018.1700202
   Li L, 2020, RADIOLOGY, V296, pE65, DOI 10.1148/radiol.2020200905
   Li XH, 2022, IEEE T KNOWL DATA EN, V34, P29, DOI 10.1109/TKDE.2020.2983930
   Litjens G, 2017, MED IMAGE ANAL, V42, P60, DOI 10.1016/j.media.2017.07.005
   Loey M, 2020, SYMMETRY-BASEL, V12, DOI 10.3390/sym12040651
   Long M., 2017, Proc Mach Learn Res, V70, P2208
   Lopez-Rincon A., 2020, BIORXIV
   Luz E.J.D.S., 2020, CORR
   Minaee S., 2020, ARXIV200409363
   Mittal S, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101635
   Mittal S, 2019, J SYST ARCHITECT, V97, P428, DOI 10.1016/j.sysarc.2019.01.011
   Mohammadi M, 2018, IEEE COMMUN SURV TUT, V20, P2923, DOI 10.1109/COMST.2018.2844341
   Mukherjee H, 2021, COGN COMPUT, DOI 10.1007/s12559-020-09775-9
   Murray CJL, 2006, LANCET, V368, P2211, DOI 10.1016/S0140-6736(06)69895-4
   Nanni L, 2017, PATTERN RECOGN, V71, P158, DOI 10.1016/j.patcog.2017.05.025
   Narin A, 2021, PATTERN ANAL APPL, V24, P1207, DOI 10.1007/s10044-021-00984-y
   Nishiura H, 2011, BMC INFECT DIS, V11, DOI 10.1186/1471-2334-11-111
   Pace P, 2019, IEEE T IND INFORM, V15, P481, DOI 10.1109/TII.2018.2843169
   Pan SJ, 2010, IEEE T KNOWL DATA EN, V22, P1345, DOI 10.1109/TKDE.2009.191
   Phan Trung V., 2020, 2020 International Conference on Artificial Intelligence in Information and Communication (ICAIIC), P146, DOI 10.1109/ICAIIC48513.2020.9065240
   Premsankar G, 2018, IEEE INTERNET THINGS, V5, P1275, DOI 10.1109/JIOT.2018.2805263
   Preuveneers D, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20041176
   Roman R, 2018, FUTURE GENER COMP SY, V78, P680, DOI 10.1016/j.future.2016.11.009
   Rothan HA, 2020, J AUTOIMMUN, V109, DOI 10.1016/j.jaut.2020.102433
   RUMELHART DE, 1986, NATURE, V323, P533, DOI 10.1038/323533a0
   Sak H, 2014, INTERSPEECH, P338
   Santosh TS, 2020, CUREUS J MED SCIENCE, V12, DOI 10.7759/cureus.7708
   Satyanarayanan M, 2017, COMPUTER, V50, P30, DOI 10.1109/MC.2017.9
   Sharma R, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON EDGE COMPUTING (IEEE EDGE), P42, DOI 10.1109/EDGE.2018.00013
   She C., 2020, ARXIV200211045
   Shen ZJ, 2020, CLIN INFECT DIS, V71, P713, DOI 10.1093/cid/ciaa203
   Shi F, 2021, IEEE REV BIOMED ENG, V14, P4, DOI 10.1109/RBME.2020.2987975
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sodhro AH, 2019, INT J INFORM MANAGE, V45, P308, DOI 10.1016/j.ijinfomgt.2018.08.004
   Sohrabi C, 2020, INT J SURG, V76, P71, DOI 10.1016/j.ijsu.2020.02.034
   Subirana B., 2020, Hi Sigma, Do I Have the Coronavirus?: Call for a New Artificial Intelligence Approach to Support Health Care Professionals Dealing with the COVID-19 Pandemic
   Sultana F, 2018, 2018 FOURTH IEEE INTERNATIONAL CONFERENCE ON RESEARCH IN COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (ICRCICN), P122, DOI 10.1109/ICRCICN.2018.8718718
   Sun W, 2019, IEEE NETWORK, V33, P68, DOI 10.1109/MNET.001.1800510
   Sun X, 2016, IEEE ICC, DOI 10.1109/ICC.2016.7511131
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Talo M, 2019, COGN SYST RES, V54, P176, DOI 10.1016/j.cogsys.2018.12.007
   Tan CQ, 2018, LECT NOTES COMPUT SC, V11141, P270, DOI 10.1007/978-3-030-01424-7_27
   Ting DSW, 2020, NAT MED, V26, P459, DOI 10.1038/s41591-020-0824-5
   Tobore I, 2019, JMIR MHEALTH UHEALTH, V7, DOI 10.2196/11966
   Ucar F, 2020, MED HYPOTHESES, V140, DOI 10.1016/j.mehy.2020.109761
   Vaishya R, 2020, DIABETES METAB SYND, V14, P337, DOI 10.1016/j.dsx.2020.04.012
   Valerio L, 2016, 2016 IEEE 2ND INTERNATIONAL FORUM ON RESEARCH AND TECHNOLOGIES FOR SOCIETY AND INDUSTRY LEVERAGING A BETTER TOMORROW (RTSI), P467
   W.H. Organization, 2020, COR DIS 2019 COV 19, V74
   W.H. Organization, 2020, TECHNICAL REPORT
   Wan SH, 2020, COMPUT COMMUN, V149, P99, DOI 10.1016/j.comcom.2019.10.012
   Wang F, 2018, IEEE T WIREL COMMUN, V17, P1784, DOI 10.1109/TWC.2017.2785305
   Wang JJ, 2018, 2018 THIRD IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC), P159, DOI 10.1109/SEC.2018.00019
   Wang L., 2020, SCI REP-UK, DOI DOI 10.1038/S41598-020-76550-Z
   Wang SG, 2019, J PARALLEL DISTR COM, V127, P160, DOI 10.1016/j.jpdc.2018.06.008
   Wang S, 2021, EUR RADIOL, V31, P6096, DOI [10.1080/1064119X.2021.1966557, 10.1079/9781789246070.0001, 10.1007/s00330-021-07715-1]
   Wang X., 2020, IEEE COMMUN SURV TUT
   White G, 2020, IEEE ACCESS, V8, P7518, DOI 10.1109/ACCESS.2020.2963912
   Wilson AC, 2017, ADV NEUR IN, V30
   Wu RT, 2019, COMPUT-AIDED CIV INF, V34, P774, DOI 10.1111/mice.12449
   Xu B, 2020, SCI DATA, V7, DOI 10.1038/s41597-020-0448-0
   Yang JF, 2020, IEEE INTERNET THINGS, V7, P6909, DOI 10.1109/JIOT.2020.2976762
   Yao X, 1999, P IEEE, V87, P1423, DOI 10.1109/5.784219
   Yi S., 2015, P 2015 WORKSH MOB BI, P37
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Zamir AR, 2018, PROC CVPR IEEE, P3712, DOI 10.1109/CVPR.2018.00391
   Zeiler MD, 2014, LECT NOTES COMPUT SC, V8689, P818, DOI 10.1007/978-3-319-10590-1_53
   Zhang F, 2018, IEEE INTERNET THINGS, V5, P4262, DOI 10.1109/JIOT.2018.2845412
   Zhang HB, 2018, IEEE INTERNET THINGS, V5, P1550, DOI 10.1109/JIOT.2018.2792423
   Zhang XZ, 2019, INT CON DISTR COMP S, P1840, DOI 10.1109/ICDCS.2019.00182
   Zhou M., 2020, IMPROVED DEEP LEARNI
   Zhu HL, 2020, SENSOR ACTUAT B-CHEM, V303, DOI 10.1016/j.snb.2019.127098
NR 133
TC 76
Z9 77
U1 1
U2 29
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2020
VL 108
AR 101830
DI 10.1016/j.sysarc.2020.101830
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NO2QF
UT WOS:000569328400011
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Park, SH
   Jeong, SY
   Kang, SJ
AF Park, Sung Ho
   Jeong, Seol Young
   Kang, Soon Ju
TI Group system: An efficient dynamic memory management scheme for
   real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dynamic memory management; Heap management; Real-time systems; Buddy
   systems; Memory fragmentation
ID PERFORMANCE; ALLOCATOR
AB While dynamic memory management (DMM) has been widely used as one of the basic elements of computer systems, it has been rarely used in real-time systems. DMM in real-time systems must exhibit fast execution, high memory efficiency, and predictable execution time. However, it is difficult to design a DMM scheme that simultaneously satisfies all of these requirements, and therefore DMM has not been widely used in real-time systems. This study proposes a new DMM scheme, named group system, that simultaneously satisfies the three requirements of real-time systems. The new DMM scheme is an extension of buddy systems and provides significantly improved memory efficiency compared to buddy systems while maintaining the advantage of the predictable execution time of buddy systems. Group system shows a slightly better worst-case execution time (WCET) than buddy systems that are known to exhibit excellent execution time, and shows memory efficiency that is close to that of the best fit scheme that is known to have excellent memory efficiency.
C1 [Park, Sung Ho] Kyungpook Natl Univ, Ctr Self Organizing Software Platform, 80,Daehak Ro, Daegu, South Korea.
   [Jeong, Seol Young; Kang, Soon Ju] Kyungpook Natl Univ, Coll IT Engn, Sch Elect Engn, 80,Daehak Ro, Daegu, South Korea.
C3 Kyungpook National University; Kyungpook National University
RP Kang, SJ (corresponding author), Kyungpook Natl Univ, Coll IT Engn, Sch Elect Engn, 80,Daehak Ro, Daegu, South Korea.
EM sunghopark@knu.ac.kr; snowflower@ee.knu.ac.kr; sjkang@ee.knu.ac.kr
OI Park, Sung Ho/0000-0001-9356-7791
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Education [NRF-2018R1A6A1A03025109]
FX This research was supported by the Basic Science Research Program
   through the National Research Foundation of Korea (NRF) funded by the
   Ministry of Education (NRF-2018R1A6A1A03025109).
CR [Anonymous], 1997, ART COMPUTER PROGRAM
   Bacon DF, 2003, ACM SIGPLAN NOTICES, V38, P285, DOI 10.1145/640128.604155
   Berger ED, 2001, ACM SIGPLAN NOTICES, V36, P114, DOI 10.1145/381694.378821
   Berger ED, 2000, ACM SIGPLAN NOTICES, V35, P117, DOI 10.1145/384264.379232
   Bohnert M., 2014, P 20 INT C EMB REAL, P1, DOI [10.1109/RTCSA.2014.6910522., DOI 10.1109/RTCSA.2014.6910522]
   Bruno R, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3156818
   Cheng X., 2018, P APPL TECHN INF SEC, P29, DOI [10.1007/978-981-13-2907-4_3., DOI 10.1007/978-981-13-2907-4_3]
   Defoe DC, 2005, ACM SIGPLAN NOTICES, V40, P222, DOI 10.1145/1070891.1065942
   Evans J., 2006, P BSDCAN C
   Hasan Y, 2006, J SYST SOFTWARE, V79, P1051, DOI 10.1016/j.jss.2005.09.003
   Heikkila V., 2012, THESIS
   Kalibera Tomas., 2009, Proceedings of the 7th Int'l Workshop on Java Technologies for Real-Time and Embedded Systems, JTRES'09, P100, DOI [10.1145/1620405.1620420, DOI 10.1145/1620405.1620420]
   KNOWLTON KC, 1965, COMMUN ACM, V8, P623, DOI 10.1145/365628.365655
   Lea Doug, 1996, A MEMORY ALLOCATOR
   Lo CTD, 2001, IEE P-COMPUT DIG T, V148, P167, DOI 10.1049/ip-cdt:20010597
   Masmano M, 2004, EUROMICRO, P79, DOI 10.1109/EMRTS.2004.1311009
   Masmano M, 2008, REAL-TIME SYST, V40, P149, DOI 10.1007/s11241-008-9052-7
   Murphy JC, 2019, CONCURR COMP-PRACT E, V31, DOI 10.1002/cpe.4902
   NASA Advanced Supercomputing Division, 2019, NAS PAR BENCHM
   Ogasawara T., 1995, Proceedings Second International Workshop on Real-Time Computing Systems and Applications (Cat. No.95TB100002), P21, DOI 10.1109/RTCSA.1995.528746
   PAGE IP, 1986, IEEE T COMPUT, V35, P441
   Park S.H., 2019, UBINOS UBIQUITOUS CO
   PETERSON JL, 1977, COMMUN ACM, V20, P421, DOI 10.1145/359605.359626
   Pizlo F, 2008, ACM SIGPLAN NOTICES, V43, P33, DOI 10.1145/1379022.1375587
   Princeton University, 2019, PARSEC BENCHM SUIT
   Puaut I, 2002, EUROMICRO, P41, DOI 10.1109/EMRTS.2002.1019184
   Puaut I, 2007, EUROMICRO, P169, DOI 10.1109/ECRTS.2007.25
   Puffitsch W, 2016, 2016 IEEE 19TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC 2016), P158, DOI 10.1109/ISORC.2016.30
   RANDELL B, 1969, COMMUN ACM, V12, P365, DOI 10.1145/363156.363158
   Risco-Martín JL, 2014, J SYST SOFTWARE, V91, P109, DOI 10.1016/j.jss.2013.12.044
   Risco-Martín JL, 2011, MICROPROCESS MICROSY, V35, P755, DOI 10.1016/j.micpro.2011.08.003
   SHEN KK, 1974, COMMUN ACM, V17, P558, DOI 10.1145/355620.361164
   SPEC, 2019, SPECS BENCHM
   Ülgen O, 2015, COMPUT LANG SYST STR, V44, P342, DOI 10.1016/j.cl.2015.09.003
   WEINSTOCK CB, 1988, SIGPLAN NOTICES, V23, P141, DOI 10.1145/51607.51619
   Wilson PR, 1995, LECT NOTES COMPUT SC, V986, P1
   Zhou X, 2011, IET COMPUT DIGIT TEC, V5, P287, DOI 10.1049/iet-cdt.2009.0030
NR 37
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2020
VL 107
AR 101726
DI 10.1016/j.sysarc.2020.101726
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LZ3XG
UT WOS:000541160800003
DA 2024-07-18
ER

PT J
AU Wang, WC
   Mosse, D
   Papadopoulos, AV
AF Wang, Wenchen
   Mosse, Daniel
   Papadopoulos, Alessandro Vittorio
TI Packet priority assignment for wireless control systems of multiple
   physical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 22nd IEEE International Symposium on Real-Time Distributed Computing
   (ISORC)
CY MAY 07-09, 2019
CL Valencia, SPAIN
SP IEEE, IEEE Comp Soc
DE Wireless control system; Dynamic priority assignment; Real-time control
   systems; Cyber-physical system
ID NETWORKED CONTROL-SYSTEMS; MANAGEMENT
AB Wireless control systems (WCSs) have gained much attention lately, due to their easy deployment and flexibility compared to wired control systems. However, this comes at the cost of possibly increased network delay and packet losses, that can significantly impact the control system performance, and possibly its stability. Such problems become even more relevant if the network is shared among different control systems, and thus becomes a scarce resource, like in Industrial Internet of Things applications.
   In this paper, we aim at minimizing the performance degradation of the WCS with multiple physical systems sharing a network. We propose a dynamic packet scheduling solution to minimize the performance error of WCS, by dynamically determining the packet priorities of different control systems and characteristic of network paths. We consider two cases for network path selection: (1) network delay only by developing a worst-case end-to-end delay analysis; (2) network delay + reliability by proposing a new network quality model including both delay and packet losses, both of which are very important for the quality of output of the WCSs. Our solution is evaluated over two different use cases to show the generality of the approach: the WCS for a set of inverted pendula, and the WCS for small modular reactors in a nuclear power plant. The results show that the proposed approach allows for a more stable performance even in presence of highly nonlinear systems, sensitive to time-varying delays, as well as in presence of high network interference.
C1 [Wang, Wenchen; Mosse, Daniel] Univ Pittsburgh, Comp Sci Dept, Pittsburgh, PA 15260 USA.
   [Papadopoulos, Alessandro Vittorio] Malardalen Univ, Sch Innovat Design & Engn IDT, Vasteras, Sweden.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh; Malardalen University
RP Wang, WC (corresponding author), Univ Pittsburgh, Comp Sci Dept, Pittsburgh, PA 15260 USA.
EM wew50@pitt.edu; mosse@pitt.edu; alessandro.papadopoulos@mdh.se
OI Papadopoulos, Alessandro Vittorio/0000-0002-1364-8127
FU Swedish Foundation for Strategic Research under the project "Future
   factories in the cloud (FiC)" [GMT14-0032]
FX This work was partially supported by the Swedish Foundation for
   Strategic Research under the project "Future factories in the cloud
   (FiC)" with grant number GMT14-0032.
CR Alderisi Giuliana., 2015, 2015 IEEE 20th Conference on Emerging Technologies Factory Automation (ETFA), P1, DOI DOI 10.1109/ETFA.2015.7301600
   [Anonymous], 2018, FEEDBACK SYSTEMS INT
   [Anonymous], [No title captured]
   [Anonymous], 2015, WIRELESS CONTROL FDN
   Araújo J, 2014, IEEE T IND INFORM, V10, P175, DOI 10.1109/TII.2013.2262281
   Breivold HP, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON DATA SCIENCE AND DATA INTENSIVE SYSTEMS, P532, DOI 10.1109/DSDIS.2015.11
   Dolk V, 2017, AUTOMATICA, V80, P143, DOI 10.1016/j.automatica.2017.02.029
   Eker J., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P320, DOI 10.1109/RTCSA.1999.811266
   Gatsis Konstantinos, 2016, 2016 ACM/IEEE 7th International Conference on Cyber-Physical Systems (ICCPS), P1, DOI 10.1109/ICCPS.2016.7479071
   Gatsis K, 2014, IEEE T AUTOMAT CONTR, V59, P1495, DOI 10.1109/TAC.2014.2305951
   Grau A, 2017, IEEE IND ELEC, P6159, DOI 10.1109/IECON.2017.8217070
   Greene S R., 2011, Pre-Conceptual Design of a Fluoride-Salt-Cooled Small Modular Advanced High Temperature Reactor (SmAHTR), DOI DOI 10.2172/1008830
   Gu K., 2003, CONTROL ENGN SER BIR
   Han S, 2011, IEEE REAL TIME, P3, DOI 10.1109/RTAS.2011.9
   Hong SY, 2015, EUROMICRO, P57, DOI 10.1109/ECRTS.2015.13
   Kim JH, 2011, AUTOMATICA, V47, P2118, DOI 10.1016/j.automatica.2011.05.023
   Kim J, 2012, ACM IEEE INT CONF CY, P55, DOI 10.1109/ICCPS.2012.14
   Li Bo, 2016, P ACM IEEE INT C CYB
   Li HB, 2009, IEEE T CONTR SYST T, V17, P1154, DOI 10.1109/TCST.2008.2004346
   Liu Y, 2017, ISA T, V68, P412, DOI 10.1016/j.isatra.2017.02.005
   Lu CY, 2016, P IEEE, V104, P1013, DOI 10.1109/JPROC.2015.2497161
   Mubeen S, 2018, IEEE ACCESS, V6, P30184, DOI 10.1109/ACCESS.2017.2744677
   Onat A, 2011, IEEE T IND ELECTRON, V58, P905, DOI 10.1109/TIE.2010.2051932
   Pajic M, 2011, IEEE DECIS CONTR P, P2353, DOI 10.1109/CDC.2011.6161347
   Pajic M, 2011, IEEE T AUTOMAT CONTR, V56, P2305, DOI 10.1109/TAC.2011.2163864
   Pazzaglia P., 2018, 30 EUR C REAL TIM SY, V106, DOI [10.4230/LIPIcs.ECRTS.2018.10, DOI 10.4230/LIPICS.ECRTS.2018.10]
   Pin G, 2011, IEEE T AUTOMAT CONTR, V56, P72, DOI 10.1109/TAC.2010.2051091
   Qu FL, 2012, IET CONTROL THEORY A, V6, P2362, DOI 10.1049/iet-cta.2010.0562
   Saifullah A, 2015, REAL TIM SYST SYMP P, P165, DOI 10.1109/RTSS.2015.23
   Saifullah A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584652
   Saifullah A, 2011, IEEE REAL TIME, P13, DOI 10.1109/RTAS.2011.10
   Saifullah A, 2010, REAL TIM SYST SYMP P, P150, DOI 10.1109/RTSS.2010.41
   Ulusoy A, 2011, IEEE T IND INFORM, V7, P41, DOI 10.1109/TII.2010.2089059
   Wang W., 2018, PSICOL-REFLEX CRIT, P30
   Wang WC, 2017, IEEE REAL TIME, P145, DOI 10.1109/RTAS.2017.25
   Wang WC, 2017, IEEE REAL TIME, P149, DOI 10.1109/RTAS.2017.24
   Wang WC, 2016, PROCEEDINGS OF 2016 IEEE 17TH INTERNATIONAL CONFERENCE ON INFORMATION REUSE AND INTEGRATION (IEEE IRI), P332, DOI 10.1109/IRI.2016.51
   Wurm J, 2016, ASIA S PACIF DES AUT, P519, DOI 10.1109/ASPDAC.2016.7428064
   Yang G, 2015, 4TH INTERNATIONAL CONFERENCE ON MATERIALS ENGINEERING FOR ADVANCED TECHNOLOGIES (ICMEAT 2015), P218
   Zhang LX, 2013, IEEE T IND INFORM, V9, P403, DOI 10.1109/TII.2012.2219540
   Zhang TY, 2017, IEEE REAL TIME, P261, DOI 10.1109/RTAS.2017.11
NR 41
TC 3
Z9 3
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2020
VL 107
AR 101708
DI 10.1016/j.sysarc.2020.101708
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA LZ3XG
UT WOS:000541160800001
DA 2024-07-18
ER

PT J
AU Li, YC
   Wang, YY
AF Li, Yuancheng
   Wang, Yuanyuan
TI Developing graphical detection techniques for maintaining state
   estimation integrity against false data injection attack in integrated
   electric cyber-physical system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smart grid security; Graphical detection; Graph network; Capsule
   network; FDI attacks detection; Integrated electric cyber-physical
   system; State estimation
ID ARCHITECTURE; NETWORKS
AB The merging of power grid, information, and communication technology promotes the intelligent development of smart grid, which is also more prone to cyber attack threats. Especially, the intelligently designed False Data Injection (FDI) attacks severely disturb the normal management and state estimation operations in power system. In this paper, the graphical detection technology which uses Graph Network (GN) is developed for detecting tampered measurements without external knowledge and manual preprocess of historical data. To solve the detection of FDI attacks location issue from the diversified dimensionality in power systems, the Capsule Network combined with GN is developed, which can extract preserve the detailed properties around each note such as location, direction, connection, etc. To evaluate the superior performance of proposed method, the proposed detection technology is carried out through standard IEEE 30-bus and IEEE 118-bus systems. The simulation results demonstrate that the proposed method can detect FDI attacks accurately with different attack sparsity and magnitude of disturbances.
C1 [Li, Yuancheng; Wang, Yuanyuan] North China Elect Power Univ, 2 Beinong Rd, Beijing 102206, Peoples R China.
C3 North China Electric Power University
RP Wang, YY (corresponding author), North China Elect Power Univ, 2 Beinong Rd, Beijing 102206, Peoples R China.
EM 1162127020@ncepu.edu.cn
RI Li, yuancheng/IUO-3866-2023
OI Li, Yuancheng/0000-0002-1245-3176
FU Fundamental Research Funds for the Central Universities of China
   [2017XS071]; Postgraduate International Visit Funding of North China
   Electric Power University
FX This work was supported in part by the Fundamental Research Funds for
   the Central Universities of China under Grant 2017XS071. Part of this
   research was conducted during Yuanyuan Wang's visit at University of
   Essex supported by the Postgraduate International Visit Funding of North
   China Electric Power University.
CR [Anonymous], ICLR 2019 C BLIND SU
   [Anonymous], 2016, P 2016 IEEE POW EN S
   Boujelben O, 2018, J SYST ARCHITECT, V88, P54, DOI 10.1016/j.sysarc.2018.05.010
   Chen Y, 2019, IEEE T SMART GRID, V10, P2158, DOI 10.1109/TSG.2018.2790704
   Deng RL, 2019, IEEE T IND INFORM, V15, P1619, DOI 10.1109/TII.2018.2863256
   Deng RL, 2017, IEEE T IND INFORM, V13, P411, DOI 10.1109/TII.2016.2614396
   Esmalifalak Mohammad, 2017, IEEE Systems Journal, V11, P1644, DOI 10.1109/JSYST.2014.2341597
   Foroutan SA, 2017, IET CYBER PHYS SYST, V2, P161, DOI 10.1049/iet-cps.2017.0013
   Grainger J.J., 1994, Power System Analysis
   Hahn A, 2013, IEEE T SMART GRID, V4, P847, DOI 10.1109/TSG.2012.2226919
   He HB, 2016, IET CYBER PHYS SYST, V1, P13, DOI 10.1049/iet-cps.2016.0019
   He YB, 2017, IEEE T SMART GRID, V8, P2505, DOI 10.1109/TSG.2017.2703842
   Hinton G. E., 2018, P INT C LEARNING REP
   Kipf T.N., 2017, P INT C LEARN REPR S
   Krishna Varun Badrinath, 2016, 2016 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). Proceedings, P407, DOI 10.1109/DSN.2016.44
   Lai CK, 2017, J SYST ARCHITECT, V81, P83, DOI 10.1016/j.sysarc.2017.10.010
   Lazcano R, 2017, J SYST ARCHITECT, V77, P101, DOI 10.1016/j.sysarc.2017.05.001
   Li B, 2017, J SYST ARCHITECT, V81, P92, DOI 10.1016/j.sysarc.2017.10.011
   Li BD, 2019, IEEE T IND INFORM, V15, P2892, DOI 10.1109/TII.2018.2875529
   Li JL, 2018, IEEE T SUST COMPUT, V3, P112, DOI 10.1109/TSUSC.2017.2717807
   Li ZY, 2016, IEEE T SMART GRID, V7, P2260, DOI 10.1109/TSG.2015.2456107
   Liang GQ, 2017, IEEE T SMART GRID, V8, P1630, DOI 10.1109/TSG.2015.2495133
   Liang GQ, 2017, IEEE T POWER SYST, V32, P3317, DOI 10.1109/TPWRS.2016.2631891
   Lin J, 2016, IEEE T PARALL DISTR, V27, P286, DOI 10.1109/TPDS.2015.2388479
   Liu Y, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P21
   Manandhar K, 2014, IEEE T CONTROL NETW, V1, P370, DOI 10.1109/TCNS.2014.2357531
   Moslemi R, 2018, IEEE T SMART GRID, V9, P4930, DOI 10.1109/TSG.2017.2675960
   Ozay M, 2016, IEEE T NEUR NET LEAR, V27, P1773, DOI 10.1109/TNNLS.2015.2404803
   Pal S, 2018, IEEE T SMART GRID, V9, P5057, DOI 10.1109/TSG.2017.2679122
   Punmiya R, 2019, IEEE T SMART GRID, V10, P2326, DOI 10.1109/TSG.2019.2892595
   Rawat DB, 2015, IEEE SIGNAL PROC LET, V22, P1652, DOI 10.1109/LSP.2015.2421935
   Sabour S, 2017, ADV NEUR IN, V30
   SCHWEPPE FC, 1970, IEEE T POWER AP SYST, VPA89, P120, DOI 10.1109/TPAS.1970.292678
   Sridhar S, 2011, IEEE POW ENER SOC GE
   Sridhar S, 2014, IEEE T SMART GRID, V5, P580, DOI 10.1109/TSG.2014.2298195
   Tajer A, 2019, IEEE T SMART GRID, V10, P128, DOI 10.1109/TSG.2017.2733346
   Tan R, 2017, IEEE T INF FOREN SEC, V12, P1609, DOI 10.1109/TIFS.2017.2676721
   Tang B, 2016, IEEE CONF COMM NETW, P172, DOI 10.1109/CNS.2016.7860483
   Waghmare S, 2017, 2017 INDIAN CONTROL CONFERENCE (ICC), P271, DOI 10.1109/INDIANCC.2017.7846487
   WEI J, 2016, JOINT WORKSH CYB SEC
   Wood A. J., 2012, POWER GENERATION OPE
   Xie L, 2011, IEEE T SMART GRID, V2, P659, DOI 10.1109/TSG.2011.2161892
   Yan J, 2016, IEEE IJCNN, P1395, DOI 10.1109/IJCNN.2016.7727361
   Yang Q, 2017, IEEE INTERNET THINGS, V4, P1978, DOI 10.1109/JIOT.2017.2769134
   Yang QY, 2014, IEEE T PARALL DISTR, V25, P717, DOI 10.1109/TPDS.2013.92
   Yang X, 2016, AER ADV ENG RES, V58, P1, DOI 10.1109/CEFC.2016.7816021
   Yuan YL, 2011, IEEE T SMART GRID, V2, P382, DOI 10.1109/TSG.2011.2123925
   Yuan YL, 2012, IEEE T PARALL DISTR, V23, P1731, DOI 10.1109/TPDS.2012.58
   Zhang L, 2018, J SYST ARCHITECT, V89, P84, DOI 10.1016/j.sysarc.2018.07.005
   Zhang L, 2017, IEEE T SMART GRID, V8, P1782, DOI 10.1109/TSG.2015.2508283
   Zhang YC, 2015, IEEE T SMART GRID, V6, P1707, DOI 10.1109/TSG.2015.2396994
   Zhou J, 2018, ARTIF CELL NANOMED B, V46, pS1016, DOI 10.1080/21691401.2018.1442841
   Zhou Y, 2016, NORTH AMER POW SYMP
NR 53
TC 24
Z9 26
U1 1
U2 24
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2020
VL 105
AR 101705
DI 10.1016/j.sysarc.2019.101705
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LE5UA
UT WOS:000526784500003
DA 2024-07-18
ER

PT J
AU Mao, J
   Zhu, SS
   Liu, JW
AF Mao, Jian
   Zhu, Shishi
   Liu, Jianwei
TI An inaudible voice attack to context-based device authentication in
   smart IoT systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cyber physical system; Internet of things; Context-based authentication;
   Inaudible voice attack
ID FRAMEWORK; SECURITY; INTERNET
AB As a typical application of Cyber-physical systems (CPS), a smart Internet of Things (IoT) system integrates computation, networking, and physical processes from embedded computing devices. To protect the confidentiality and authenticity of IoT systems, device authentication/pairing is a critical operation for securing networking and communication. Context-based pairing aims to provide more practical methods of pairing, using the common events in the same trust domain as the basis for device authentication. However, the inaccuracy of event recognition and context noise sensitivity are inherent flaws that greatly affect the robustness and efficiency of these approaches. In this paper, we analyze the weakness of context-based pairing methods and present a jamming-based attack named Pairjam, which interferes with the device authentication of these context-based device pairing methods. Due to the unknown noise threshold in signal detection, we design two attack model and validate that both attacks lead to misclassified of attack signal and decrease the similarity of fingerprint. The experiment results demonstrate that Pairjam can successfully disturb the device pairing by interfere with the fingerprint similarity of the microphone-equipped devices with other non-acoustic IoT devices.
C1 [Mao, Jian; Liu, Jianwei] Beihang Univ, Sch Cyber Sci & Technol, Beijing 100191, Peoples R China.
   [Zhu, Shishi] Beihang Univ, Sch Elect & Informat Engn, Beijing 100191, Peoples R China.
   [Zhu, Shishi] Technol Informat Secur, Shanghai Key Lab Integrated Adm, Shanghai 200240, Peoples R China.
C3 Beihang University; Beihang University
RP Mao, J (corresponding author), Beihang Univ, Sch Cyber Sci & Technol, Beijing 100191, Peoples R China.
EM maojian@buaa.edu.cn; zss@buaa.edu.cn; liujianwei@buaa.edu.cn
FU Beijing Natural Science Foundation [4202036]; National Key R&D Program
   of China [2017YFB08024 00]; National Natural Science Foundation of China
   [U11733115, 61571010, 61871023]; Opening Project of Shanghai Key
   Laboratory of Integrated Administration Technologies for Information
   Security [AGK2019001]
FX We thank Xun Xia for her efforts on testing some fingerprint generation
   cases. The authors also thank anonymous reviewers for their insightful
   comments. This work was partially supported by the Beijing Natural
   Science Foundation (No.4202036), the National Key R&D Program of China
   (No. 2017YFB08024 00), the National Natural Science Foundation of China
   (No. U11733115, No. 61571010, No. 61871023), and the Opening Project of
   Shanghai Key Laboratory of Integrated Administration Technologies for
   Information Security (No.AGK2019001).
CR Akasheh F, 2004, SENSOR ACTUAT A-PHYS, V111, P275, DOI 10.1016/j.sna.2003.11.022
   Anand SA, 2018, P IEEE S SECUR PRIV, P1000, DOI 10.1109/SP.2018.00004
   [Anonymous], ULTR TRANSD
   [Anonymous], ARXIV170807238
   [Anonymous], SHAKE WELL USE INTUI
   [Anonymous], HOM ASS AW YOUR HOM
   [Anonymous], 2018 IEEE S SEC PRIV
   [Anonymous], INT SEC C ISC 2018 I
   [Anonymous], BREAKING SMART SPEAK
   Bolton C, 2018, P IEEE S SECUR PRIV, P1048, DOI 10.1109/SP.2018.00050
   Cai ZC, 2017, PROCEEDINGS OF THE ASME 36TH INTERNATIONAL CONFERENCE ON OCEAN, OFFSHORE AND ARCTIC ENGINEERING, 2017, VOL 9
   Cai ZP, 2020, IEEE T NETW SCI ENG, V7, P766, DOI 10.1109/TNSE.2018.2830307
   Calderoni L, 2019, J SYST ARCHITECT, V98, P413, DOI 10.1016/j.sysarc.2019.04.003
   Findling RD, 2017, IEEE T MOBILE COMPUT, V16, P1163, DOI 10.1109/TMC.2016.2582489
   Han J, 2017, 2017 16TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P181, DOI 10.1145/3055031.3055088
   Juels A, 2006, DESIGN CODE CRYPTOGR, V38, P237, DOI 10.1007/s10623-005-6343-z
   Kim J., 2018, IEEE SIGNAL PROC LET, VPP, P1
   Lautner D, 2018, J SYST ARCHITECT, V88, P65, DOI 10.1016/j.sysarc.2018.05.009
   Lee M, 2014, J SYST ARCHITECT, V60, P702, DOI 10.1016/j.sysarc.2014.04.001
   Mathur S., 2011, P 9 INT C MOB SYST A, P211
   McCune JM, 2005, P IEEE S SECUR PRIV, P110, DOI 10.1109/SP.2005.19
   Michalevsky Y, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P1053
   Miettinen M, 2014, CCS'14: PROCEEDINGS OF THE 21ST ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P880, DOI 10.1145/2660267.2660334
   Rawat DB, 2017, TSINGHUA SCI TECHNOL, V22, P437, DOI 10.23919/TST.2017.7986946
   Roy N, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P2, DOI 10.1145/3081333.3081366
   Sangwan A, 2002, HSNMC 2002: 5TH IEEE INTERNATIONAL CONFERENCE ON HIGH SPEED NETWORKS AND MULTIMEDIA COMMUNICATIONS, P46, DOI 10.1109/HSNMC.2002.1032545
   Schürmann D, 2013, IEEE T MOBILE COMPUT, V12, P358, DOI 10.1109/TMC.2011.271
   Trippel T, 2017, 2017 IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY (EUROS&P), P3, DOI 10.1109/EuroSP.2017.42
   Varshavsky Alex., 2007, Amigo: Proximity-based authentication of mobile devices
   Wang J, 2019, J SYST ARCHITECT, V96, P53, DOI 10.1016/j.sysarc.2018.12.003
   Wang XK, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3330139
   Wang XK, 2019, IEEE NETWORK, V33, P64, DOI 10.1109/MNET.2018.1800192
   Wang XK, 2017, IEEE COMMUN MAG, V55, P80, DOI 10.1109/MCOM.2017.1700360
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Weng HQ, 2019, BIG DATA MIN ANAL, V2, P118, DOI 10.26599/BDMA.2019.9020001
   Zhang GM, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P103, DOI 10.1145/3133956.3134052
   Zhang LC, 2016, IEEE T NETW SERV MAN, V13, P335, DOI 10.1109/TNSM.2016.2559448
   Zhou JL, 2019, IEEE T COMPUT, V68, P1785, DOI 10.1109/TC.2019.2935042
   Zhou JL, 2019, IEEE T COMPUT AID D, V38, P2215, DOI 10.1109/TCAD.2018.2883993
   Zhou JL, 2016, IEEE T COMPUT AID D, V35, P1269, DOI 10.1109/TCAD.2015.2501286
NR 40
TC 10
Z9 11
U1 1
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2020
VL 104
AR 101696
DI 10.1016/j.sysarc.2019.101696
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LE5TX
UT WOS:000526784200003
DA 2024-07-18
ER

PT J
AU Liu, L
   Xie, GQ
   Li, RF
AF Liu, Li
   Xie, Guoqi
   Li, Renfa
TI A local external coupling matrix solution and dynamic processing in
   medical cyber-physical cloud systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Local external coupling matrix; Local topology search algorithm (LTS);
   Medical cyber-physical cloud systems (MCPCS); Dynamic processing
ID OPTIMIZATION; FRAMEWORK; ALGORITHM; MECHANISM
AB Medical cyber-physical cloud systems (MCPCS) are new generation medical cyber-physical systems (MCPS), which introduce cloud computing to integrate multiple MCPS to improve quality of service (QoS) and expand service scope in hospitals. When used in large-scale distributed environment, MCPCS need to perform a stability analysis to guarantee collaboration among multiple MCPS. In this paper, we propose a local topology search algorithm (LTS) to obtain the local external coupling matrices, which are important input parameters for the local synchronization stability analysis of MCPCS. LTS generates an optimal multi-fork tree from the source end MCPS to multiple destination end MCPS. Based on the relationship between nodes in the optimal multi-fork tree, the local external coupling matrices applied to the local synchronization stability analysis of MCPCS are then solved. Considering the variability of network topology, we further propose a dynamic processing method called external coupling matrix change processing (ECMCP) to ensure the real-time update of the local external coupling matrices and dimensional consistency. Experimental results show that the proposed solution of LTS & ECMCP has lower costs of nodes and their communications than existing method.
C1 [Liu, Li; Xie, Guoqi; Li, Renfa] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Peoples R China.
   [Liu, Li] Cent South Univ, Xiangya Hosp 3, Informat Ctr, Changsha, Peoples R China.
   [Xie, Guoqi; Li, Renfa] Key Lab Embedded & Cyber Phys Syst Hunan Prov, Changsha, Peoples R China.
C3 Hunan University; Central South University
RP Xie, GQ (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Peoples R China.
EM zgnudtll@sohu.com
CR [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   Chen YK, 2018, IEEE ACCESS, V6, P20572, DOI 10.1109/ACCESS.2018.2825648
   Dai YY, 2015, INT C INTEL HUM MACH, DOI 10.1109/IHMSC.2015.186
   Gan RW, 2010, J SYST ENG ELECTRON, V21, P329, DOI 10.3969/j.issn.1004-4132.2010.02.025
   Gao M, 2011, CHIN CONT DECIS CONF, P779, DOI 10.1109/CCDC.2011.5968287
   Gu L, 2017, IEEE T EMERG TOP COM, V5, P108, DOI 10.1109/TETC.2015.2508382
   Gu ZH, 2016, IEEE T PARALL DISTR, V27, P3044, DOI 10.1109/TPDS.2016.2520949
   Guo HP, 2020, SOFT COMPUT, V24, P4711, DOI 10.1007/s00500-019-04501-6
   He XQ, 2008, IEEE T IND INFORM, V4, P237, DOI 10.1109/TII.2008.2010519
   Hu JY, 2018, MOBILE NETW APPL, V23, P489, DOI 10.1007/s11036-018-1034-y
   Ivanov R, 2018, ACM IEEE INT CONF CY, P232, DOI 10.1109/ICCPS.2018.00030
   Jee E, 2010, IEEE INT CONF EMBED, P133, DOI 10.1109/RTCSA.2010.42
   Lee I, 2010, DES AUT CON, P743, DOI 10.1145/1837274.1837463
   Li CB, 2012, PROCEEDINGS OF THE 10TH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION (WCICA 2012), P1010, DOI 10.1109/WCICA.2012.6358027
   Li JY, 2012, J PARALLEL DISTR COM, V72, P666, DOI 10.1016/j.jpdc.2012.02.002
   Li KL, 2018, IEEE T SERV COMPUT, V11, P893, DOI 10.1109/TSC.2016.2589241
   Liu CB, 2018, IEEE T PARALL DISTR, V29, P2503, DOI 10.1109/TPDS.2018.2836452
   Liu L, 2018, J CIRCUIT SYST COMP, V27, DOI 10.1142/S0218126618502109
   Luo J, 2019, FUTURE GENER COMP SY, V97, P50, DOI 10.1016/j.future.2018.12.063
   Meng XY, 2016, CHIN CONT DECIS CONF, P1098, DOI 10.1109/CCDC.2016.7531147
   Pan LJ, 2016, 2016 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), P38, DOI 10.1109/CompComm.2016.7924660
   Plourde J, 2014, ACM IEEE INT CONF CY, P221, DOI 10.1109/ICCPS.2014.6843734
   Sun BL, 2016, J SYST ARCHITECT, V63, P48, DOI 10.1016/j.sysarc.2016.01.007
   Wang XK, 2019, IEEE NETWORK, V33, P64, DOI 10.1109/MNET.2018.1800192
   Wang XK, 2017, IEEE COMMUN MAG, V55, P80, DOI 10.1109/MCOM.2017.1700360
   Xie G, 2017, INT SYMP DISTR COMPU, P15, DOI 10.1109/DCABES.2017.11
   Xie GQ, 2017, IEEE T PARALL DISTR, V28, P3426, DOI 10.1109/TPDS.2017.2730876
   Xie GQ, 2016, J SYST ARCHITECT, V70, P3, DOI 10.1016/j.sysarc.2016.04.008
   Yang B, 2018, FUTURE GENER COMP SY, V86, P680, DOI 10.1016/j.future.2018.04.055
   Yang B, 2016, IEEE T PARALL DISTR, V27, P3646, DOI 10.1109/TPDS.2016.2537809
   Yang D., 2009, THESIS, DOI [10.13031/2013.26933, DOI 10.13031/2013.26933]
   Zhai YH, 2015, INT C INTEL HUM MACH, P38, DOI 10.1109/IHMSC.2015.143
   Zhang Y, 2017, IEEE SYST J, V11, P88, DOI 10.1109/JSYST.2015.2460747
   Zhou JL, 2019, IEEE T COMPUT AID D, V38, P2215, DOI 10.1109/TCAD.2018.2883993
   Zhou JL, 2016, IEEE T COMPUT AID D, V35, P1269, DOI 10.1109/TCAD.2015.2501286
NR 44
TC 6
Z9 6
U1 2
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2020
VL 102
AR 101678
DI 10.1016/j.sysarc.2019.101678
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ7EG
UT WOS:000512220500007
DA 2024-07-18
ER

PT J
AU Sun, XY
   Li, XY
   Ren, KJ
   Song, JQ
   Xu, ZC
   Chen, J
AF Sun, Xiangyuan
   Li, Xiaoyong
   Ren, Kaijun
   Song, Junqiang
   Xu, Zichen
   Chen, Jing
TI Rethinking compact abating probability modeling for open set recognition
   problem in Cyber-physical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cyber-physical systems; Convolutional neural network; Open set
   recognition; Defect; Compact abating probability
ID NETWORKS; FUSION
AB Machine learning (ML) components, especially convolutional neural network (CNN) based components, are becoming increasingly vital in cyber-physical systems (CPS), existing great influence on the dependability of CPS. Different to the popular ML model with close set hypothesis, which limits the classes of testing samples to seen classes in training samples, ML in CPS should face the problem of real-world recognition. Open set recognition (OSR) is a more suitable model for improving the dependability of ML components, which allows the presence of unknown classes at testing time. However, the ability to reject those unknown classes is concurrently required in the model. In this paper, we find the defect in compact abating probability application to most CNN-based OSR model. In order to mitigate the defect, two different methods, OpenSoftMax and OPEB are respectively proposed. Finally, extensive experiments on caltech256 data set have been conducted to verify the effectiveness and efficiency of our proposals. Compared to the well-known CNN-based OSR method OpenMax, our first method OpenSoftMax achieves 15.55% average accuracy performance gain and 28.35% F1-score performance gain, while our second method OPEB achieves 13.17% average accuracy performance gain and 25.70% F1-score performance gain. (C) 2019 Elsevier B.V. All rights reserved.
C1 [Sun, Xiangyuan; Li, Xiaoyong; Ren, Kaijun; Song, Junqiang] Natl Univ Def Technol, Coll Meteorol & Oceanog, Changsha 410073, Hunan, Peoples R China.
   [Sun, Xiangyuan; Li, Xiaoyong; Ren, Kaijun; Song, Junqiang] Natl Univ Def Technol, Coll Comp Sci & Technol, Changsha 410073, Hunan, Peoples R China.
   [Xu, Zichen] Nanchang Univ, Coll Comp Sci & Technol, Nanchang 330031, Jiangxi, Peoples R China.
   [Chen, Jing] Wuhan Univ, English Dept, Wuhan 430072, Hubei, Peoples R China.
C3 National University of Defense Technology - China; National University
   of Defense Technology - China; Nanchang University; Wuhan University
RP Li, XY (corresponding author), Natl Univ Def Technol, Coll Meteorol & Oceanog, Changsha 410073, Hunan, Peoples R China.
EM sunxiangyuan17@nudt.edu.cn; sayingxmu@nudt.edu.cn;
   renkaijun@nudt.edu.cn; junqiang@nudt.edu.cn; xuz@ncu.edu.cn;
   2018101020004@whu.edu.cn
RI Li, Xiaoyong/E-4274-2019; Sun, Xiangyuan/AAM-2669-2021
OI Li, Xiaoyong/0000-0002-0497-5978; 
FU National Key RAMP;D Program of China [2018YFB0203801]; National Natural
   Science Foundation of China [61572510, 61702529, 61502511]; China
   National Special Fund for Public Welfare [GYHY201306003]
FX This work was supported by the National Key R&D Program of China (Grant
   No. 2018YFB0203801), the National Natural Science Foundation of China
   (Grant Nos. 61572510, 61702529, 61502511) and China National Special
   Fund for Public Welfare (Grant No. GYHY201306003).
CR [Anonymous], PROC CVPR IEEE
   Bendale A, 2016, PROC CVPR IEEE, P1563, DOI 10.1109/CVPR.2016.173
   Borges VCM, 2015, EURASIP J WIREL COMM, P1, DOI 10.1186/s13638-015-0380-8
   Cardoso DO, 2017, MACH LEARN, V106, P1547, DOI 10.1007/s10994-017-5646-4
   Chen CH, 2019, PROC CVPR IEEE, P10534, DOI 10.1109/CVPR.2019.01079
   Chen LC, 2018, IEEE T PATTERN ANAL, V40, P834, DOI 10.1109/TPAMI.2017.2699184
   Da Q, 2014, AAAI CONF ARTIF INTE, P1760
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dreossi T, 2017, LECT NOTES COMPUT SC, V10227, P357, DOI 10.1007/978-3-319-57288-8_26
   Ge Z., 2018, ARXIV170707418
   Griffin Gregory, 2007, CALTECH 256 OBJECT C
   Gu S., 2017, 2017 IEEE INT C ROB
   Hassen M., 2018, P INT JOINT C NEUR N
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hink R. C. B., 2014, 2014 7 INT S RES CON, P1, DOI DOI 10.1109/ISRCS.2014.6900095
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Jain L.P., 2014, P EUR C COMP VIS
   Kotz S., 2000, Extreme Value Distributions: Theory and Applications
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kuo CJ, 2017, J SYST ARCHITECT, V81, P44, DOI 10.1016/j.sysarc.2017.10.007
   Levine S, 2018, INT J ROBOT RES, V37, P421, DOI 10.1177/0278364917710318
   Levine S, 2016, J MACH LEARN RES, V17
   Liu J., 2019, IEEE J SELECTED TOPI
   Luo X, 2016, FUTURE GENER COMP SY, V61, P85, DOI 10.1016/j.future.2015.10.022
   Mendes PR, 2017, MACH LEARN, V106, P359, DOI 10.1007/s10994-016-5610-8
   Meyer GP, 2019, PROC CVPR IEEE, P12669, DOI 10.1109/CVPR.2019.01296
   Neal L, 2018, LECT NOTES COMPUT SC, V11210, P620, DOI 10.1007/978-3-030-01231-1_38
   Noh H, 2015, IEEE I CONF COMP VIS, P1520, DOI 10.1109/ICCV.2015.178
   Potapov M, 2019, ZOOKEYS, P31, DOI 10.3897/zookeys.855.33000
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Ren S, 2015, FASTER R CNN REAL TI, P91
   Rudd EM, 2018, IEEE T PATTERN ANAL, V40, P762, DOI 10.1109/TPAMI.2017.2707495
   Rumsfeld D., 2002, DOD NEWS
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Scheirer WJ, 2014, IEEE T PATTERN ANAL, V36, P2317, DOI 10.1109/TPAMI.2014.2321392
   Scheirer WJ, 2013, IEEE T PATTERN ANAL, V35, P1757, DOI 10.1109/TPAMI.2012.256
   Scherreik MD, 2016, IEEE T AERO ELEC SYS, V52, P632, DOI 10.1109/TAES.2015.150027
   Shang JL, 2016, SPECTROSC SPECT ANAL, V36, P1690, DOI 10.3964/j.issn.1000-0593(2016)06-1690-06
   Shen JC, 2016, SCI CHINA INFORM SCI, V59, DOI 10.1007/s11432-015-5511-7
   Szegedy C, 2016, PROC CVPR IEEE, P2818, DOI 10.1109/CVPR.2016.308
   Tchendjou GT, 2018, J SYST ARCHITECT, V82, P24, DOI 10.1016/j.sysarc.2017.12.002
   Thomas M., 2013, IEEE T PATTERN ANAL, V35, P2624
   Varshney KR, 2017, BIG DATA-US, V5, P246, DOI 10.1089/big.2016.0051
   Venkataram V.M., 2018, P INT C NAT LANG PRO
   Wang Y, 2019, PROC CVPR IEEE, P8063, DOI 10.1109/CVPR.2019.00826
   Wang YJ, 2013, KNOWL INF SYST, V37, P485, DOI 10.1007/s10115-013-0638-6
   Wu TM, 2018, J SYST ARCHITECT, V84, P12, DOI 10.1016/j.sysarc.2018.03.001
   Zhang W, 2018, J SYST ARCHITECT, V88, P13, DOI 10.1016/j.sysarc.2018.05.005
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhao QL, 2017, J SYST ARCHITECT, V72, P61, DOI 10.1016/j.sysarc.2016.08.003
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
NR 51
TC 5
Z9 5
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2019
VL 101
AR 101660
DI 10.1016/j.sysarc.2019.101660
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JW2NK
UT WOS:000502894200008
DA 2024-07-18
ER

PT J
AU Egger, B
   Son, E
   Lee, H
   Shin, D
AF Egger, Bernhard
   Son, Eunjin
   Lee, Hochan
   Shin, Daeyong
TI Random test program generation for verification and validation of the
   Samsung Reconfigurable Processor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for
   Embedded Systems (LCTES)
CY JUN 19-20, 2018
CL Philadelphia, PA
SP ACM SIGPLAN, ACM SIGBED
DE Coarse-grained reconfigurable array processors; Random test program
   generation; Verification; Validation
ID USER CUSTOMIZATION; ARCHITECTURES; ALGORITHMS; STIMULI
AB This paper describes a framework to verify the functional correctness of the Samsung Reconfigurable Processor, a dual-mode very-long instruction word (VLIW) and coarse-grained reconfigurable array (CGRA) processor integrated in smartphones, cameras, printers, and SmartTVs. Reflecting the reconfigurable nature of the processor, the test generator constructs an architectural model directly from the processor's high-level hardware description files. Test programs are specified in a custom Constraint Specification Language that allows full coverage tests as well as verification of corner cases. Operations and operands are mapped to the heterogeneous processing elements of the CGRA using a guided place-and-routing algorithm. Requiring no explicit knowledge about the semantics of operations, the presented framework seamlessly supports custom ISA extensions. Experiments demonstrate that the framework is versatile, efficient, and quickly achieves a high coverage. In addition to detecting all randomly inserted faults, the generated test programs also exposed two yet unknown actual faults in the architecture.
C1 [Egger, Bernhard; Son, Eunjin; Lee, Hochan; Shin, Daeyong] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul, South Korea.
C3 Seoul National University (SNU)
RP Egger, B (corresponding author), Seoul Natl Univ, Dept Comp Sci & Engn, Seoul, South Korea.
EM bernhard@csap.snu.ac.kr; eunjin@csap.snu.ac.kr; hochan@csap.snu.ac.kr;
   daeyoung@csap.snu.ac.kr
RI Egger, Bernhard/AAG-6194-2021
OI Egger, Bernhard/0000-0002-6645-6161
FU BK21 Plus for Pioneers in Innovative Computing (Dept. of Computer
   Science and Engineering, SNU) - National Research Foundation (NRF) of
   Korea [21A20151113068]; Basic Science Research Program through NRF -
   Ministry of Science, ICT & Future Planning [NRF-2015K1A3A1A14021288,
   2016R1A2B4009193]; Neural Processing Research Center of the Samsung
   Advanced Institute of Technology; Promising-Pioneering Researcher
   Program through Seoul National University in 2015; RP Core Group at
   Samsung Electronics
FX We thank the RP Core Group at Samsung Electronics for their support and
   the access to the SRP. This work was supported in part by BK21 Plus for
   Pioneers in Innovative Computing (Dept. of Computer Science and
   Engineering, SNU) funded by the National Research Foundation (NRF) of
   Korea (Grant 21A20151113068), the Basic Science Research Program through
   NRF funded by the Ministry of Science, ICT & Future Planning (Grants
   NRF-2015K1A3A1A14021288 and 2016R1A2B4009193), the Neural Processing
   Research Center of the Samsung Advanced Institute of Technology, and by
   the Promising-Pioneering Researcher Program through Seoul National
   University in 2015. ICT at Seoul National University provided research
   facilities for this study.
CR Adir A, 2004, IEEE DES TEST COMPUT, V21, P84, DOI 10.1109/MDT.2004.1277900
   Adir A, 2011, DES AUT TEST EUROPE, P1590
   Adir A, 2011, LECT NOTES COMPUT SC, V6504, P60, DOI 10.1007/978-3-642-19583-9_10
   [Anonymous], P 13 INT C FPL
   [Anonymous], P ACM SIGGRAPH POST
   [Anonymous], P 12 INT WORKSH MICR
   [Anonymous], P 20 INT C ARCH COMP
   Bae I, 2018, IEEE T COMPUT AID D, V37, P2301, DOI 10.1109/TCAD.2018.2857278
   Bin E, 2002, IBM SYST J, V41, P386, DOI 10.1147/sj.413.0386
   Cho Y, 2012, INT WORKSHOP MICROPR, P19, DOI 10.1109/MTV.2012.11
   Clarke EM, 1999, MODEL CHECKING, P1
   Corno F, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1006
   Di Guglielmo G, 2011, J ELECTRON TEST, V27, P137, DOI 10.1007/s10836-011-5209-8
   Egger B, 2018, ACM SIGPLAN NOTICES, V53, P76, DOI [10.1145/3211332.3211342, 10.1145/3299710.3211342]
   Egger B, 2017, INT SYM CODE GENER, P197, DOI 10.1109/CGO.2017.7863740
   Filho JO, 2009, IEEE T VLSI SYST, V17, P1247, DOI 10.1109/TVLSI.2008.2002429
   Fine S, 2006, IEEE T COMPUT, V55, P1344, DOI 10.1109/TC.2006.183
   Foutris N, 2011, INT SYMP MICROARCH, P386
   Harris B, 2019, INTEGRATION, V67, P121, DOI 10.1016/j.vlsi.2018.11.001
   Harris B, 2018, ASIA S PACIF DES AUT, P540, DOI 10.1109/ASPDAC.2018.8297379
   Jeong Seonghun, 2012, P 13 INT WORKSH MICR
   Kamkin A., 2011, 2011 IEEE Fourth International Conference on Software Testing, Verification and Validation Workshops (ICSTW), P47, DOI 10.1109/ICSTW.2011.35
   Kim C, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P329, DOI 10.1109/FPT.2012.6412157
   Ko HoFai., 2008, Proceedings of the conference on Design, automation and test in Europe, P1298
   Koo H., 2008, International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P137
   LAM M, 1988, SIGPLAN NOTICES, V23, P318
   Lee H, 2018, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3162018
   Lee J, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P192, DOI 10.1109/FPT.2013.6718352
   Liu X, 2009, DES AUT TEST EUROPE, P1338
   Mei B, 2008, J SIGNAL PROCESS SYS, V51, P225, DOI 10.1007/s11265-007-0152-8
   Mei BF, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P166, DOI 10.1109/FPT.2002.1188678
   Mishra P, 2005, DES AUT TEST EUROPE, P678, DOI 10.1109/DATE.2005.162
   Mishra P, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1367045.1367051
   Oh T, 2009, LCTES'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P21
   Park DH, 2009, INT CONF BIOMED, P279
   Park H, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P166, DOI 10.1145/1454115.1454140
   Qin XO, 2014, I CONF VLSI DESIGN, P104, DOI 10.1109/VLSID.2014.25
   Quax M, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P230, DOI 10.1109/DATE.2004.1269235
   Rau B R., 1994, Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture, P63
   Ray Sandip, 2009, Proceedings of the 2009 9th International Conference Formal Methods in Computer-Aided Design (FMCAD), P160, DOI 10.1109/FMCAD.2009.5351128
   Suh D, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P67, DOI 10.1109/FPT.2012.6412114
   Velev MN, 2011, LECT NOTES COMPUT SC, V6991, P307, DOI 10.1007/978-3-642-24559-6_22
NR 42
TC 2
Z9 2
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 219
EP 238
DI 10.1016/j.sysarc.2019.05.007
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA IL0BR
UT WOS:000476961500019
DA 2024-07-18
ER

PT J
AU Liu, SR
   Guan, N
   Ji, D
   Liu, WC
   Liu, X
   Yi, W
AF Liu, Songran
   Guan, Nan
   Ji, Dong
   Liu, Weichen
   Liu, Xue
   Yi, Wang
TI Leaking your engine speed by spectrum analysis of real-Time scheduling
   sequences
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time system; Scheduling sequences; Signal processing
ID SECURITY
AB This paper identifies and studies a new security/privacy issue for automobile vehicles. Specifically, attackers can infer the engine speed of a vehicle by observing and analyzing the real-time scheduling sequences on the Engine Control Unit (ECU). First, we present the problem model of engine-triggered task executed on ECU. And then, we introduce two Engine-triggered Task Period Tracing methods (DFT-based ETPT and FRSP-based ETPT) to infer the period variation of engine-triggered task. Finally, simulation experiments are conducted to demonstrate the effect of this new timing side-channel information leakage with our proposed methods.
C1 [Liu, Songran; Yi, Wang] Northeastern Univ, Shenyang, Liaoning, Peoples R China.
   [Ji, Dong] Northeastern Univ, Dept Comp Sci & Engn, Shenyang, Liaoning, Peoples R China.
   [Guan, Nan] Hong Kong Polytech Univ, Dept Comp, Hong Kong, Peoples R China.
   [Liu, Weichen] Nanyang Technol Univ, Sch Engn & Comp Sci, Singapore, Singapore.
   [Liu, Xue] McGill Univ, Sch Comp Sci, Montreal, PQ, Canada.
C3 Northeastern University - China; Northeastern University - China; Hong
   Kong Polytechnic University; Nanyang Technological University; McGill
   University
RP Liu, SR (corresponding author), Northeastern Univ, Shenyang, Liaoning, Peoples R China.
EM liusongran@stumail.neu.edu.cn; csguannan@comp.polyu.edu.hk;
   jidong893@gmail.com; liu@ntu.edu.sg; xueliu@cs.mcgill.ca;
   wangyi@cse.neu.edu.cn
RI wang, yi/KBB-3614-2024; WU, SHAN/KGM-5484-2024
OI Guan, Nan/0000-0003-3775-911X; Liu, Songran/0000-0002-9234-5799
CR [Anonymous], 2015, U NOTRE DAME GLOBAL
   [Anonymous], 2000, AUTOMOTIVE CONTROL S
   [Anonymous], 2010, AUTOMOTIVE APPL MODE
   [Anonymous], 2014, RS HZ 15 COMPACT PRO
   [Anonymous], 2014, ESTIMATING ACCURACY
   [Anonymous], 2014, MSP430 ULTRALOW POWE
   [Anonymous], 2015, HAKERS REMOTELY KILL
   [Anonymous], 2014, N9030A REAL TIME SPE
   Bracewell R. N, 1986, FOURIER TRANSFORM IT, V3rd
   Checkoway S., 2011, P 20 USENIX C SEC SE
   Deng SW, 2017, MECH SYST SIGNAL PR, V90, P79, DOI 10.1016/j.ymssp.2016.12.020
   Ehsani M., 2009, Modern Electric, Hybrid Electric, and Fuel Cell Vehicles: Fundamentals, Theory, and Design, V2nd
   Gong X., 2014, ABS14031276 CORR
   Guzzella L., 2009, Introduction to modeling and control of internal combustion engine systems
   Iegorov O, 2017, IEEE REAL TIME, P331, DOI 10.1109/RTAS.2017.5
   Kim J, 2012, ACM IEEE INT CONF CY, P55, DOI 10.1109/ICCPS.2012.14
   Koscher K, 2010, P IEEE S SECUR PRIV, P447, DOI 10.1109/SP.2010.34
   Kruger K., 2018, P LIPICS LEIBN INT P, V106
   Lin M, 2009, IEEE T IND INFORM, V5, P22, DOI 10.1109/TII.2009.2014055
   Lipp M, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P549
   Longo J, 2015, LECT NOTES COMPUT SC, V9293, P620, DOI 10.1007/978-3-662-48324-4_31
   Mangard S, 2008, POWER ANAL ATTACKS R, V31
   Mohan S, 2014, EUROMICRO, P129, DOI 10.1109/ECRTS.2014.28
   Osvik DA, 2006, LECT NOTES COMPUT SC, V3860, P1
   Pellizzoni R, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P271, DOI 10.1109/RTAS.2015.7108450
   Proakis J. G., 2001, Digital Signal Processing: Principles Algorithms and Applications
   Ristenpart T, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P199
   Tiu C.C., 2005, THESIS
   Völp M, 2013, IEEE REAL TIME, P153, DOI 10.1109/RTAS.2013.6531088
   Wang Z, 2009, IEEE SIGNAL PROC MAG, V26, P98, DOI 10.1109/MSP.2008.930649
   Xie T, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275992
   Yoon M.-K, 2016, 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), P1, DOI [DOI 10.1109/RTAS.2016.7461362, 10.1109/RTAS.2016.7461362]
   Zhang N, 2018, IEEE INFOCOM SER, P1097, DOI 10.1109/INFOCOM.2018.8486293
   Zhang Y., 2012, 2012 ACM SIGSAC C CO, P305, DOI DOI 10.1145/2382196.2382230
NR 34
TC 7
Z9 7
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 455
EP 466
DI 10.1016/j.sysarc.2019.01.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500034
DA 2024-07-18
ER

PT J
AU Basu, S
   Karuppiah, M
   Nasipuri, M
   Halder, AK
   Radhakrishnan, N
AF Basu, Sayantani
   Karuppiah, Marimuthu
   Nasipuri, Mita
   Halder, Anup Kumar
   Radhakrishnan, Niranchana
TI Bio-inspired cryptosystem with DNA cryptography and neural networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cryptosystem; Bio-inspired; Central dogma; Key generation
ID AUTHENTICATION SCHEME; ROAMING SERVICE
AB Bio-Inspired Cryptosystems are a modern form of Cryptography where bio-inspired and machine learning techniques are used for the purpose of securing data. A system has been proposed based on the Central Dogma of Molecular Biology (CDMB) for the Encryption and Decryption Algorithms by simulating the natural processes of Genetic Coding (conversion from binary to DNA bases), Transcription (conversion from DNA to mRNA) and Translation (conversion from mRNA to Protein) as well as the reverse processes to allow for encryption and decryption respectively. All inputs are considered to be in the form of blocks of 16-bits. The final outputs from the blocks can be concatenated to form the final cipher text in the form of protein bases. A Bidirectional Associative Memory Neural Network (BAMNN) has been trained using randomized data for key generation which is capable of saving memory space by remembering and regenerating the sets of keys in a recurrent fashion. The proposed bio-inspired cryptosystem shows competent encryption and decryption times even on large data sizes when compared with existing systems.
C1 [Basu, Sayantani; Karuppiah, Marimuthu; Radhakrishnan, Niranchana] Vellore Inst Technol, Sch Comp Sci & Engn, Vellore 632014, Tamil Nadu, India.
   [Nasipuri, Mita; Halder, Anup Kumar] Jadavpur Univ, Dept Comp Sci & Engn, Kolkata 700032, India.
C3 Vellore Institute of Technology (VIT); VIT Vellore; Jadavpur University
RP Karuppiah, M (corresponding author), Vellore Inst Technol, Sch Comp Sci & Engn, Vellore 632014, Tamil Nadu, India.
EM k.marimuthu@vit.ac.in
RI Radha krishnan, Niranchana/AEQ-0605-2022; Karuppiah,
   Marimuthu/B-2653-2018
OI Karuppiah, Marimuthu/0000-0001-7379-2641; , R.
   Niranchana/0000-0003-0686-0733; Halder, Anup Kumar/0000-0003-4825-1901
CR ADLEMAN LM, 1994, SCIENCE, V266, P1021, DOI 10.1126/science.7973651
   [Anonymous], 1997, ARTIFICIAL NEURAL NE
   [Anonymous], 2014, ARXIV14126181
   [Anonymous], MATH THEORY CRYPTOGR
   [Anonymous], ACM COMPUT SURV
   [Anonymous], 2011, INT J EMERGING TECHN
   [Anonymous], 1996, NEURAL NETWORK DESIG
   Bishop C. M., 2006, PATTERN RECOGN
   Blackledge J, 2015, P IJCNN, P1, DOI [10.1109/IJCNN.2015.7280536, DOI 10.1109/IJCNN.2015.7280536]
   Chen HC, 2003, J SYST ARCHITECT, V49, P355, DOI 10.1016/S1383-7621(03)00087-0
   Cherian A., 2013, INT J SCI RES, V2, P167
   Cock PJA, 2009, BIOINFORMATICS, V25, P1422, DOI 10.1093/bioinformatics/btp163
   CRICK F, 1970, NATURE, V227, P561, DOI 10.1038/227561a0
   [崔光照 CUI Guangzhao], 2006, [计算机工程与应用, Computer Engineering and Application], V42, P29
   El-Zoghabi A., 2013, INT J EMERGING TECHN, V3, P456
   FEISTEL H, 1973, SCI AM, V228, P15, DOI 10.1038/scientificamerican0573-15
   Ghahramani Z, 2015, NATURE, V521, P452, DOI 10.1038/nature14541
   Greene SariStern., 2006, Security Policies and Procedures
   Handschuh H, 2001, LECT NOTES COMPUT SC, V2020, P70
   HUFFMAN DA, 1952, P IRE, V40, P1098, DOI 10.1109/JRPROC.1952.273898
   Hussain U.N., 2012, INT J COMPUTER APPL, V42, P1
   Jogdand RM, 2011, Int J Artif Intellig Appl (IJAIA), V2, P60
   Kalsi S, 2018, J MED SYST, V42, DOI 10.1007/s10916-017-0851-z
   Karuppiah M, 2017, WIRELESS PERS COMMUN, V93, P383, DOI 10.1007/s11277-016-3672-3
   Karuppiah M, 2015, J DISCRET MATH SCI C, V18, P623, DOI 10.1080/09720529.2015.1013693
   Karuppiah M, 2015, WIRELESS PERS COMMUN, V84, P2055, DOI 10.1007/s11277-015-2524-x
   Karuppiah M, 2014, J INF SECUR APPL, V19, P282, DOI 10.1016/j.jisa.2014.09.006
   Kinzel W, 2002, ICONIP'02: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON NEURAL INFORMATION PROCESSING, P1351
   KOSKO B, 1988, IEEE T SYST MAN CYB, V18, P49, DOI 10.1109/21.87054
   Kotsiantis SB, 2007, FRONT ARTIF INTEL AP, V160, P3
   Kumari S, 2016, SECUR COMMUN NETW, V9, P4255, DOI 10.1002/sec.1602
   Lu M, 2007, SCI CHINA SER F, V50, P324, DOI 10.1007/s11432-007-0025-6
   Mahajan P., 2013, GLOBAL J COMPUT SCI
   Mandal JK, 2015, ADV INTELL SYST, V328, P217, DOI 10.1007/978-3-319-12012-6_24
   Mislovaty R, 2004, ICECS 2004: 11TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, P219
   Ning K., 2009, COMPUTING RES REPOSI, DOI DOI 10.1016/J.COMPELECENG.2012.02.007
   Ramamurthy R, 2017, LECT NOTES COMPUT SC, V10614, P663, DOI 10.1007/978-3-319-68612-7_75
   Roy A., 2016, INT J INNOVATIVE RES, V3
   Sagar V, 2015, 2015 2ND INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), P1386
   Saggese GP, 2004, J SYST ARCHITECT, V50, P711, DOI 10.1016/j.sysarc.2004.04.002
   Simpson, 1997, NEURAL NETWORKS APPL
   Sonali B.W., 2014, IOSR Journal of Computer Engineering, V16, P86
   Stallings W., 2003, CRYPTOGRAPHY NETWORK
   Volna E, 2012, PROCEEDINGS 26TH EUROPEAN CONFERENCE ON MODELLING AND SIMULATION ECMS 2012, P386, DOI 10.7148/2012-0386-0391
   Watson J., 1974, BIOSCIENCE, V24, P622
   Wazid M., 2018, J SYST ARCHIT
NR 46
TC 22
Z9 24
U1 0
U2 26
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2019
VL 94
BP 24
EP 31
DI 10.1016/j.sysarc.2019.02.005
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HP1EG
UT WOS:000461407600003
DA 2024-07-18
ER

PT J
AU Grobelna, I
AF Grobelna, Iwona
TI Model checking of reconfigurable FPGA modules specified by Petri nets
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Concurrent controllers; Formal verification; FPGA; Model checking;
   Requirements
ID FORMAL VERIFICATION; DESIGN METHODOLOGY; SYSTEMS; CONTROLLER
AB The paper proposes a novel formal verification method of reconfigurable modules implemented in FPGA devices. The modules are specified by Petri nets and can be exchanged in the already implemented and running system using dynamic partial reconfiguration. The model checking technique is used together with the abstract rule-based logical model to verify whether the new modules still satisfy the global requirements for the whole control system. The additional advantage of using the rule-based logical model is the possibility to automatically generate the VHDL code, hence the final implementation reflects the already verified specification. It allows to ensure high quality of the released product and eliminates errors related to hand-code writing. A case study is presented to illustrate the approach, as well as some experimental results.
C1 [Grobelna, Iwona] Univ Zielona Gora, Inst Elect Engn, Licealna 9, PL-65417 Zielona Gora, Poland.
C3 University of Zielona Gora
RP Grobelna, I (corresponding author), Univ Zielona Gora, Inst Elect Engn, Licealna 9, PL-65417 Zielona Gora, Poland.
EM i.grobelna@iee.uz.zgora.pl
RI Grobelna, Iwona/ISU-9196-2023; Grobelna, Iwona/A-3111-2013
OI Grobelna, Iwona/0000-0002-0912-2958
CR Ahmad A, 2010, J SYST ARCHITECT, V56, P305, DOI 10.1016/j.sysarc.2010.02.001
   An X, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2873056
   [Anonymous], 2007, DYNAMIC ANAL PETRI N
   [Anonymous], 10 INT C DEV APPL SY
   [Anonymous], 2003, GUIDE MODELING VERIF
   [Anonymous], 1999, INTRO FORMAL HARDWAR
   Ben-Ari M., 2001, MATH LOGIC COMPUTER
   Bozzano M, 2014, RELIAB ENG SYST SAFE, V132, P20, DOI 10.1016/j.ress.2014.07.003
   Bresolin D, 2015, MICROPROCESS MICROSY, V39, P836, DOI 10.1016/j.micpro.2015.10.006
   Bukowiec A, 2013, LECT NOTES COMPUT SC, V8111, P436, DOI 10.1007/978-3-642-53856-8_55
   Cavada R., 2014, LECT NOTES COMPUTER, V8559
   Clarke EM, 1999, MODEL CHECKING, P1
   Cortés LA, 2003, J SYST ARCHITECT, V49, P571, DOI 10.1016/S1383-7621(03)00096-1
   David R., 2005, DISCRETE CONTINUOUS
   Dawood AS, 2002, DSP 2002: 14TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2, P845, DOI 10.1109/ICDSP.2002.1028222
   De Francesco N, 2002, MICROPROCESS MICROSY, V25, P401, DOI 10.1016/S0141-9331(01)00131-4
   Deng P, 2015, MICROPROCESS MICROSY, V39, P1296, DOI 10.1016/j.micpro.2015.07.015
   Emerson EA, 2008, LECT NOTES COMPUT SC, V5000, P27
   Fathabadi AS, 2018, J SYST ARCHITECT, V82, P12, DOI 10.1016/j.sysarc.2017.12.001
   Gomes L., 2006, EMBEDDED SYSTEMS HDB
   Gong LK, 2011, ANN IEEE SYM FIELD P, P9, DOI 10.1109/FCCM.2011.18
   Graczyk R, 2012, PROC SPIE, V8454, DOI 10.1117/12.2000190
   Grobelna I, 2017, IEEE T SYST MAN CY-S, V47, P2856, DOI 10.1109/TSMC.2016.2531673
   Grobelna I, 2014, ADV INTELL SYST, V286, P233, DOI 10.1007/978-3-319-07013-1_22
   Grobelny M, 2012, 11TH IFAC/IEEE INTERNATIONAL CONFERENCE ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2012), P134, DOI 10.3182/20120523-3-CZ-3015.00028
   Hoffman JC, 2011, INT J RECONFIGURABLE, V2011, DOI 10.1155/2011/439072
   Hsiung PA, 2000, J SYST ARCHITECT, V46, P1435, DOI 10.1016/S1383-7621(00)00034-5
   Hu HS, 2011, IEEE T SYST MAN CY A, V41, P201, DOI 10.1109/TSMCA.2010.2058101
   Huang CH, 2010, J SYST ARCHITECT, V56, P545, DOI 10.1016/j.sysarc.2010.07.007
   Huth Michael, 2004, Logic in Computer Science: Modelling and reasoning about systems
   Jindal V, 2014, PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON RELIABILTY, OPTIMIZATION, & INFORMATION TECHNOLOGY (ICROIT 2014), P258, DOI 10.1109/ICROIT.2014.6798325
   Kim D, 2000, IEEE T IND ELECTRON, V47, P703, DOI 10.1109/41.847911
   Kobeissi E, 2017, IFAC PAPERSONLINE, V50, P11144, DOI 10.1016/j.ifacol.2017.08.1224
   Linehan E, 2012, J SYST ARCHITECT, V58, P195, DOI 10.1016/j.sysarc.2011.02.001
   Madlener F., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P33
   Martinez J., 1980, Selected Papers from the First and the Second European Workshop on Application and Theory of Petri Nets, Informatik-Fachberichte, V52, P301
   Monmasson E, 2007, IEEE T IND ELECTRON, V54, P1824, DOI 10.1109/TIE.2007.898281
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Nascimento PSB, 2004, SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P16
   Osterloh B, 2009, PROCEEDINGS OF THE 2009 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, P336, DOI 10.1109/AHS.2009.13
   Quadri IR, 2010, INT J EMBED SYST, V4, P204, DOI 10.1504/IJES.2010.039025
   Rashed M.G., 2015, P 10 ANN ACMIEEE INT, P1, DOI DOI 10.1145/2701973.2701974
   Sagoo JS, 2015, MICROPROCESS MICROSY, V39, P435, DOI 10.1016/j.micpro.2015.06.012
   Schilke H, 2008, DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, P561, DOI 10.1109/DELTA.2008.63
   Sen Peng S, 2004, IEEE T SYST MAN CY C, V34, P523, DOI 10.1109/TSMCC.2004.829286
   Shreejith S, 2013, IEEE EMBED SYST LETT, V5, P12, DOI 10.1109/LES.2013.2243698
   Szpyrka M, 2014, FUND INFORM, V129, P161, DOI 10.3233/FI-2014-967
   Tseng C.H., 2005, LECT NOTES COMPUTER, V3824
   Vidal J, 2010, DES AUT TEST EUROPE, P1195
   Wang C, 2014, J SYST ARCHITECT, V60, P293, DOI 10.1016/j.sysarc.2013.08.016
   Wisniewski R., 2017, ADV IND CONTROL
   Wisniewski R, 2018, J CIRCUIT SYST COMP, V27, DOI 10.1142/S021812661850086X
   Wisniewski R, 2017, IEEE T IND INFORM, V13, P1734, DOI 10.1109/TII.2017.2702564
   Wisniewski R, 2016, AIP CONF PROC, V1790, DOI 10.1063/1.4968656
   Woodcock J, 2009, ACM COMPUT SURV, V41, DOI 10.1145/1592434.1592436
   Xilinx, PART REC US GUID V14
   ZURAWSKI R, 1994, IEEE T IND ELECTRON, V41, P567, DOI 10.1109/41.334574
NR 57
TC 11
Z9 11
U1 0
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2018
VL 89
BP 1
EP 9
DI 10.1016/j.sysarc.2018.06.005
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GU5EI
UT WOS:000445308400001
DA 2024-07-18
ER

PT J
AU Zhang, L
   Wang, XH
   Jiang, YT
   Yang, M
   Mak, T
   Singh, AK
AF Zhang, Li
   Wang, Xiaohang
   Jiang, Yingtao
   Yang, Mei
   Mak, Terrence
   Singh, Amit Kumar
TI Effectiveness of HT-assisted sinkhole and blackhole denial of service
   attacks targeting mesh networks-on-chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Networks-on-chip; Hardware Trojan; Denial-of-service attack
ID TROJAN DETECTION; HARDWARE; PREVENT; THREAT
AB There are ample opportunities at both design and manufacturing phases to meddle in a many-core chip system, especially its underlining communication fabric, known as the networks-on-chip (NoC), through the inclusion of malicious hardware Trojans (HT). In this paper, we focus on studying two specific HT-assisted Denial-of-Service (DoS) attacks, namely the sinkhole and blackhole attacks, that directly target the NoC of a many-core chip. As of the blackhole attacks, those intermediate routers with inserted HTs can stop forwarding data packets/flits towards the packets' destination; instead, packets are either dropped from the network or diverted to some other malicious nodes. Sinkhole attacks, which exhibit similar attack effects as blackhole attacks, can occur when the NoC supports adaptive routing. In this case, a malicious node actively solicits packets from its neighbor nodes by pretending to have sufficient free buffer slots. Effects and efficiencies of both sinkhole and blackhole DoS attacks are modeled and quantified in this paper, and a few factors that influence attack effects are found to be critical. Through fine-tuning of these parameters, both attacks are shown to cause more damages to the NoC, measured as over 30% increase in packet loss rate. Even with current detection and defense methods in place, the packet loss rate is still remarkably high, suggesting the need of new and more effective detection and defense methods against the enhanced blackhole and sinkhole attacks as described in the paper.
C1 [Zhang, Li; Wang, Xiaohang] South China Univ Technol, Guangzhou, Guangdong, Peoples R China.
   [Jiang, Yingtao; Yang, Mei] Univ Nevada, Dept Elect & Comp Engn, Las Vegas, NV 89154 USA.
   [Mak, Terrence] Univ Southampton, Elect & Comp Sci, Southampton, Hants, England.
   [Singh, Amit Kumar] Univ Essex, Colchester, Essex, England.
C3 South China University of Technology; Nevada System of Higher Education
   (NSHE); University of Nevada Las Vegas; University of Southampton;
   University of Essex
RP Wang, XH (corresponding author), South China Univ Technol, Guangzhou, Guangdong, Peoples R China.
EM 201721045909@mail.scut.edu.cn; xiaohangwang@scut.edu.cn;
   yingtao.jiang@unlv.edu; mei.yang@unlv.edu; tmak@ecs.soton.ac.uk;
   a.k.singh@essex.ac.uk
FU Natural Science Foundation of China [61376024, 61306024]; Natural
   Science Foundation of Guangdong Province [2015A030313743,
   2018A030313166]; Special Program for Applied Research on Super
   Computation of the NSFC-Guangdong Joint Fund; Science and Technology
   Research Grant of Guangdong Province [2016A010101011, 2017A050501003];
   Pearl River S&T Nova Program of Guangzhou [201806010038]; Tip-top
   Scientific and Technical Innovative Youth Talents of Guangdong special
   support program [2014TQ01X590]
FX This research program is supported by the Natural Science Foundation of
   China No. 61376024 and 61306024, Natural Science Foundation of Guangdong
   Province 2015A030313743 and 2018A030313166, Special Program for Applied
   Research on Super Computation of the NSFC-Guangdong Joint Fund (the
   second phase), and the Science and Technology Research Grant of
   Guangdong Province No. 2016A010101011 and 2017A050501003, Pearl River
   S&T Nova Program of Guangzhou No. 201806010038, and Tip-top Scientific
   and Technical Innovative Youth Talents of Guangdong special support
   program (No. 2014TQ01X590).
CR Agrawal D, 2007, P IEEE S SECUR PRIV, P296, DOI 10.1109/SP.2007.36
   Ancajas D. M., 2015, P INT S NETW CHIP
   [Anonymous], ELSEVIERS ADHOC NETW, DOI DOI 10.1016/S1570-8705(03)00008-8
   Banga M, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P40, DOI 10.1109/HST.2008.4559047
   Banga M, 2009, I CONF VLSI DESIGN, P327, DOI 10.1109/VLSI.Design.2009.22
   Bhasin Shivam, 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS). Proceedings, P2021, DOI 10.1109/ISCAS.2015.7169073
   Bhunia S, 2014, P IEEE, V102, P1229, DOI 10.1109/JPROC.2014.2334493
   Boraten T, 2016, INT PARALL DISTRIB P, P1091, DOI 10.1109/IPDPS.2016.59
   Boraten T, 2016, DES AUT TEST EUROPE, P1136
   Cha BJ, 2014, ASIAN TEST SYMPOSIUM, P192, DOI 10.1109/ATS.2014.44
   Chakraborty RS, 2009, INT HIGH LEVEL DESIG, P166, DOI 10.1109/HLDVT.2009.5340158
   Cornell N, 2017, MIDWEST SYMP CIRCUIT, P571, DOI 10.1109/MWSCAS.2017.8052987
   Dabin Fang, 2013, 2013 IEEE Eighth International Conference on Networking, Architecture and Storage (NAS), P178, DOI 10.1109/NAS.2013.29
   Dimitrakopoulos S. I., 2015, MICROARCHITECTURE NE
   Farooq Muhammad Umar, 2016, 2016 12th International Conference on Mobile Ad-Hoc and Sensor Networks (MSN). Proceedings, P395, DOI 10.1109/MSN.2016.072
   Frey Jonathan, 2015, P 58 INT MIDWEST S C, P1
   Ganguly A., 2012, P GREAT LAKES S VLSI, P259
   Gao Y., 2013, P S INT S COMP ARCH, P296
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   Hastie T., 2009, ELEMENTS STAT LEARNI
   Hicks M, 2010, P IEEE S SECUR PRIV, P159, DOI 10.1109/SP.2010.18
   Jacob N, 2014, IET COMPUT DIGIT TEC, V8, P264, DOI 10.1049/iet-cdt.2014.0039
   Jin Y, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P51, DOI 10.1109/HST.2008.4559049
   Jin Y, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P50, DOI 10.1109/HST.2009.5224971
   Kakoee M., 2011, Networks on Chip (NoCS), 2011 Fifth IEEE/ACM International Symposium on, P113, DOI DOI 10.1145/1999946.1999965
   Kaur H, 2016, 2016 INTERNATIONAL CONFERENCE ON MICRO-ELECTRONICS AND TELECOMMUNICATION ENGINEERING (ICMETE), P616, DOI 10.1109/ICMETE.2016.66
   Kaur M, 2016, 2016 INTERNATIONAL CONFERENCE ON MICRO-ELECTRONICS AND TELECOMMUNICATION ENGINEERING (ICMETE), P217, DOI 10.1109/ICMETE.2016.117
   Kayaalp M, 2016, DES AUT CON, DOI 10.1145/2897937.2897962
   Li H, 2016, INTEGRATION, V55, P426, DOI 10.1016/j.vlsi.2016.01.004
   Maleki A, 2017, P INT SEEDS C SEP, P1
   Malekpour A, 2017, IEEE INT CONF ASAP, P45, DOI 10.1109/ASAP.2017.7995258
   Natalie Enright Jerger Tushar Krishna L.-S. P., 2017, SYNTHESIS LECT COMPU
   Pathan A.-S. K., 2006, P INT C ADV COMM TEC, V2, P6
   Psarras A, 2016, IEEE T COMPUT AID D, V35, P844, DOI 10.1109/TCAD.2015.2488490
   Raymond DR, 2008, IEEE PERVAS COMPUT, V7, P74, DOI 10.1109/MPRV.2008.6
   Reinbrecht C., 2016, 2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI), P1
   Shila DM, 2014, IEEE ICC, P719, DOI 10.1109/ICC.2014.6883404
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Wang XX, 2008, INT SYM DEFEC FAU TO, P87, DOI 10.1109/DFT.2008.61
   Xiao K, 2014, IEEE T COMPUT AID D, V33, P1778, DOI 10.1109/TCAD.2014.2356453
   Yu QY, 2017, MIDWEST SYMP CIRCUIT, P819
   1998, MPI COMPLETE REFEREN
NR 42
TC 20
Z9 20
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2018
VL 89
BP 84
EP 94
DI 10.1016/j.sysarc.2018.07.005
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GU5EI
UT WOS:000445308400009
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Zhao, QL
   Gu, ZH
   Zeng, HB
   Zheng, NG
AF Zhao, Qingling
   Gu, Zonghua
   Zeng, Haibo
   Zheng, Nenggan
TI Schedulability analysis and stack size minimization with preemption
   thresholds and mixed-criticality scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time scheduling; Mixed-criticality scheduling; Preemption threshold
   scheduling
ID PRIORITY; SYSTEMS; TASKS
AB Mixed-Criticality Scheduling (MCS) is an effective approach to addressing certification requirements of safety-critical Cyber-Physical Systems that integrate multiple subsystems with different levels of criticality in application domains such as avionics and automotive systems. Although MCS was originally proposed in the context of safety-critical avionics applications, it is also finding its way into the automotive domain which faces intense cost-cutting pressure in today's hyper-competitive market, so it is important to minimize hardware costs by adopting low-cost processors with limited processing and memory resources. Preemption Threshold Scheduling (PTS) is a well-known technique for controlling the degree of preemption in real-time scheduling, with benefits of reduced stack size and reduced number of preemptions compared to fully-preemptive scheduling. We present schedulability analysis to enable integration of PTS with MCS, including two variants PT-rtb and PT-max, in order to reduce application stack space requirement, and enable efficient implementation of MCS on resource-constrained embedded platforms. We also integrate our schedulability tests with priority and preemption threshold assignment algorithms, to have a complete solution for analysis and synthesis of mixed-criticality systems. Performance evaluation illustrates the benefits of our approach in terms of increased schedulability and reduced stack requirement. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Zhao, Qingling] Tech Univ Carolo Wilhelmina Braunschweig, Inst Comp & Network Engn, D-38106 Braunschweig, Germany.
   [Gu, Zonghua] Univ Missouri, Dept Elect Engn & Comp Sci, Columbia, MO 65211 USA.
   [Zeng, Haibo] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24061 USA.
   [Zheng, Nenggan] Zhejiang Univ, Qiushi Acad Adv Studies, Hangzhou 310027, Zhejiang, Peoples R China.
C3 Braunschweig University of Technology; University of Missouri System;
   University of Missouri Columbia; Virginia Polytechnic Institute & State
   University; Zhejiang University
RP Gu, ZH (corresponding author), Univ Missouri, Dept Elect Engn & Comp Sci, Columbia, MO 65211 USA.
EM zgu@zju.edu.cn
RI Gu, Zonghua/IWD-6576-2023
OI Gu, Zonghua/0000-0003-4228-2774
FU NSFC [61672454]; Zhejiang Provincial NSF [LZ14F020002]
FX This work was supported by NSFC Grant No. 61672454 and Zhejiang
   Provincial NSF Grant No. LZ14F020002.
CR [Anonymous], TECHNICAL REPORT
   [Anonymous], 2010, 2010 IEEE 15 C EM TE
   [Anonymous], 2014, INT C MULTISENSOR FU
   Audsley NC, 2001, INFORM PROCESS LETT, V79, P39, DOI 10.1016/S0020-0190(00)00165-4
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Baruah Sanjoy, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P13, DOI 10.1109/RTAS.2010.10
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S, 2011, LECT NOTES COMPUT SC, V6652, P174, DOI 10.1007/978-3-642-21338-0_13
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bohlin M, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P276, DOI 10.1109/ECRTS.2008.29
   Bril RJ, 2009, REAL-TIME SYST, V42, P63, DOI 10.1007/s11241-009-9071-z
   Burns A, 2014, REAL TIM SYST SYMP P, P21, DOI 10.1109/RTSS.2014.12
   Buttazzo GC, 2013, IEEE T IND INFORM, V9, P3, DOI 10.1109/TII.2012.2188805
   Chen Y, 2016, INFORM PROCESS LETT, V116, P508, DOI 10.1016/j.ipl.2016.02.009
   Cooprider N, 2007, ACM SIGPLAN NOTICES, V42, P363, DOI 10.1145/1273442.1250776
   Esper A, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P139, DOI 10.1145/2834848.2834869
   Ficek C., 2012, SCHEDULE DESIGN GUAR
   Fleming T., 2013, WORKSH MIX CRIT SYST
   Gettings O, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P237, DOI 10.1145/2834848.2834850
   Ghattas R, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P147
   Hänninen K, 2006, REAL TIM SYST SYMP P, P445, DOI 10.1109/RTSS.2006.18
   Hatvani L., 2016, 11 IEEE S IND EMB SY, P1
   Hatvani L, 2015, IEEE 20 C EM TECHN F, P1
   Kim S., 2015, SCI WORLD J, V2015, P14
   Pathan RM, 2012, EUROMICRO, P309, DOI 10.1109/ECRTS.2012.29
   Regehr J, 2002, REAL TIM SYST SYMP P, P315, DOI 10.1109/REAL.2002.1181585
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Yao G., 2010, P 10 ACM INT C EMB S, P109, DOI DOI 10.1145/1879021.1879036
   Yao G, 2009, IEEE INT CONF EMBED, P351, DOI 10.1109/RTCSA.2009.44
   Yun Wang, 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P328, DOI 10.1109/RTCSA.1999.811269
   Zeng HB, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2632160
   Zhao QL, 2013, DES AUT TEST EUROPE, P141
NR 32
TC 43
Z9 43
U1 2
U2 18
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2018
VL 83
BP 57
EP 74
DI 10.1016/j.sysarc.2017.03.007
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW8GU
UT WOS:000425570100006
DA 2024-07-18
ER

PT J
AU Brandenburg, J
   Stabernack, B
AF Brandenburg, Jens
   Stabernack, Benno
TI Simulation-based HW/SW co-exploration of the concurrent execution of
   HEVC intra encoding algorithms for heterogeneous multi-core
   architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE HEVC; Heterogeneous; Multi-core; HW/SW co-design; Performance analysis;
   SystemC
ID HARDWARE-SOFTWARE COSYNTHESIS; DESIGN SPACE; FLOW; EFFICIENCY;
   OPTIMIZATION; COMPLEXITY; PLATFORM; SYSTEMS
AB The high efficiency video coding (HEVC) standard shows enhanced video compression efficiency at the cost of high performance requirements. To address these requirements different approaches, like algorithmic optimization, parallelization and hardware acceleration can be used leading to a complex design space. In order to find an efficient solution, early design verification and performance evaluation is crucial. Hereby the prevailing methodology is the simulation of the complex HW/SW architecture. Targeting heterogeneous designs, different simulation models have different performance evaluation capabilities making a combined HW/SW co-analysis of the entire system a cumbersome task. To facilitate this co-analysis, we propose a non-intrusive instrumentation methodology for simulation models, which automatically adapts to the model under observation.
   With the help of this instrumentation methodology we perform the analysis and exploration of different design aspects of a SystemC-based heterogeneous multi-core model of an HEVC intra encoder. In the course of this HW/SW co-analysis various aspects of the parallelization and hardware acceleration of the video coding algorithms are presented and further improved. Due to its cycle accurate nature the developed model is well suited to facilitate various performance evaluations and to drive HW/SW co-optimizations of the explored system, as discussed in this paper. (C) 2017 The Authors. Published by Elsevier B.V.
C1 [Brandenburg, Jens; Stabernack, Benno] Fraunhofer Inst Telecommun, Heinrich Hertz Inst, Video Coding & Analyt Dept, Embedded Syst Grp, Einsteinufer 37, D-10587 Berlin, Germany.
C3 Fraunhofer Gesellschaft
RP Brandenburg, J (corresponding author), Fraunhofer Inst Telecommun, Heinrich Hertz Inst, Video Coding & Analyt Dept, Embedded Syst Grp, Einsteinufer 37, D-10587 Berlin, Germany.
EM jens.brandenburg@hhi.fraunhofer.de; benno.stabernack@hhi.fraunhofer.de
CR Abramowski A, 2014, IEEE INT SYMP DESIGN, P27, DOI 10.1109/DDECS.2014.6868758
   Albertini B., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P81
   [Anonymous], 2012, 2012 IEEE PES Innovative Smart Grid Technologies (ISGT), DOI 10.1109/ISGT.2012.6175618
   [Anonymous], VIRT COMP INT STAND
   [Anonymous], 2011, RECOSOC
   [Anonymous], P INT C COMP HIGH EN
   [Anonymous], 230082 ISOIEC
   [Anonymous], IDCT PRUNING SCAN DE
   [Anonymous], DWARF DEB INF FORM
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], 2005, 4180 RFC IETF
   [Anonymous], HIGH EFF VID COD HEV
   [Anonymous], 1998, WORLD WIDE WEB CONSO
   [Anonymous], 2008, ITU T SG
   [Anonymous], SOCLIB
   [Anonymous], SWARM SOFTWARE ARM
   [Anonymous], JCTVCF274 ITUT SG 16
   [Anonymous], P 26 S INT CIRC SYST
   [Anonymous], 8 INT WORKSH REC COM
   Beltrame G, 2009, IEEE T COMPUT AID D, V28, P1857, DOI 10.1109/TCAD.2009.2030268
   Benini L, 2005, J VLSI SIG PROC SYST, V41, P169, DOI 10.1007/s11265-005-6648-1
   Benini L, 2012, DES AUT TEST EUROPE, P983
   Bezati E, 2014, J REAL-TIME IMAGE PR, V9, P251, DOI 10.1007/s11554-013-0326-5
   Bhattacharyya SS, 2011, J SIGNAL PROCESS SYS, V63, P251, DOI 10.1007/s11265-009-0399-3
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bossen F, 2012, IEEE T CIRC SYST VID, V22, P1685, DOI 10.1109/TCSVT.2012.2221255
   Brandenburg J., 2015, P C DESIGN ARCHITECT, P1, DOI [10.1109/DASIP.2015.7367268, DOI 10.1109/DASIP.2015.7367268]
   Chen KH., 2012, SAE Int., V1, P1, DOI DOI 10.4271/2012-01-0645
   Chi CC, 2012, IEEE T CIRC SYST VID, V22, P1827, DOI 10.1109/TCSVT.2012.2223056
   Conti F, 2016, J SIGNAL PROCESS SYS, V84, P339, DOI 10.1007/s11265-015-1070-9
   Deharbe D., 2006, SBCCI 06 P 19 ANN S, P119, DOI DOI 10.1145/1150343.1150378
   Densmore D, 2006, IEEE DES TEST COMPUT, V23, P359, DOI 10.1109/MDT.2006.112
   Dias T., 2010, Proceedings 2010 International Symposium on System-on-Chip - SOC, P89, DOI 10.1109/ISSOC.2010.5625538
   Eeckhout L., 2010, COMPUTER ARCHITECTUR, V1st
   ERNST R, 1993, IEEE DES TEST COMPUT, V10, P64, DOI 10.1109/54.245964
   Guerin X, 2009, IEEE INT CONF ASAP, P153, DOI 10.1109/ASAP.2009.9
   GUPTA RK, 1993, IEEE DES TEST COMPUT, V10, P29, DOI 10.1109/54.232470
   Hedde D, 2011, P IEEE RAP SYST PROT, P106, DOI 10.1109/RSP.2011.5929983
   Heng TK, 2014, IEEE IMAGE PROC, P1213, DOI 10.1109/ICIP.2014.7025242
   Huang K, 2007, DES AUT CON, P39, DOI 10.1109/DAC.2007.375049
   Janneck JW, 2011, J SIGNAL PROCESS SYS, V63, P241, DOI 10.1007/s11265-009-0397-5
   Jerbi K, 2014, CONF REC ASILOMAR C, P2155, DOI 10.1109/ACSSC.2014.7094857
   Jo S, 2012, J SYST ARCHITECT, V58, P339, DOI 10.1016/j.sysarc.2012.06.005
   Kalali E., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P719, DOI 10.1109/FPL.2012.6339161
   Kallel M., 2010, P INT C DESIGN TECHN, P1
   Kiczales G., 2001, Proceedings of the 8th European Software Engineering Conference Held Jointly with 9th ACM SIGSOFT International Symposium on Foundations of Software Engineering, ESEC/FSE-9, ACM, New York, NY, USA, P313, DOI DOI 10.1145/503271.503260
   Kim IK, 2012, IEEE T CIRC SYST VID, V22, P1697, DOI 10.1109/TCSVT.2012.2223011
   Lagraa S, 2013, DES AUT TEST EUROPE, P755
   Lainema J, 2012, IEEE T CIRC SYST VID, V22, P1792, DOI 10.1109/TCSVT.2012.2221525
   Li XH, 2014, PROCEEDINGS OF THE THIRD NORTHEAST ASIA INTERNATIONAL SYMPOSIUM ON LANGUAGE, LITERATURE AND TRANSLATION, VOLS 1 AND 2, P1
   Ohm JR, 2012, IEEE T CIRC SYST VID, V22, P1669, DOI 10.1109/TCSVT.2012.2221192
   Palumbo F, 2014, J REAL-TIME IMAGE PR, V9, P233, DOI 10.1007/s11554-012-0284-3
   Panda PR, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P75, DOI 10.1109/ISSS.2001.957916
   Pouillon N, 2009, P IEEE RAP SYST PROT, P116, DOI 10.1109/RSP.2009.11
   Sau C, 2016, J SIGNAL PROCESS SYS, V85, P143, DOI 10.1007/s11265-015-1026-0
   Sullivan GJ, 2012, IEEE T CIRC SYST VID, V22, P1649, DOI 10.1109/TCSVT.2012.2221191
   Sullivan GJ, 1998, IEEE SIGNAL PROC MAG, V15, P74, DOI 10.1109/79.733497
   Sze V, 2012, IEEE T CIRC SYST VID, V22, P1778, DOI 10.1109/TCSVT.2012.2221526
   Teich J, 2012, P IEEE, V100, P1411, DOI 10.1109/JPROC.2011.2182009
   Urban F, 2008, IEEE T CIRC SYST VID, V18, P1781, DOI 10.1109/TCSVT.2008.2004927
   Vanne J, 2012, IEEE T CIRC SYST VID, V22, P1885, DOI 10.1109/TCSVT.2012.2223013
   Wang SS, 2014, 2014 IEEE VISUAL COMMUNICATIONS AND IMAGE PROCESSING CONFERENCE, P241, DOI 10.1109/VCIP.2014.7051549
   Wiegand T, 2003, IEEE T CIRC SYST VID, V13, P560, DOI 10.1109/TCSVT.2003.815165
   Yin HB, 2015, IEEE T CIRC SYST VID, V25, P1362, DOI 10.1109/TCSVT.2014.2380232
   Yviquel H, 2015, J SIGNAL PROCESS SYS, V80, P121, DOI 10.1007/s11265-014-0953-5
   Zatt B, 2010, IEEE INT CONF VLSI, P235, DOI 10.1109/VLSISOC.2010.5642666
   Zhao Y, 2013, PROCEEDINGS OF 2013 INTERNATIONAL SYMPOSIUM - INTERNATIONAL MARKETING SCIENCE AND INFORMATION TECHNOLOGY, P12
   Zrida Hajer Krichene, 2009, 2009 21st International Conference on Microelectronics (ICM 2009), P169, DOI 10.1109/ICM.2009.5418661
NR 68
TC 6
Z9 6
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2017
VL 77
BP 26
EP 42
DI 10.1016/j.sysarc.2016.12.009
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY9FB
UT WOS:000404303400004
OA hybrid
DA 2024-07-18
ER

PT J
AU Ciobanu, RI
   Marin, RC
   Dobre, C
   Pop, F
AF Ciobanu, Radu-Ioan
   Marin, Radu-Corneliu
   Dobre, Ciprian
   Pop, Florin
TI Interest spaces: A unified interest-based dissemination framework for
   opportunistic networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Opportunistic; Mobile; Dissemination; Framework; Interests; Social;
   Context-aware
AB Embedded ubiquitous computing systems (EUCS) promise to grow remarkably in the near future. For such systems, new communication technologies are constructed to cope with the increasing functional and temporal demans. Because of the ubiquitousness of mobile devices nowadays, for example, traditional publish/subscribe is no longer an adequate model for data dissemination in mobile networks. Since any node can publish content at any time, the network can get congested easily, so a dissemination paradigm where mobile nodes contribute with a fraction of their resources is needed, through the use of opportunistic networks. Furthermore, a suitable organization for data dissemination in mobile networks should be centered around interests. Thus, we propose a unified interest-based dissemination framework for opportunistic networks entitled Interest Spaces, which simplifies dissemination by just allowing applications to mark data items with certain tags, letting the framework handle the caching, routing, forwarding, and disseminating. Similarly, applications that need to subscribe to channels simply have to specify the tags they are interested in, and the framework does the rest. However, the Interest Spaces framework also allows applications to have more control over the dissemination process if they wish, by specifying various criteria and dissemination rules. In this article, we present the architecture and components of Interest Spaces. We focus on data aggregation at the context layer, showing through simulations the benefits it brings in opportunistic dissemination. We also present a real-life use case for Interest Spaces through Chatty, an opportunistic chat application. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Ciobanu, Radu-Ioan; Marin, Radu-Corneliu; Dobre, Ciprian; Pop, Florin] Univ Politehn Bucuresti, Fac Automat Control & Comp, 313 Splaiul Independentei, Bucharest, Romania.
C3 National University of Science & Technology POLITEHNICA Bucharest
RP Dobre, C (corresponding author), Univ Politehn Bucuresti, Fac Automat Control & Comp, 313 Splaiul Independentei, Bucharest, Romania.
EM radu.ciobanu@cti.pub.ro; radu.marin@cti.pub.ro; ciprian.dobre@cs.pub.ro;
   florin.pop@cs.pub.ro
RI Ciobanu, Radu-Ioan/U-7649-2019; Pop, Florin/B-5687-2011; Ciprian,
   Dobre/B-5699-2011
OI Ciobanu, Radu-Ioan/0000-0002-4114-1139; Pop, Florin/0000-0002-4566-1545;
   Ciprian, Dobre/0000-0003-4638-7725
FU MobiWay [PN-II-PT-PCCA-2013-4-0321]; DataWay [PN-II-RU-TE-2014-4-2731]
FX The research is supported by projects: MobiWay, "Mobility beyond
   Individualism: an Integrated Platform for Intelligent Transportation
   Systems of Tomorrow" - PN-II-PT-PCCA-2013-4-0321; DataWay, "Real-time
   Data Processing Platform for Smart Cities: Making sense of Big Data" -
   PN-II-RU-TE-2014-4-2731. We would like to thank the reviewers for their
   time and expertise, constructive comments and valuable insight.
CR Ciobanu RI, 2015, MOB INF SYST, V2015, DOI 10.1155/2015/596204
   Ciobanu RI, 2012, LECT NOTES COMPUT SC, V7363, P69, DOI 10.1007/978-3-642-31638-8_6
   Conti M, 2010, COMPUTER, V43, P42, DOI 10.1109/MC.2010.19
   Fu SL, 2014, 2014 IEEE 21ST INTERNATIONAL CONFERENCE ON WEB SERVICES (ICWS 2014), P161, DOI 10.1109/ICWS.2014.34
   Heutelbeck D, 2002, LECT NOTES COMPUT SC, V2519, P248
   Julien C, 2008, IEEE T MOBILE COMPUT, V7, P401, DOI 10.1109/TMC.2007.70731
   Kangasharju Jussi, 2010, 2010 8th IEEE International Conference on Pervasive Computing and Communications Workshops (PERCOM Workshops), P804, DOI 10.1109/PERCOMW.2010.5470546
   Lane NicholasD., 2008, P 9 WORKSHOP MOBILE, P11, DOI DOI 10.1145/1411759.1411763
   Marin R.-C, 2012, 2012 Third International Conference on Emerging Intelligent Data and Web Technologies (EIDWT 2012), P133, DOI 10.1109/EIDWT.2012.29
   Padovitz A., 2006, P 11 INT C INF PROC
NR 10
TC 4
Z9 4
U1 0
U2 22
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2017
VL 72
SI SI
BP 108
EP 119
DI 10.1016/j.sysarc.2016.06.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EJ9JN
UT WOS:000393542500011
DA 2024-07-18
ER

PT J
AU Zhao, ZW
   Wang, Z
   Min, GY
   Cao, Y
AF Zhao, Zhiwei
   Wang, Zi
   Min, Geyong
   Cao, Yue
TI Highly-Efficient Bulk Data Transfer for Structured Dissemination in
   Wireless Embedded Network Systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Wireless embedded network systems; Bulk data dissemination; Structured
   protocol; Transmission mechanism
ID SENSOR NETWORKS
AB Recent years have witnessed the remarkable development of wireless embedded network systems (WENS) such as cyber-physical systems and sensor networks. Reliable bulk data dissemination is an important building module in WENS, supporting various applications, e.g., remote software update, video distribution. The existing studies often construct network structures to enable time-slotted multi-hop pipelining for data dissemination. However, the adopted transmission mechanism was originally designed for structureless protocols, and thus posing significant challenges on efficient structured data dissemination. In this paper, we investigate the problem of structured bulk data dissemination. Specifically, we propose reliable out-of-order transmission and bursty encoding mechanisms to transmit packets as many as possible in each transmission slot. As a consequence, the resulting transmission protocol (ULTRA) can fully utilize each transmission slot and propagate data in the network as fast as possible. The performance results obtained from both testbed and simulation experiments demonstrate that, compared to the state-of-the-art protocols, ULTRA can greatly enhance the dissemination performance by reducing the dissemination delay by 34.8%. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Zhao, Zhiwei; Wang, Zi] Univ Elect Sci & Technol China, Coll Comp Sci & Engn, Chengdu, Peoples R China.
   [Min, Geyong] Univ Exeter, Collge Engn Math & Phys Sci, Exeter, Devon, England.
   [Cao, Yue] Northumbria Univ, Dept Comp Sci & Digital Technol, Newcastle Upon Tyne, Tyne & Wear, England.
C3 University of Electronic Science & Technology of China; University of
   Exeter; Northumbria University
RP Cao, Y (corresponding author), Northumbria Univ, Dept Comp Sci & Digital Technol, Newcastle Upon Tyne, Tyne & Wear, England.
EM zzw@uestc.edu.cn; ziv_wang@std.uestc.edu.cn; g.min@exeter.ac.uk;
   yue.cao@northumbria.ac.uk
RI Cao, Yue/T-5536-2019; Zhao, Zhiwei/KMY-8745-2024
OI Cao, Yue/0000-0002-5425-5848; Wang, Zi/0000-0001-6596-540X; Cao,
   Yue/0000-0002-2098-7637
FU National Science Foundation of China [61602095]; Fundamental Research
   Funds for the Central Universities [ZYGX2016KYQD098]
FX This work is supported by the National Science Foundation of China under
   Grant No. 61602095 and the Fundamental Research Funds for the Central
   Universities under Grant No. ZYGX2016KYQD098.
CR Akyildiz IF, 2002, COMPUT NETW, V38, P393, DOI 10.1016/S1389-1286(01)00302-4
   [Anonymous], 2004, P 2 INT C EMB NETW S, DOI DOI 10.1145/1031495.1031506
   [Anonymous], P ACM SENSYS
   [Anonymous], P IEEE INFOCOM
   [Anonymous], INT J DISTRIBUTED SE
   Cui Y, 2015, IEEE ACM T NETWORK, V23, P465, DOI 10.1109/TNET.2014.2300140
   Dong W., 2013, IEEE T PARALL DISTR, P1
   Dong W., 2010, P IEEE INFOCOM
   Du HW, 2013, IEEE T PARALL DISTR, V24, P652, DOI 10.1109/TPDS.2012.177
   Du W, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P365, DOI 10.1145/2809695.2809721
   Ghadimi E, 2014, ACM T SENSOR NETWORK, V10, DOI 10.1145/2533686
   Gómez D, 2015, WIREL NETW, V21, P2137, DOI 10.1007/s11276-015-0909-0
   Guo S, 2014, IEEE T COMPUT, V63, P2787, DOI 10.1109/TC.2013.142
   Hagedorn A, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P457, DOI 10.1109/IPSN.2008.9
   He DJ, 2012, IEEE T IND ELECTRON, V59, P4155, DOI 10.1109/TIE.2011.2178214
   Hou I., 2008, P INFOCOM
   Huang L, 2008, P IEEE AER C MONT, P1
   Kulkarni S, 2009, ACM T SENSOR NETWORK, V5, DOI 10.1145/1498915.1498922
   Levis P, 2005, AMBIENT INTELLIGENCE, P115
   Liu YZ, 2013, J SYST ARCHITECT, V59, P938, DOI 10.1016/j.sysarc.2013.04.007
   Meyfroyt T.M.M., 2014, EVALUATION REV, V42, P395
   Miller C, 2010, ACM T SENSOR NETWORK, V7, DOI 10.1145/1806895.1806901
   Moreno E, 2014, J SYST ARCHITECT, V60, P783, DOI 10.1016/j.sysarc.2014.10.002
   Naik V, 2007, IEEE T MOBILE COMPUT, V6, P777, DOI 10.1109/TMC.2007.1013
   Nor M., 2014, J ENG TECHNOLOGY SPR, V2, P75
   Pantazis NA, 2013, IEEE COMMUN SURV TUT, V15, P551, DOI 10.1109/SURV.2012.062612.00084
   Rossi M, 2010, IEEE T MOBILE COMPUT, V9, P1749, DOI 10.1109/TMC.2010.109
   Sahingoz OK, 2013, J SYST ARCHITECT, V59, P801, DOI 10.1016/j.sysarc.2013.05.022
   Salvadori C, 2013, J SYST ARCHITECT, V59, P859, DOI 10.1016/j.sysarc.2013.05.009
   Sridhar S, 2012, P IEEE, V100, P210, DOI 10.1109/JPROC.2011.2165269
   Srinivasan K, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P29
   Stolikj M, 2013, INT CONF PERVAS COMP, P584
   Subramanian J, 2012, IEEE INFOCOM SER, P82, DOI 10.1109/INFCOM.2012.6195831
   Torfs T, 2013, IEEE SENS J, V13, DOI 10.1109/JSEN.2012.2218680
   Wang S, 2014, IEEE T PARALL DISTR, V25, P1999, DOI 10.1109/TPDS.2013.229
   Zhao Z, 2014, IEEE INT CONF SENS, P372, DOI 10.1109/SAHCN.2014.6990374
NR 36
TC 9
Z9 9
U1 0
U2 30
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2017
VL 72
SI SI
BP 19
EP 28
DI 10.1016/j.sysarc.2016.09.001
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EJ9JN
UT WOS:000393542500003
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Cai, XJ
   Ju, L
   Li, X
   Zhang, ZY
   Jia, ZP
AF Cai, Xiaojun
   Ju, Lei
   Li, Xin
   Zhang, Zhiyong
   Jia, Zhiping
TI Energy efficient task allocation for hybrid main memory architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE DRAM; PRAM; Hybrid main memory architecture; Task allocation
ID PHASE-CHANGE MEMORY; PRAM
AB Compared with the conventional dynamic random access memory (DRAM), emerging non-volatile memory technologies provide better density and energy efficiency. However, current NVM devices typically suffer from high write power, long write latency and low write endurance. In this paper, we study the task allocation problem for the hybrid main memory architecture with both DRAM and PRAM, in order to leverage system performance and the energy consumption of the memory subsystem via assigning different memory devices for each individual task. For an embedded system with a static set of periodical tasks, we design an integer linear programming (ILP) based offline adaptive space allocation (offline-ASA) algorithm to obtain the optimal task allocation. Furthermore, we propose an online adaptive space allocation (online-ASA) algorithm for dynamic task set where arrivals of tasks are not known in advance. Experimental results show that our proposed schemes achieve 27.01% energy saving on average, with additional performance cost of 13.6%. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Cai, Xiaojun; Ju, Lei; Li, Xin; Zhang, Zhiyong; Jia, Zhiping] Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.
C3 Shandong University
RP Cai, XJ; Jia, ZP (corresponding author), Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.
EM xj_cai@sdu.edu.cn; jzp@sdu.edu.cn
RI Cai, Xiaojun/C-1864-2015
FU State Key Program of National Natural Science Foundation of China
   [61533011]; National High-tech R&D Program of China (863 Program)
   [2015AA011504]; Shandong Provincial Natural Science Foundation
   [ZR2015FM001]; Fundamental Research Funds of Shandong University
   [2015JC030]
FX This research is sponsored by the State Key Program of National Natural
   Science Foundation of China No. 61533011, National High-tech R&D Program
   of China (863 Program) No. 2015AA011504, Shandong Provincial Natural
   Science Foundation under Grant No. ZR2015FM001, the Fundamental Research
   Funds of Shandong University No.2015JC030.
CR [Anonymous], 2008, P 18 ACM GREAT LAK S
   Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   Caulfield A.M., 2010, Proc. of the 2010 ACM/IEEE Int. Conf. for High Performance Comput., Network, P1
   Coburn J, 2011, ACM SIGPLAN NOTICES, V46, P105, DOI [10.1145/1961295.1950380, 10.1145/1961296.1950380]
   Condit J, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133
   Dhiman G, 2009, DES AUT CON, P664
   Ferreira AP, 2010, DES AUT TEST EUROPE, P914
   Hu JT, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442127
   Hu JT, 2011, IEEE T COMPUT AID D, V30, P584, DOI 10.1109/TCAD.2010.2097307
   Huang H., 2003, P USENIX JUN, V1001, P48109
   Hwang Woomin, 2013, FUTURE COMPUTING 201, P39
   Kwon S, 2012, DES AUT TEST EUROPE, P264
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu D, 2012, DES AUT TEST EUROPE, P1447
   Liu TT, 2011, DES AUT CON, P405
   Park H, 2011, DES AUT CON, P59
   Pillai P., 2001, Operating Systems Review, V35, P89, DOI 10.1145/502059.502044
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Ramos Luiz E, 2011, P INT C SUP, P85
   Shao ZL, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P398, DOI 10.1109/ISVLSI.2012.81
   Shao ZL, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P380, DOI 10.1109/ISVLSI.2012.75
   Tian Wei, 2011, Proceedings 2011 International Conference on Mechatronic Science, Electric Engineering and Computer (MEC 2011), P1
   Wong HSP, 2010, P IEEE, V98, P2201, DOI 10.1109/JPROC.2010.2070050
   Yun J, 2012, DES AUT TEST EUROPE, P1513
   Zhang H, 2009, PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND NATURAL COMPUTING, VOL I, P262, DOI 10.1109/CINC.2009.108
   Zhang WY, 2009, INT CONFER PARA, P101, DOI 10.1109/PACT.2009.30
   Zhao MY, 2014, PR IEEE COMP DESIGN, P16, DOI 10.1109/ICCD.2014.6974656
NR 28
TC 4
Z9 5
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2016
VL 71
BP 12
EP 22
DI 10.1016/j.sysarc.2016.06.001
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF7IP
UT WOS:000390503600003
DA 2024-07-18
ER

PT J
AU Yoon, CM
   Lee, S
   Ha, R
   Cha, HJ
AF Yoon, Chanmin
   Lee, Seokjun
   Ha, Rhan
   Cha, Hojung
TI Provisioning of power event APIs as a mobile OS facility
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Power management; Mobile operating system; Power event; Monitoring
ID ENERGY
AB Monitoring various hardware and software events for energy consumption is essential for energy management in mobile devices. However, current mobile operating systems (OS) lack monitoring functionality and do not provide sufficient information of this kind. In this paper, we propose PEMOS (Power Events Monitor for Mobile Operating Systems), a framework for power event APIs for mobile devices, that provides a wide spectrum of energy-related information, enabling in-depth analysis of energy problems. PEMOS provides a set of well-defined APIs as a mobile OS facility, defining various energy-related system events as power events. These are classified into system events and application events, encompassing extensive and fine-grained power-related events. Benefits of PEMOS include extensive coverage of power events, high portability across various platforms, and efficient API implementation. The framework structure is portable across multiple devices, and the standard ioctl-based API implementation enables the same operations on different devices without system modification. We implemented PEMOS on the Android platform to evaluate its efficacy and usefulness. The experimental results and case studies confirm that PEMOS is effective and useful for a range of energy management systems, with minimal overhead. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Yoon, Chanmin; Lee, Seokjun; Cha, Hojung] Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
   [Yoon, Chanmin] SK Telecom, Seoul, South Korea.
   [Ha, Rhan] Hongik Univ, Dept Comp Engn, Seoul, South Korea.
C3 Yonsei University; SK Group; SK Telecom; Hongik University
RP Cha, HJ (corresponding author), Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
EM hjcha@yonsei.ac.kr
FU National Research Foundation of Korea (NRF); Korean government, Ministry
   of Education, Science and Technology [NRF-2014R1A2A1A11049979]
FX This work was supported by a grant from the National Research Foundation
   of Korea (NRF), funded by the Korean government, Ministry of Education,
   Science and Technology under Grant (NRF-2014R1A2A1A11049979).
CR [Anonymous], 2011, P 10 ACM WORKSH HOT
   [Anonymous], 2015, REPLACE PROGR THROBB
   [Anonymous], 2013, NSDI
   [Anonymous], 2012, P USENIX ANN TECH C
   Developers A, 2019, MON BATT LEV CHARG S
   Dong M, 2014, PROCEEDINGS OF THE 20TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (MOBICOM '14), P531, DOI 10.1145/2639108.2639128
   Falaki Hossein., 2011, P 6 INT WORKSHOP MOB, P25, DOI [10.1145/1999916.1999923, DOI 10.1145/1999916.1999923]
   Flinn J, 1999, WMCSA '99, SECOND IEEE WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P2, DOI 10.1109/MCSA.1999.749272
   Jindal Abhilash., 2013, P 8 ACM EUROPEAN C C, P253
   Jung W, 2014, UBICOMP'14: PROCEEDINGS OF THE 2014 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P45, DOI 10.1145/2632048.2636085
   Kim K., 2014, Proceedings of the conference on Design, Automation Test in Europe, P367
   Kim Kwanghwan, 2013, P 11 ACM INT C EMB S, P27
   Kim M, 2012, IEEE T CONSUM ELECTR, V58, P333, DOI 10.1109/TCE.2012.6227431
   Lee S, 2014, UBICOMP'14: PROCEEDINGS OF THE 2014 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P289, DOI 10.1145/2632048.2636091
   Li T., 2003, Performance Evaluation Review, V31, P160, DOI 10.1145/885651.781048
   Ning Ding, 2013, Performance Evaluation Review, V41, P29
   Oliner A J., 2013, Proceedings of the 11th acm conference on embedded networked sensor systems p, P10
   Oprofile, 2015, STAT PROF LIN SYST
   Rao R, 2003, COMPUTER, V36, P77, DOI 10.1109/MC.2003.1250886
   Roy A, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P139
   Shye Alex, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P168, DOI 10.1145/1669112.1669135
   Snowdon DC, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P289
   University of Michigan, 2011, POWERTUTOR
   Willnecker F., P 4 WORKSH EN AW SOF, P747
   Yu Xiao, 2010, Proceedings of the 2010 IEEE/ACM Int'l Conference on Green Computing and Communications (GreenCom) and Int'l Conference on Cyber, Physical and Social Computing (CPSCom), P27, DOI 10.1109/GreenCom-CPSCom.2010.114
   Zeng H, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK, P43
   Zeng H, 2002, ACM SIGPLAN NOTICES, V37, P123, DOI 10.1145/605432.605411
   Zhang LA, 2010, KEY ENG MATER, V419-420, P105
   Zhang N., 2012, P 3 ACM WORKSH MOB C, P37
NR 29
TC 0
Z9 0
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2016
VL 71
BP 88
EP 101
DI 10.1016/j.sysarc.2016.10.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF7IP
UT WOS:000390503600009
DA 2024-07-18
ER

PT J
AU Gabis, AB
   Koudil, M
AF Gabis, Asma Benmessaoud
   Koudil, Mouloud
TI NoC routing protocols - objective-based classification
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network on Chip; NoC routing protocols; NoC routing issues; NoC routing
   objectives; NoC routing classification
ID FAULT-TOLERANT; ON-CHIP; SUFFICIENT CONDITION; IRREGULAR MESH; TURN
   MODEL; 2-D MESHES; ALGORITHM; NETWORK; MINIMIZATION; SCHEME
AB NoCs (Network on Chips) are the most popular interconnection mechanism used for systems that require flexibility, extensibility and low power consumption. However, communication performance is strongly related to the routing algorithm that is used in the NoC. The most important issues in the routing process are: deadlock, livelock, congestion and faults. In this paper, a classification of NoC routing protocols is proposed according to the problems they address. Two main families emerge: mono objective and multi objectives. A discussion of the advantages and the drawbacks of each protocols family is given. A summary of the most used practices in this field and the less used ones is provided. This survey shows that it is hard to satisfy the four objectives at the same time with classical methods, highlighting the strengths of multi-objectives approaches. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Gabis, Asma Benmessaoud; Koudil, Mouloud] Ecole Natl Super Informat, Lab Methodes Concept Syst, Algiers, Algeria.
C3 Ecole Nationale Superieure d'Informatique
RP Gabis, AB (corresponding author), Ecole Natl Super Informat, Lab Methodes Concept Syst, Algiers, Algeria.
EM a_benmessaoud@esi.dz; m_koudil@esi.dz
RI Gabis, Asma Benmessaoud/C-5912-2017; Koudil, Mouloud/C-2967-2009
OI Benmessaoud Gabis, Asma/0000-0003-3370-0030
CR Agarwal A., 2009, J. Eng., Comput. Archit., V3, P21
   Akbari S, 2012, DES AUT TEST EUROPE, P332
   Ali M, 2005, NORCHIP 2005, PROCEEDINGS, P70
   AlTawil KM, 1997, IEEE NETWORK, V11, P38, DOI 10.1109/65.580917
   [Anonymous], FAULT TOLERANT DEADL
   [Anonymous], WORLD ACAD SCI ENG T
   [Anonymous], TREE BASED ROUTING F
   [Anonymous], THESIS
   [Anonymous], 1989, LEARNING DELAYED REW
   [Anonymous], LA XYZ LOW LATENCY H
   [Anonymous], SOC C 2009 SOCC 2009
   [Anonymous], 2012, P INT C COMP EL EL T
   [Anonymous], PHYS AWARE LINK ALLO
   [Anonymous], RECONFIGURABLE NETWO
   [Anonymous], 1992, INT C PAR PROC
   [Anonymous], TECHNICAL REPORT
   [Anonymous], 2009, 2009 4 INT DESIGN TE, DOI DOI 10.1109/IDT.2009.5404108
   [Anonymous], HARAW CONGESTION AWA
   [Anonymous], CONFIGURABLE REDUNDA
   [Anonymous], OPERATING SYSTEMS PR
   [Anonymous], 2011, P 14 DES AUT TEST EU
   [Anonymous], 2014, ROUTING ALGORITHMS N, DOI DOI 10.1007/978-1-4614-8274-1_8
   [Anonymous], 2013, DESIGN METHOD INTERN, DOI DOI 10.1109/NOCS.2013.6558407
   [Anonymous], COMP ARCH 1989 16 AN
   [Anonymous], MAFA ADAPTIVE FAULT
   [Anonymous], THESIS
   [Anonymous], LEAR LOW WEIGHT HIGH
   [Anonymous], FAULT TOLERANT APPRO
   [Anonymous], LOW OVERHEAD FAULT T
   [Anonymous], ROUTING ALGORITHMS N
   [Anonymous], 3D NOC ROUTER IMPLEM
   [Anonymous], ROUTING ALGORITHMS N
   [Anonymous], ROUTING ALGORITHMS N
   [Anonymous], 1993, INT C NEUR INF PROC
   Ben Ahmed A, 2013, J SUPERCOMPUT, V66, P1507, DOI 10.1007/s11227-013-0940-9
   Bhardwaj K, 2012, DES AUT TEST EUROPE, P326
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Bolotin E, 2007, DES AUT TEST EUROPE, P942
   Boppana R. V., 1993, Computer Architecture News, V21, P351, DOI 10.1145/173682.165177
   BOPPANA RV, 1995, IEEE T COMPUT, V44, P848, DOI 10.1109/12.392844
   Castro HF, 2013, NEW CIRC SYST C NEWC, P1
   Catania V, 2015, IEEE INT CONF ASAP, P162, DOI 10.1109/ASAP.2015.7245728
   Chao CH, 2013, IEEE T VLSI SYST, V21, P2118, DOI 10.1109/TVLSI.2012.2227852
   Chen CL, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P311, DOI 10.1109/DSD.2013.42
   Chen KH, 1998, J INF SCI ENG, V14, P765
   Chen KC, 2013, IEEE INT SYMP CIRC S, P1660, DOI 10.1109/ISCAS.2013.6572182
   Chen KC, 2013, IEEE T PARALL DISTR, V24, P2109, DOI 10.1109/TPDS.2012.291
   CHIEN AA, 1995, J ACM, V42, P91, DOI 10.1145/200836.200856
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Dahir N, 2013, IET COMPUT DIGIT TEC, V7, P255, DOI 10.1049/iet-cdt.2013.0029
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   DALLY WJ, 1993, IEEE T PARALL DISTR, V4, P466, DOI 10.1109/71.219761
   Daneshtalab M, 2006, IEEE INT CONF ASAP, P33, DOI 10.1109/ASAP.2006.49
   DeOrio A, 2012, IEEE T COMPUT AID D, V31, P726, DOI 10.1109/TCAD.2011.2181509
   DUATO J, 1995, IEEE T PARALL DISTR, V6, P1055, DOI 10.1109/71.473515
   DUATO J, 1993, IEEE T PARALL DISTR, V4, P1320, DOI 10.1109/71.250114
   Duato J, 1996, IEEE T PARALL DISTR, V7, P841, DOI 10.1109/71.532115
   Dubois F, 2013, IEEE T COMPUT, V62, P609, DOI 10.1109/TC.2011.239
   Ebrahimi M, 2013, DES AUT TEST EUROPE, P1601
   Ebrahimi M, 2013, CSI INT SYMP COMPUT, P93, DOI 10.1109/CADS.2013.6714243
   Ebrahimi M, 2014, IEEE T COMPUT, V63, P718, DOI 10.1109/TC.2012.255
   Ebrahimi M, 2013, IET COMPUT DIGIT TEC, V7, P264, DOI 10.1049/iet-cdt.2013.0034
   Ebrahimi M, 2013, ASIA S PACIF DES AUT, P35, DOI 10.1109/ASPDAC.2013.6509555
   Ebrahimi M, 2013, EUROMICRO WORKSHOP P, P462, DOI 10.1109/PDP.2013.75
   Ebrahimi M, 2013, EUROMICRO WORKSHOP P, P499, DOI 10.1109/PDP.2013.80
   Ebrahimi M, 2013, ICCAD-IEEE ACM INT, P61, DOI 10.1109/ICCAD.2013.6691098
   En-Jui Chang, 2010, 2010 International Conference on Green Circuits and Systems (ICGCS 2010), P317, DOI 10.1109/ICGCS.2010.5543045
   Farahnakian F, 2014, MICROPROCESS MICROSY, V38, P64, DOI 10.1016/j.micpro.2013.11.008
   Farahnakian F, 2012, 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, P236, DOI 10.1109/SAMOS.2012.6404180
   Feng CC, 2011, IEEE COMP SOC ANN, P19, DOI 10.1109/ISVLSI.2011.42
   Feng Chaochao, 2010, P 3 INT WORKSH NETW, P11, DOI DOI 10.1145/1921249.1921254
   Fick D, 2009, DES AUT TEST EUROPE, P21
   Flich J, 2012, IEEE T PARALL DISTR, V23, P405, DOI 10.1109/TPDS.2011.190
   Fu BZ, 2014, IEEE T VLSI SYST, V22, P113, DOI 10.1109/TVLSI.2012.2235188
   Fu BZ, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P259
   Gengchun Xu, 2012, Proceedings of the 2012 International Conference on Computer & Information Science (ICCIS), P712, DOI 10.1109/ICCISci.2012.6297120
   Ghosal P, 2012, IEEE I C EMBED SOFTW, P532, DOI 10.1109/HPCC.2012.78
   GLASS CJ, 1994, J ACM, V41, P874, DOI 10.1145/185675.185682
   Gratz Paul, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P203, DOI 10.1109/HPCA.2008.4658640
   Haoyuan Ying, 2012, 2012 International Conference on High Performance Computing & Simulation (HPCS 2012), P268, DOI 10.1109/HPCSim.2012.6266923
   Holsmark R, 2007, J INF SCI ENG, V23, P1649
   Holsmark R, 2005, Norchip 2005, Proceedings, P40
   Hsien-Kai Hsin, 2010, 2010 Second World Congress on Nature and Biologically Inspired Computing (NaBIC 2011), P370, DOI 10.1109/NABIC.2010.5716323
   Hsin HK, 2013, IEEE EMBED SYST LETT, V5, P46, DOI 10.1109/LES.2013.2276211
   Hu JC, 2004, DES AUT CON, P260
   Huang LT, 2016, IEEE T COMPUT, V65, P679, DOI 10.1109/TC.2015.2489216
   Jackson C, 2011, MICROPROCESS MICROSY, V35, P139, DOI 10.1016/j.micpro.2010.09.004
   Jiang Z, 2005, PROC INT CONF PARAL, P500
   Jing MG, 2013, IEEE INT SYMP CIRC S, P1652, DOI 10.1109/ISCAS.2013.6572180
   Jovanovic S, 2009, I C FIELD PROG LOGIC, P326, DOI 10.1109/FPL.2009.5272274
   Kumar M, 2013, INT SYM DEFEC FAU TO, P290, DOI 10.1109/DFT.2013.6653621
   Lee J, 2013, ASIA S PACIF DES AUT, P29, DOI 10.1109/ASPDAC.2013.6509554
   Li M, 2006, DES AUT CON, P849, DOI 10.1109/DAC.2006.229242
   Lin CA, 2013, IEEE WORKSHOP SIG, P342, DOI 10.1109/SiPS.2013.6674530
   LIN XL, 1995, IEEE T PARALL DISTR, V6, P755, DOI 10.1109/71.395404
   Mak T, 2011, IEEE T IND ELECTRON, V58, P3701, DOI 10.1109/TIE.2010.2081953
   Montanana JM, 2013, 2013 IEEE 27TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS WORKSHOPS (WAINA), P138, DOI 10.1109/WAINA.2013.221
   Moraes F., 2003, VLSI SOC, P318
   Neishaburi MH, 2013, J SYST ARCHITECT, V59, P551, DOI 10.1016/j.sysarc.2012.12.002
   NI LM, 1993, COMPUTER, V26, P62, DOI 10.1109/2.191995
   Park S., 2000, Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000, P633, DOI 10.1109/IPDPS.2000.846045
   Patooghy A, 2009, EUROMICRO WORKSHOP P, P245, DOI [10.1109/PDP.2009.30, 10.1109/.29]
   Pullini A, 2005, SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P224
   Puthal M. K., 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, P392, DOI 10.1109/VLSISoC.2011.6081616
   Radetzki M, 2013, ACM COMPUT SURV, V46, DOI 10.1145/2522968.2522976
   Ramakrishna M., 2013, Networks on Chip (NoCS), 2013 Seventh IEEE/ACM International Symposium on, P1
   Ramanujam RS, 2012, IEEE T VLSI SYST, V20, P2080, DOI 10.1109/TVLSI.2011.2167361
   Ramanujam RS, 2008, PR IEEE COMP DESIGN, P134, DOI 10.1109/ICCD.2008.4751852
   Salamat R, 2016, IEEE T COMPUT, V65, P3265, DOI 10.1109/TC.2016.2532871
   Schwiebert L, 1996, J PARALLEL DISTR COM, V32, P103, DOI 10.1006/jpdc.1996.0008
   SCHWIEBERT L, 1995, J PARALLEL DISTR COM, V27, P56, DOI 10.1006/jpdc.1995.1071
   Seo D, 2005, CONF PROC INT SYMP C, P432
   Shijian Zhang, 2013, 2013 IEEE 4th International Conference on Software Engineering and Service Science (ICSESS), P758, DOI 10.1109/ICSESS.2013.6615416
   Silva L, 2013, APPL SOFT COMPUT, V13, P2224, DOI 10.1016/j.asoc.2013.01.009
   Silvestri L., 2013, Corporate Solutions at Jones Lang LaSalle 2001 A. Harvard Business School Cases, P1
   Su Hu, 2012, 2012 IEEE/ACIS 11th International Conference on Computer and Information Science (ICIS), P457, DOI 10.1109/ICIS.2012.20
   Su KY, 2012, IEEE WORKSHOP SIG, P209, DOI 10.1109/SiPS.2012.14
   Tsai WC, 2011, DES AUT CON, P918
   Upadhyay J, 1997, IEEE T COMPUT, V46, P190, DOI 10.1109/12.565594
   Valinataj M, 2011, AEU-INT J ELECTRON C, V65, P630, DOI 10.1016/j.aeue.2010.09.002
   Vitkovskiy A, 2013, IET COMPUT DIGIT TEC, V7, P93, DOI 10.1049/iet-cdt.2012.0054
   Wang DJ, 2003, IEEE T COMPUT, V52, P310, DOI 10.1109/TC.2003.1183946
   Wang Y, 2011, LECT NOTE INFORMTECH, V3, P140, DOI 10.1109/ICCSN.2011.6013681
   Wu J, 2003, IEEE T COMPUT, V52, P1154, DOI 10.1109/TC.2003.1228511
   Wu J, 2000, IEEE T PARALL DISTR, V11, P149, DOI 10.1109/71.841751
   Wu J, 2005, INT J PARALLEL EMERG, V20, P99, DOI 10.1080/17445760500033341
   Xiang D, 2009, IEEE T COMPUT, V58, P620, DOI 10.1109/TC.2008.211
   Yancang Chen, 2011, 2011 International Conference on Multimedia Technology, P2825
   Yu-Hsin Kuo, 2012, 2012 IEEE 6th International Symposium on Embedded Multicore SoCs (MCSoC), P175, DOI 10.1109/MCSoC.2012.20
   Yuan He, 2013, 2013 IEEE International Symposium on Parallel and Distributed Processing, Workshops and PhD Forum (IPDPSW), P842, DOI 10.1109/IPDPSW.2013.40
   Zhang XF, 2015, 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), P365, DOI 10.1109/PDP.2015.87
   Zhang Z, 2008, DES AUT CON, P441
   Zou Y, 2010, IEEE EMBED SYST LETT, V2, P81, DOI 10.1109/LES.2010.2063415
NR 133
TC 37
Z9 39
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2016
VL 66-67
BP 14
EP 32
DI 10.1016/j.sysarc.2016.04.011
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DP0KM
UT WOS:000378178700002
DA 2024-07-18
ER

PT J
AU Huo, YQ
   Fang, Y
   Huang, L
AF Huo, Yingqiu
   Fang, Yong
   Huang, Lei
TI 3D sparse signal recovery via 3D orthogonal matching pursuit
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Compressive sensing; 3D sparse signal; 3D separable operator; 3D
   separable sampling; 3D orthogonal matching pursuit
AB Though many three-dimensional (3D) compressive sensing schemes have been proposed, recovery algorithms in most of these schemes are designed for 1D or 2D signals, which cause some serious drawbacks, e.g., huge memory usage, and high decoder complexity. This paper proposes a 3D separable operator (3DSO) which is able to completely exploit the spatial and spectral correlation to sparsify and samples the 3D signal in three dimensions. A 3D orthogonal matching pursuit (3D-OMP) algorithm is then employed to recover the 3D sparse signal, which is able to reduce the computational complexity of the decoder significantly with guaranteed accuracy. In the proposed algorithm, we represent each 3D signal as a weighted sum of 3D atoms, which allow us to sample the 3D signal with 3D separable sensing operator. Then the best matched atoms are selected to construct the 3D support set, and the 3D signal is optimally recovered from the 3D support set in the sense of the least squares. Experimental results show that the 3D-OMP approach achieves higher recovery quality but requires less computational time than the Kronecker Compressive Sensing (KCS) scheme. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Huo, Yingqiu; Fang, Yong] Northwest A&F Univ, Coll Mech & Elect Engn, Yangling 712100, Shaanxi, Peoples R China.
   [Huang, Lei] Harbin Inst Technol, Dept Elect & Informat Engn, Shenzhen Grad Sch, Shenzhen 518055, Guangdong, Peoples R China.
C3 Northwest A&F University - China; Harbin Institute of Technology
RP Fang, Y (corresponding author), Northwest A&F Univ, Coll Mech & Elect Engn, Yangling 712100, Shaanxi, Peoples R China.
EM fallying@gmail.com; yfang79@gmail.com
RI huang, lei/GQP-8739-2022
FU National Science Foundation of China [61271280, 61001100]; Provincial
   Science Foundation of Shaanxi, China [2010K06-15]; Provincial Scientific
   Research and Development Plan of Shaanxi, China [2015NY049]
FX This work was supported by the National Science Foundation of China (No.
   61271280 and 61001100), Provincial Science Foundation of Shaanxi, China
   (No. 2010K06-15) and Provincial Scientific Research and Development Plan
   of Shaanxi, China (No. 2015NY049).
CR Ahuja N., 2012, ICCV, P439
   Candès EJ, 2006, IEEE T INFORM THEORY, V52, P489, DOI 10.1109/TIT.2005.862083
   Candes EJ, 2006, IEEE T INFORM THEORY, V52, P5406, DOI 10.1109/TIT.2006.885507
   Dai W, 2009, IEEE T INFORM THEORY, V55, P2230, DOI 10.1109/TIT.2009.2016006
   Donoho DL, 2006, IEEE T INFORM THEORY, V52, P1289, DOI 10.1109/TIT.2006.871582
   Duarte MF, 2012, IEEE T IMAGE PROCESS, V21, P494, DOI 10.1109/TIP.2011.2165289
   Fang Y, 2012, SCI CHINA INFORM SCI, V55, P889, DOI 10.1007/s11432-012-4551-5
   Golbabaee M, 2012, INT CONF ACOUST SPEE, P2741, DOI 10.1109/ICASSP.2012.6288484
   Horn R. A., 2013, Topics in Matrix Analysis, V2nd
   Jacobs E. L., 2009, SPIE OPT ENG, V48, P771
   Kang LW, 2009, INT CONF ACOUST SPEE, P1169, DOI 10.1109/ICASSP.2009.4959797
   Kolda TG, 2009, SIAM REV, V51, P455, DOI 10.1137/07070111X
   Li CB, 2012, IEEE T IMAGE PROCESS, V21, P1200, DOI 10.1109/TIP.2011.2167626
   Needell D, 2009, APPL COMPUT HARMON A, V26, P301, DOI 10.1016/j.acha.2008.07.002
   Needell D, 2010, IEEE J-STSP, V4, P310, DOI 10.1109/JSTSP.2010.2042412
   Noble B., 1988, APPL LINEAR ALGEBRA
   Pope G., 2009, THESIS EIDGENOSSISCH
   Rivenson Y, 2009, IEEE SIGNAL PROC LET, V16, P449, DOI 10.1109/LSP.2009.2017817
   Stankovic V., 2008, EUSIPCO, P25
   Tropp JA, 2007, IEEE T INFORM THEORY, V53, P4655, DOI 10.1109/TIT.2007.909108
   Ye P., 2009, P SPIE EMERGING DIGI, V7210
NR 21
TC 1
Z9 1
U1 3
U2 19
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2016
VL 64
BP 3
EP 10
DI 10.1016/j.sysarc.2015.10.005
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9QZ
UT WOS:000376702100002
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Lee, S
   Chang, JH
AF Lee, Soojeong
   Chang, Joon-Hyuk
TI On using multivariate polynomial regression model with spectral
   difference for statistical model-based speech enhancement
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Speech enhancement; Polynomial regression; Spectral difference;
   Decision-directed method; Noise power estimation
ID PRIORI SNR ESTIMATOR; NOISE; SUPPRESSION
AB In this paper, we propose a statistical model-based speech enhancement technique using a multivariate polynomial regression (MPR) based on spectral difference scheme. In the analyzing step, three principal parameters, the weighting parameter in the decision-directed (DD) method, the long-term smoothing parameter for the noise estimation, and the control parameter of the minimum gain value are estimated as optimal operating points technique by using to the spectral difference under various noise conditions. These optimal operating points, which are specific according to different spectral differences, are estimated based on the composite measure, which is a relevant criterion in terms of speech quality. Thus, we apply the MPR technique by incorporating the spectral differences as independent variables in order to estimate the optimal operating points. The MPR technique offers an effective scheme to represent complex nonlinear input-output relationship between the optimal operating points and spectral differences so that operating points can be determined according to various noise conditions in the off-line step. In the on-line speech enhancement step, different parameters are chosen on a frame-by-frame basis through the regression according to the spectral difference. The performance of the proposed method is evaluated using objective and subjective speech quality measures in various noise environments. Our experimental results show that the proposed algorithm yields better performances than conventional algorithms. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Lee, Soojeong; Chang, Joon-Hyuk] Hanyang Univ, Sch Elect Engn, 222 Wangsimni Ro, Seoul 133791, South Korea.
C3 Hanyang University
RP Chang, JH (corresponding author), Hanyang Univ, Sch Elect Engn, 222 Wangsimni Ro, Seoul 133791, South Korea.
EM jchang@hanyang.ac.kr
FU NRF [2013R1A1A2012536]; National Research Foundation (NRF) of Korea
   [2014R1A2A1A10049735]
FX The authors thank Biosign for providing equipment and data. This
   research was supported by NRF(2013R1A1A2012536) and this work was also
   supported by National Research Foundation (NRF) of Korea grant funded by
   (2014R1A2A1A10049735).
CR [Anonymous], P862 ITUT
   BOLL SF, 1979, IEEE T ACOUST SPEECH, V27, P113, DOI 10.1109/TASSP.1979.1163209
   Chang JH, 2006, SIGNAL PROCESS, V86, P1089, DOI 10.1016/j.sigpro.2005.07.025
   Chang JH, 2001, IEICE T INF SYST, VE84D, P1231
   Choi JH, 2012, SPEECH COMMUN, V54, P477, DOI 10.1016/j.specom.2011.10.009
   Choi JH, 2011, IEICE T FUND ELECTR, VE94A, P2031, DOI 10.1587/transfun.E94.A.2031
   Cohen I, 2002, IEEE SIGNAL PROC LET, V9, P12, DOI 10.1109/97.988717
   Cohen I, 2001, SIGNAL PROCESS, V81, P2403, DOI 10.1016/S0165-1684(01)00128-1
   EPHRAIM Y, 1985, IEEE T ACOUST SPEECH, V33, P443, DOI 10.1109/TASSP.1985.1164550
   EPHRAIM Y, 1984, IEEE T ACOUST SPEECH, V32, P1109, DOI 10.1109/TASSP.1984.1164453
   Hu Y, 2008, IEEE T AUDIO SPEECH, V16, P229, DOI 10.1109/TASL.2007.911054
   Jeon G, 2013, IEEE T IMAGE PROCESS, V22, P146, DOI 10.1109/TIP.2012.2214041
   Kim NS, 2000, IEEE SIGNAL PROC LET, V7, P108, DOI 10.1109/97.841154
   Krishnamurthy N, 2006, INTERSPEECH 2006 AND 9TH INTERNATIONAL CONFERENCE ON SPOKEN LANGUAGE PROCESSING, VOLS 1-5, P1431
   Lee S, 2014, DIGIT SIGNAL PROCESS, V30, P154, DOI 10.1016/j.dsp.2014.04.001
   Lee S, 2013, IEEE T INSTRUM MEAS, V62, P3387, DOI 10.1109/TIM.2013.2273612
   Magee L, 1998, AM STAT, V52, P20, DOI 10.2307/2685560
   MCAULAY RJ, 1980, IEEE T ACOUST SPEECH, V28, P137, DOI 10.1109/TASSP.1980.1163394
   NTT-AT, 1994, MULT SPEECH DAT TEL
   Park YS, 2007, IEICE T COMMUN, VE90B, P2182, DOI 10.1093/ietcom/e90-b.8.2182
   Sangwan A., 2007, P INT 2007 ANTW BELG, P2929
   Sohn J, 1998, INT CONF ACOUST SPEE, P365, DOI 10.1109/ICASSP.1998.674443
   Theodoridis S, 2009, PATTERN RECOGNITION, 4RTH EDITION, P1
   Wang J, 2013, IEEE T CIRC SYST VID, V23, P912, DOI 10.1109/TCSVT.2013.2240914
   Westerlund N, 2005, SIGNAL PROCESS, V85, P1089, DOI 10.1016/j.sigpro.2005.01.004
NR 25
TC 4
Z9 4
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2016
VL 64
BP 76
EP 85
DI 10.1016/j.sysarc.2015.10.007
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9QZ
UT WOS:000376702100008
DA 2024-07-18
ER

PT J
AU Liu, ST
   Jantsch, A
   Lu, ZH
AF Liu, Shaoteng
   Jantsch, Axel
   Lu, Zhonghai
TI MultiCS: Circuit switched NoC with multiple sub-networks and
   sub-channels
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE NoC; Circuit switched; Multi-channel; SDM
ID CHIP; GUARANTEED
AB We propose a multi-channel and multi-network circuit switched NoC (MultiCS) with a probe searching setup method to explore different channel partitioning and configuration policies. Our design has a variable number of channels which can be configured either as sub-channels (spatial division multiplexing channels) or sub-networks. Packets can be delivered on an established connection with one or multiple channels. An adaptive channel allocation scheme, which determines a connection width according to the dynamic use of channels, can greatly reduce the delay, compared to a deterministic allocation scheme. However, the latter can offer exact connection width as requested. The benefits and burden of using different number of channels and configurations are studied by analysis and experiments. Our experimental results show that sub-network configurations are superior to sub-channel configurations in delay and throughput, when working at the highest clock frequency of each configuration. Under reasonable channel partitioning, sub-networks with narrow channels can generally achieve higher throughput than the network using single wide channels. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Liu, Shaoteng; Lu, Zhonghai] KTH Royal Inst Technol, Stockholm, Sweden.
   [Jantsch, Axel] TU Wien, Vienna, Austria.
C3 Royal Institute of Technology; Technische Universitat Wien
RP Liu, ST (corresponding author), KTH Royal Inst Technol, Stockholm, Sweden.
EM liu2@kth.se; axel.jantsch@tuwien.ac.at; zhonghai@kth.se
RI Lu, Zhonghai/AAP-2154-2020
OI Jantsch, Axel/0000-0003-2251-0004
CR [Anonymous], 2003, Principles and practices of interconnection networks
   Becker DanielU., 2009, HIGH PERFORMANCE COM, P1
   Gilabert F., 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P165, DOI 10.1109/NOCS.2010.25
   Gómez C, 2008, EUROMICRO WORKSHOP P, P20, DOI 10.1109/PDP.2008.33
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   LeBoudec JY, 2011, PERFORMANCE EVALUATION OF COMPUTER AND COMMUNICATION SYSTEMS, P1, DOI 10.1201/b16328
   Leroy A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P81
   Leroy A, 2008, IEEE T COMPUT, V57, P1182, DOI 10.1109/TC.2008.82
   Lim J, 2008, INT C MICROELECTRON, P329, DOI 10.1109/ICM.2008.5393834
   Liu ST, 2014, DES AUT TEST EUROPE
   Liu ST, 2014, IEEE T VLSI SYST, V22, P2229, DOI 10.1109/TVLSI.2013.2284563
   Liu ST, 2012, DES AUT TEST EUROPE, P1289
   Liu ST, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P21, DOI 10.1109/DSD.2013.13
   Lusala A. K., 2012, INT J RECONFIGURABLE, V2012, P1
   Lusala AK, 2011, IEEE INT SYMP CIRC S, P2505
   Ma N, 2011, MICROPROCESS MICROSY, V35, P217, DOI 10.1016/j.micpro.2010.10.003
   Noh S, 2006, 2006 FIRST INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS, P348, DOI 10.1109/CCE.2006.350796
   Pham PH, 2013, IEEE T VLSI SYST, V21, P178, DOI 10.1109/TVLSI.2011.2181546
   Pham PH, 2012, IEEE T VLSI SYST, V20, P270, DOI 10.1109/TVLSI.2010.2096520
   ROSE J, 1991, IEEE J SOLID-ST CIRC, V26, P277, DOI 10.1109/4.75006
   Schinkel D, 2009, IEEE T VLSI SYST, V17, P12, DOI 10.1109/TVLSI.2008.2001949
   STEFAN R, 2012, IEEE T COMPUT, V99, P1
   Walter D., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P180, DOI 10.1109/ISSCC.2012.6176902
   Wiklund D., 2003, Proceedings International Parallel and Distributed Processing Symposium, DOI 10.1109/IPDPS.2003.1213180
   Winter M., 2011, P DES AUT TEST EUR D, P1
   Winter M, 2008, 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, P133, DOI 10.1109/DSD.2008.14
   Yoon YJ, 2013, IEEE T COMPUT AID D, V32, P1906, DOI 10.1109/TCAD.2013.2276399
   Yoon YJ, 2010, DES AUT CON, P162
NR 28
TC 6
Z9 6
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2015
VL 61
IS 9
BP 423
EP 434
DI 10.1016/j.sysarc.2015.07.013
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CV4YH
UT WOS:000364271900004
DA 2024-07-18
ER

PT J
AU Mück, TR
   Fröhlich, AA
AF Mueck, Tiago Rogerio
   Froehlich, Antonio Augusto
TI A metaprogrammed C plus plus framework for hardware/software component
   integration and communication
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE System-on-Chip; System-level design; High-level synthesis; HW/SW
   co-design; HW/SW communication
ID HARDWARE
AB With the ever growing complexity of System-on-Chip design, a considerable effort has been made to introduce higher levels of abstraction and to integrate high-level synthesis solutions to the design flow. In such design flows, a uniform communication interface is needed to enable high-level implementations of SoC components regardless of whether they are compiled as software running on a processor or synthesized to dedicated hardware IPs. This paper addresses this issue and proposes a component communication framework that defines an object-oriented remote call mechanism which allows transparent communication across hardware/software boundaries. The proposed framework relies on C++ static metaprogramming techniques to efficiently abstract communication between components implemented using high-level C++. We also define a portability layer that enables the migration of designs throughout different hardware platforms, operating systems, and tools. We assessed the performance and area footprint of our communication infrastructure through the implementation of a voice processing pipeline on top of a Network-on-Chip based architecture. Our results, when compared to previous related works with the same set of capabilities, show that our mechanisms yield small overhead in terms of software memory (up to 64% smaller), FPGA resources (up to 40% smaller), and hardware/software communication latency (up to 51% smaller). (C) 2014 Elsevier B.V. All rights reserved.
C1 [Mueck, Tiago Rogerio] Univ Fed Santa Catarina, Florianopolis, SC, Brazil.
   [Froehlich, Antonio Augusto] Univ Fed Santa Catarina, Dept Comp Sci, Florianopolis, SC, Brazil.
C3 Universidade Federal de Santa Catarina (UFSC); Universidade Federal de
   Santa Catarina (UFSC)
RP Mück, TR (corresponding author), Univ Calif Irvine, Irvine, CA 92602 USA.
EM tiago@lisha.ufsc.br; guto@lisha.ufsc.br
RI Fröhlich, Antônio Augusto/K-6728-2012
OI Fröhlich, Antônio Augusto/0000-0002-4063-1339
CR Alexandrescu A., 2001, C IN DEPTH SERIES
   Anderson E, 2007, I C FIELD PROG LOGIC, P98, DOI 10.1109/FPL.2007.4380632
   [Anonymous], ACM T DES AUTOM ELEC
   [Anonymous], 2010, High-Level Synthesis Blue Book
   [Anonymous], 2009, TLM20 OSCI
   [Anonymous], 2000, Generative programming: methods, tools, and applications
   Barba FRJ, 2007, P IEEE RAP SYST PROT, P17
   Berejuck M. D., 2011, DYNAMIC RECONFIGURAT
   Bombieri N, 2010, INT HIGH LEVEL DESIG, P105, DOI 10.1109/HLDVT.2010.5496652
   Butt SA, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P295
   Cai LK, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P19, DOI 10.1109/CODESS.2003.1275250
   Calypto Design Systems, 2011, CATAPULTC SYNTH
   Cancian RL, 2007, J OBJECT TECHNOL, V6, P399, DOI 10.5381/jot.2007.6.9.a20
   Cong J, 2011, IEEE T COMPUT AID D, V30, P473, DOI 10.1109/TCAD.2011.2110592
   Dömer R, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/647953
   Forte Design Systems, 2011, CYNTH
   Gantel L, 2011, P 6 INT WORKSH REC C, P1
   Gracioli Giovani, 2010, 2010 17th International Conference on Telecommunications (ICT 2010), P981, DOI 10.1109/ICTEL.2010.5478859
   Gruttner K., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P163
   Keinert J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455230
   Kiczales G, 1997, LECT NOTES COMPUT SC, V1241, P220, DOI 10.1007/BFb0053381
   Larman C, 2005, APPL UML PATTERNS IN
   Lee D, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P403
   Liu H.-Y., 2013, P 50 ANN DES AUT C D
   Lübbers E, 2009, ACM T EMBED COMPUT S, V9, DOI 10.1145/1596532.1596540
   Marcondes H, 2009, IFIP ADV INF COMM TE, V310, P259
   Mischkalla F, 2010, DES AUT TEST EUROPE, P1201
   Muck T. R., 2013, P 24 IEEE INT S RAP
   Muck T. R., 2013, IEEE T COMPUT
   Mück TR, 2012, IEEE I C ELECT CIRC, P536, DOI 10.1109/ICECS.2012.6463690
   Myers N. C., C REPORT
   NEC System Technologies Ltd, 2011, CYBERWORKBENCH
   Ostrowski K, 2008, LECT NOTES COMPUT SC, V5142, P463, DOI 10.1007/978-3-540-70592-5_20
   Rincón F, 2009, LECT NOTES ELECTR EN, V38, P131
   Schallenberg A, 2009, DES AUT TEST EUROPE, P970
   So HKH, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331338
   SYNOPSYS, 2011, SYNPH C COMP
   The EPOS Project, 2013, EMB PAR OP SYST
   Xilinx, 2013, VIV DES SUIT
NR 39
TC 2
Z9 4
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2014
VL 60
IS 10
BP 816
EP 827
DI 10.1016/j.sysarc.2014.09.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CA9XH
UT WOS:000349277600003
DA 2024-07-18
ER

PT J
AU Ostroumov, S
   Tsiopoulos, L
   Plosila, J
   Sere, K
AF Ostroumov, Sergey
   Tsiopoulos, Leonidas
   Plosila, Juha
   Sere, Kaisa
TI Formal approach to agent-based dynamic reconfiguration in
   Networks-On-Chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Agent-based system; Dynamic reconfiguration; Event-B; Formal methods;
   Fault-tolerance; Network-On-Chip
AB A Network-On-Chip (NoC) platform is an emerging topology for large-scale applications. It provides a required number of resources for critical and excessive computations. However, the computations may be interrupted by faults occurring at run-time. Hence, reliability of computations as well as efficient resource management at run-time are crucial for such many-core NoC systems. To achieve this, we utilize an agent-based management system where agents are organized in a three-level hierarchy. We propose to incorporate reallocation and reconfiguration procedures into agents hierarchy such that fault-tolerance mechanisms can be executed at run-time. Task reallocation enables local reconfiguration of a core allowing it to be eventually reused in order to restore the original performance of communication and computations. The contributions of this paper are: (i) an algorithm for initial application mapping with spare cores, (ii) a multi-objective algorithm for efficient utilization of spare cores at run-time in order to enhance fault-tolerance while maintaining efficiency of communication and computations at an adequate level, (iii) an algorithm integrating the local reconfiguration procedure and (iv) formal modeling and verification of the dynamic agent-based NoC management architecture incorporating these algorithms within the Event-B framework. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Ostroumov, Sergey] TUCS Turku Ctr Comp Sci, Turku, Finland.
   [Ostroumov, Sergey; Tsiopoulos, Leonidas; Sere, Kaisa] Abo Akad Univ, Dept IT, FIN-20520 Turku, Finland.
   [Plosila, Juha] Univ Turku, Dept IT, Turku 20014, Finland.
C3 Abo Akademi University; University of Turku
RP Ostroumov, S (corresponding author), Abo Akad Univ, Dept IT, Joukahaisenkatu 3-5A, FIN-20520 Turku, Finland.
EM Sergey.Ostroumov@abo.fi
RI Tsiopoulos, Leonidas/IZD-8625-2023; Tsiopoulos, Leonidas/AAC-2908-2021
OI Tsiopoulos, Leonidas/0000-0002-3994-3810; Tsiopoulos,
   Leonidas/0000-0002-3994-3810; Plosila, Juha/0000-0003-4018-5495
FU Academy of Finland; Research Institute of Abo Akademi University
FX The authors would like to thank Linas Laibinis for valuable feedback on
   the formal development. The authors would also like to thank the
   reviewers for constructive comments. The work is partially supported by
   Academy of Finland and Research Institute of Abo Akademi University.
CR Abrial J R, 2010, Modeling in Event-B: system and softeng
   [Anonymous], FARM FAULT AWARE RES
   [Anonymous], DELIVERABLES RIGOROU
   [Anonymous], EVENT B MODEL DECOMP
   [Anonymous], P 3 INT WROKSH MULTI
   [Anonymous], 2010, INCR DES FUNCT PART
   [Anonymous], 2006, FPGA architecture
   [Anonymous], SYSTEM MODELLING DES
   [Anonymous], MEDIAN WORKSH EU COS
   [Anonymous], C COMP FRONT
   [Anonymous], REM FPGA REC US MICR
   [Anonymous], CONCISE SUMMARY EVE
   [Anonymous], ENTW ZUV SOFTW SYSTE
   [Anonymous], INT J PARALLEL PROGR
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Chou CL, 2008, DES AUT TEST EUROPE, P1074
   Guang L, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1698772.1698783
   Hallerstede Stefan, 2012, Abstract State Machines, Alloy, B, VDM, and Z. Proceedings Third International Conference, ABZ 2012, P223, DOI 10.1007/978-3-642-30885-7_16
   Hartenstein R, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P564, DOI 10.1109/ASPDAC.2001.913368
   IEC, 2010, Standard IEC 61508:2010
   Le Beux S, 2010, J SYST ARCHITECT, V56, P223, DOI 10.1016/j.sysarc.2010.03.005
   Liang Guang, 2010, International Journal of Embedded and real-time Communication systems, V1, P86, DOI 10.4018/jertcs.2010040105
   Motamedi K., 2009, Preprints of the 30th IFAC Workshop on Real-Time Programming and 4th International Workshop on Real-Time Software, P131
   Ostroumov Sergey, 2012, International Journal of Embedded and Real-Time Communication Systems, V3, P40, DOI 10.4018/jertcs.2012040103
   Ostroumov S., 2011, Proceedings of the 2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011), P127, DOI 10.1109/DSD.2011.20
   Rantala P, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P551, DOI 10.1109/DSD.2007.4341523
   Shamshiri S., 2008, TEST C ITC, P1
   Yang B, 2010, IEEE INT SYMP DESIGN, P189, DOI 10.1109/DDECS.2010.5491789
   Yin Alexander Wei, 2009, 2009 4th IEEE Conference on Industrial Electronics and Applications, P434, DOI 10.1109/ICIEA.2009.5138243
   Zhang L, 2009, IEEE T VLSI SYST, V17, P1173, DOI 10.1109/TVLSI.2008.2002108
NR 30
TC 3
Z9 3
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2013
VL 59
IS 9
SI SI
BP 709
EP 728
DI 10.1016/j.sysarc.2013.06.001
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 246SD
UT WOS:000326558500005
DA 2024-07-18
ER

PT J
AU Soumya, J
   Chattopadhyay, S
AF Soumya, J.
   Chattopadhyay, Santanu
TI Application-Specific Network-on-Chip synthesis with flexible router
   Placement
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Communication cost; Application Specific Network-on-Chip; Particle Swarm
   Optimization; Integer Linear Programming
ID DESIGN; FLOW
AB Network-on-Chip (NoC) has been proposed as a possible solution to the communication problem in nano-scale System-on-Chip (SoC) design. NoC architectures with optimized application-specific topologies have been found to be superior to the regular architectures in designing Multi-Processor System-on-Chip (MPSoC) solutions. The application specific NoC design problem takes as input the chip floorplan, library of NoC components, and communication requirements between the tasks of the application. It outputs the positions of the routers in the floorplan, such that, all communication requirements of the application are satisfied. This paper presents an Integer Linear Programming formulation of the problem, followed by a heuristic technique based on Particle Swarm Optimization (PSO) for finding the router positions from the set of available positions within the chip floorplan. The goal is to minimize the communication cost between cores, satisfying both the link length and router port constraints. The results have been shown on realistic benchmarks. Comparisons have been carried out with regular mesh and custom architectures having routers positioned at (i) the corners of the cores, (ii) the centers of the cores, and (iii) the intersections of the cores. Significant reductions in communication cost have been observed over all the cases. For smaller benchmarks, the optimum results obtained via ILP matches exactly with those reported by the PSO. Many of the existing router placement policies fail even for these small benchmarks, when restrictions are imposed on permissible link length. This establishes the merit of the PSO formulation. Link and router energy consumption of the synthesized NoC have been compared with regular mesh based architectures. The results show significant reduction in communication cost, area overhead, link energy and router energy in the synthesized NoC over regular mesh topology as well. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Soumya, J.; Chattopadhyay, Santanu] Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Soumya, J (corresponding author), Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
EM soumyaj@ece.iitkgp.ernet.in; santanu@ece.iitkgp.ernet.in
OI Joshi, Soumya/0000-0003-2276-1698
CR Ahonen T., 2004, Proceedings of the 2004 International Workshop on System Level Interconnect Prediction, P53
   [Anonymous], DES VIS US GUID VERS
   [Anonymous], 2012 MED C EMB COMP
   [Anonymous], HSPICE REFERENCE GUI
   [Anonymous], AICT 2009 INT C APPL
   [Anonymous], DES AUT TEST EUR C E
   [Anonymous], Q8WARE SYNTHESIS TOO
   [Anonymous], 2006, IEEE ACM INT C COMP
   [Anonymous], 2011 INT C MICR ICM
   [Anonymous], 2006, P DES AUT TEST EUR C
   [Anonymous], PRIM MAN VERS Y 2006
   [Anonymous], 1995, 1995 IEEE INT C
   Ascia G, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P182
   Bertozzi D, 2005, IEEE T PARALL DISTR, V16, P113, DOI 10.1109/TPDS.2005.22
   Chan Jeremy, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P265
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Donath W. E., 1980, Proceedings of the 17th Design Automation Conference, P412, DOI 10.1145/800139.804563
   Dumitriu V, 2009, IEEE T VLSI SYST, V17, P1433, DOI 10.1109/TVLSI.2008.2004592
   Filippopoulos I, 2010, IEEE COMP SOC ANN, P133, DOI 10.1109/ISVLSI.2010.60
   Guoming Lai, 2010, 2010 IEEE International Conference on Intelligent Computing and Intelligent Systems (ICIS 2010), P554, DOI 10.1109/ICICISYS.2010.5658391
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Jalabert A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P884
   Kakoee MR, 2009, IEEE INT SOC CONF, P379, DOI 10.1109/SOCCON.2009.5398016
   Khan G. N., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P75, DOI 10.1109/NOCS.2012.16
   Kundu S, 2012, MICROPROCESS MICROSY, V36, P471, DOI 10.1016/j.micpro.2012.05.012
   Kwon S, 2011, INT SYM QUAL ELECT, P182
   Leary G, 2009, IEEE T VLSI SYST, V17, P674, DOI 10.1109/TVLSI.2008.2011205
   Luo Guilan, 2008, 2008 First International Conference on Intelligent Networks and Intelligent Systems (ICINIS), P89, DOI 10.1109/ICINIS.2008.100
   Morgan Ahmed A., 2008, Proceedings 3rd International Design and Test Workshop (IDT 2008), P33, DOI 10.1109/IDT.2008.4802460
   Morgan Ahmed A., 2009, 2009 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PacRim), P979, DOI 10.1109/PACRIM.2009.5291235
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Ogras UY, 2005, IEEE IC CAD, P246, DOI 10.1109/ICCAD.2005.1560072
   Ogras UY, 2005, DES AUT TEST EUROPE, P352, DOI 10.1109/DATE.2005.137
   Pinto A, 2003, PR IEEE COMP DESIGN, P146, DOI 10.1109/ICCD.2003.1240887
   SALMINEN ET AL., 2008, Survey of network-on-chip proposals
   Shan Yan, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P277
   Srinivasan K, 2005, IEEE IC CAD, P231, DOI 10.1109/ICCAD.2005.1560070
   Srinivasan K, 2005, ASIA S PACIF DES AUT, P489, DOI 10.1145/1120725.1120919
   Srinivasan K, 2006, IEEE T VLSI SYST, V14, P407, DOI 10.1109/TVLSI.2006.871762
   Stergiou S, 2005, DES AUT TEST EUROPE, P1188, DOI 10.1109/DATE.2005.1
   Wang KP, 2003, 2003 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-5, PROCEEDINGS, P1583, DOI 10.1109/ICMLC.2003.1259748
   Yu B, 2010, ASIA S PACIF DES AUT, P527
   Zhong Wei, 2011, 12 INT S QUALITY ELE, P1
NR 45
TC 12
Z9 12
U1 2
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 361
EP 371
DI 10.1016/j.sysarc.2013.05.013
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100002
DA 2024-07-18
ER

PT J
AU Gao, YQ
   Guan, HB
   Qi, ZW
   Wang, B
   Liu, L
AF Gao, Yongqiang
   Guan, Haibing
   Qi, Zhengwei
   Wang, Bin
   Liu, Liang
TI Quality of service aware power management for virtualized data centers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Server consolidation; Data center; Ant colony optimization; Power
   management; Virtual machine
ID PERFORMANCE MANAGEMENT; ENERGY; CONSOLIDATION; ALGORITHM; MACHINES
AB Nowadays, one of the most important goals of data center management is to maximize their profit by minimizing power consumption and service-level agreement violations of hosted applications. In this paper, we propose an integrated management solution which takes advantages of both virtual machine resizing and server consolidation to achieve energy efficiency and quality of service in virtualized data centers. A novelty of the solution is to integrate linear programming, ant colony optimization, and control theory techniques. Empirical results show that our approach can achieve power savings of 41.3% compared to an uncontrolled system, while ensuring application performance. (c) 2013 Elsevier B.V. All rights reserved.
C1 [Gao, Yongqiang; Guan, Haibing; Qi, Zhengwei; Wang, Bin] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai Key Lab Scalable Comp & Syst, Shanghai 200240, Peoples R China.
   [Liu, Liang] IBM Res China, Beijing 100193, Peoples R China.
C3 Shanghai Jiao Tong University; International Business Machines (IBM)
RP Guan, HB (corresponding author), Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai Key Lab Scalable Comp & Syst, Shanghai 200240, Peoples R China.
EM gaoyongqiang@sjtu.edu.cn; haibguan@gmail.com; qizhwei@sjtu.edu.cn;
   binqbu2002@sjtu.edu.cn; liuliang@cn.ibm.com
RI zhan, xiao/JEZ-3810-2023; guan, haibing/G-8142-2011
OI guan, haibing/0000-0002-4714-7400
FU Program for PCSIRT; NCET of MOE; National Natural Science Foundation of
   China [61 073 151]; 863 Program [2011AA01A202, 2012AA010905]; 973
   Program [2012CB723401]; International Cooperation Program of China
   [11530700500, 2011DFA10850]; Ministry of Education and Intel Joint
   Research Foundation [MOE-INTEL-11-05]
FX This work is supported by the Program for PCSIRT and NCET of MOE,
   National Natural Science Foundation of China (Grant No. 61 073 151), the
   863 Program (Grant Nos. 2011AA01A202, 2012AA010905), 973 Program (Grant
   No. 2012CB723401), the International Cooperation Program of China (Grant
   Nos. 11530700500, 2011DFA10850), the Ministry of Education and Intel
   Joint Research Foundation (Grant No. MOE-INTEL-11-05).
CR Ajiro Y., P INT C COMP MEAS GR, P399
   [Anonymous], P 2010 10 IEEE ACM I
   Arlitt M, 2000, IEEE NETWORK, V14, P30, DOI 10.1109/65.844498
   Arlitt M., P 1996 ACM SIGMETRIC, P126
   Bellavista P, 2003, IEEE INTERNET COMPUT, V7, P16, DOI 10.1109/MIC.2003.1250579
   Beloglazov A, 2012, CONCURR COMP-PRACT E, V24, P1397, DOI 10.1002/cpe.1867
   Bertini L, 2010, J SYST SOFTWARE, V83, P585, DOI 10.1016/j.jss.2009.10.040
   Bianchini R, 2004, COMPUTER, V37, P68, DOI 10.1109/MC.2004.217
   Cecchet E, 2003, LECT NOTES COMPUT SC, V2672, P242
   Chaisiri S., P IEEE AS PAC SERV C, P103
   Chang RS, 2009, FUTURE GENER COMP SY, V25, P20, DOI 10.1016/j.future.2008.06.004
   Chase Jeffrey S., P 18 ACM S OP SYST P, P103
   Elnozahy E., P 4 USENIX S INT TEC, P99
   Fan X., P 34 ANN INT S COMP, P13
   Feller E., P 2011 IEEE ACM 12 I, P26
   Group G., 2007, GARTNER URGES IT BUS
   Hermenier F., P 2009 ACM SIGPLAN S, P41
   IBM, 2009, IBM ILOG CPLEX OPT
   Khargharia B, 2008, CLUSTER COMPUT, V11, P167, DOI 10.1007/s10586-007-0043-6
   Kusic D, 2009, CLUSTER COMPUT, V12, P1, DOI 10.1007/s10586-008-0070-y
   Leite J., P 7 INT C AUT COMP, P41
   Maniezzo V, 1999, INFORMS J COMPUT, V11, P358, DOI 10.1287/ijoc.11.4.358
   MDorigo M., 2004, ANT COLONY OPTIMIZAT
   Mi H., P 2010 IEEE INT C SE, P514
   Microsoft, 2009, MICR ENV GREEN GRID
   Murtazaev A, 2011, IETE TECH REV, V28, P212, DOI 10.4103/0256-4602.81230
   Niyato D., P 9 IEEE ACMINT S CL, P84
   OSMAN IH, 1989, OMEGA-INT J MANAGE S, V17, P551, DOI 10.1016/0305-0483(89)90059-5
   Padala P., 2007, Operating Systems Review, V41, P289, DOI 10.1145/1272998.1273026
   Pallipadi V., P LIN S, P215
   Poess M, 2008, PROC VLDB ENDOW, V1, P1229, DOI 10.14778/1454159.1454162
   Rajamani K, 2003, INT SYM PERFORM ANAL, P111, DOI 10.1109/ISPASS.2003.1190238
   Rivoire S., P 2008 C POW AW COMP, P11
   Rusu C., P 12 IEEE REAL TIM E, P418
   Semple B., 2012, TECHNICAL REPORT
   Sharifi M, 2012, J SUPERCOMPUT, V61, P46, DOI 10.1007/s11227-011-0658-5
   Sharma V., P 24 IEEE INT REAL T, P63
   Stützle T, 2000, FUTURE GENER COMP SY, V16, P889, DOI 10.1016/S0167-739X(00)00043-1
   U.D. of Energy, 2009, DAT CTR EN CONS TREN
   V. Software, 2011, VIRT PEN RAT ENT
   Verma A., P 9 ACM IFIP USENIX, P243
   Wang XR, 2011, IEEE T PARALL DISTR, V22, P245, DOI 10.1109/TPDS.2010.91
   Yuan L., 2010, POWERTRACER TRACING
   Zhang R., 2002, REAL TIME WEB LOG RE
   Zheng X., P 2010 39 INT C PAR, P504
   Zheng X., P 2 INT C POW AW COM, P179
NR 46
TC 30
Z9 35
U1 0
U2 18
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR-MAY
PY 2013
VL 59
IS 4-5
SI SI
BP 245
EP 259
DI 10.1016/j.sysarc.2013.03.007
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 162VK
UT WOS:000320293900007
DA 2024-07-18
ER

PT J
AU Nery, AS
   Nedjah, N
   França, FMG
AF Nery, Alexandre S.
   Nedjah, Nadia
   Franca, Felipe M. G.
TI Efficient hardware implementation of Ray Tracing based on an embedded
   software for intersection computation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Parallel architecture; Ray Tracing; FPGA; Computer graphics
ID ILLUMINATION
AB Parallel implementations of Ray Tracing have been enabling real time performance, as the algorithm is embarrassingly parallel. However, in order to achieve both interactivity and real time performance, the algorithm should run at a high frame rates, i.e. at least 60 frames per second. Thus, a custom parallel design in hardware is likely to achieve high rendering performance. In this paper, we improve the GridRT architecture presented in previous work. GridRT is capable of dealing with the main desirable features of Ray Tracing, such as shadows and reflection effects, imposing low area cost and a promising rendering performance. As to this work, an application-specific instruction has been added and the underlaying computation embedded into the processor's microprogram in order to calculate the ray-triangle intersection computations. These computations are performed in pipeline, whenever possible, yielding to a considerable reduction in terms of cycles per intersection test. The presented architecture is based on the uniform grid acceleration structure. It allows for a massive twofold parallelism: parallel ray-triangle intersection tests as well as parallel processing of many rays. A hardware implementation of the improved architecture is presented, together with the corresponding performance results and resources requirements. The rendering time is reduced by 80% using a grid configuration of eight processing elements and each intersection computation time is reduced by 50% with respect to the original GridRT implementation. (c) 2011 Elsevier B.V. All rights reserved.
C1 [Nery, Alexandre S.; Franca, Felipe M. G.] Univ Fed Rio de Janeiro, COPPE, Syst Engn & Comp Sci Program, LAM Comp Architecture & Microelect Lab, BR-21941 Rio De Janeiro, Brazil.
   [Nedjah, Nadia] Univ Estado Rio de Janeiro, Fac Engn, Dept Elect Engn & Telecommun, Rio De Janeiro, Brazil.
C3 Universidade Federal do Rio de Janeiro; Universidade Federal de Juiz de
   Fora; Universidade do Estado do Rio de Janeiro
RP Nery, AS (corresponding author), Univ Fed Rio de Janeiro, COPPE, Syst Engn & Comp Sci Program, LAM Comp Architecture & Microelect Lab, BR-21941 Rio De Janeiro, Brazil.
EM solon@cos.ufrj.br; nadia@eng.uerj.br; felipe@cos.ufrj.br
RI Nedjah, Nadia/AAE-7320-2019; França, Felipe/AAC-4302-2021; França,
   Felipe M.G./J-5910-2012; Nery, Alexandre/AAJ-7673-2020
OI França, Felipe/0000-0002-8980-6208; França, Felipe
   M.G./0000-0002-8980-6208; Nery, Alexandre/0000-0002-3199-4322; Nedjah,
   Nadia/0000-0002-1656-6397
FU FAPERJ (Fundacao de Amparo a Pesquisa do Estado do Rio de janeiro); CNPq
   (Conselho Nacional de Desenvolvimento Cientifico e Tecnologico)
FX The authors are grateful to FAPERJ (Fundacao de Amparo a Pesquisa do
   Estado do Rio de janeiro, http://www.faperj.br) and CNPq (Conselho
   Nacional de Desenvolvimento Cientifico e Tecnologico,
   http://www.cnpq.br) for their continuous financial support.
CR Amanatides John, 1987, P EUROGRAPHICS, P3
   [Anonymous], 2018, Real-Time Rendering
   Bingel F., 2009, CGI 09 COMPUTER GRAP, P109
   Cameron CB, 2007, PROCEEDINGS OF THE HPCMP USERS GROUP CONFERENCE 2007, P359
   Carr NathanA., 2002, P ACM SIGGRAPHEUROGR, P37
   CHRISTEN M, 2005, THESIS U APPL SCI BA
   Friedrich H., 2006, Proceedings of the ACM SIGGRAPH Symposium on Videogames, P41
   Fujimoto A., 1988, ARTS, P148
   Glassner A. S., 1989, INTRO RAY TRACING
   Govindaraju V, 2008, INT SYMP MICROARCH, P176, DOI 10.1109/MICRO.2008.4771789
   Havran V., 2000, TECHNICAL REPORT
   Hurley J., 2005, INTEL TECHNOLOGY J, V9, P99
   Hwu W.-m, 2016, Programming Massively Parallel Processors: A Hands-On Approach
   Kalojanov J., 2009, Proceedings of the 1st ACM conference on High Performance Graphics - HPG '09 (New York, New York, USA, 2009), P23
   Nery A. S., 2009, International Journal of High Performance Systems Architecture, V2, P26, DOI 10.1504/IJHPSA.2009.030096
   Nery AS, 2010, IEEE LAT AMER SYMP, P77, DOI 10.1109/LASCAS.2010.7410224
   Nery AS, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P211, DOI 10.1109/DSD.2009.190
   NIELS T, 2005, THESIS U AARHUS
   Nvidia, 2010, WHIT NVID GF100
   Owens JD, 2007, COMPUT GRAPH FORUM, V26, P80, DOI 10.1111/j.1467-8659.2007.01012.x
   PHONG BT, 1975, COMMUN ACM, V18, P311, DOI 10.1145/360825.360839
   Purcell TimothyJ., 2005, ACM SIGGRAPH Courses, P268
   Ralovich K., 2007, CESCG 07, P6
   S.C.G. Laboratory, 2009, STANF 3D SCANN REP
   Schmittler Jorg., 2004, Proc. of the ACM SIGGRAPH/EUROGRAPHICS Conference on Graphics Hardware (HWWS), P95
   Shirley P., 2000, RAY OBJECT INTERSECT
   Slusallek P., 2005, SIGGRAPH 05, P18
   Suffern K., 2007, Ray tracing from the ground up
   Szirmay-Kalos L., 2002, PROC 18 SPRING C COM, P97
   Todman T, 2001, P 9 ANN IEEE S FIELD, P300
   Wald I, 2001, SPRING EUROGRAP, P277
   Wald I, 2006, ACM T GRAPHIC, V25, P485, DOI 10.1145/1141911.1141913
   WHITTED T, 1980, COMMUN ACM, V23, P343, DOI 10.1145/358876.358882
   Woop S, 2005, ACM T GRAPHIC, V24, P434, DOI 10.1145/1073204.1073211
   Xilinx, 2009, FAST SIMPL LINK V2 1
   Xilinx, 2008, FLOAT POINT OP V5 0
   Xilinx, 2009, XPS UARTL
   Xilinx, 2008, MICR PROC REF GUID
   Yang J, 2010, INT J ELECTRON, V97, P1193, DOI 10.1080/00207217.2010.512018
NR 39
TC 2
Z9 4
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2013
VL 59
IS 3
BP 176
EP 185
DI 10.1016/j.sysarc.2011.03.004
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 143SW
UT WOS:000318889500007
DA 2024-07-18
ER

PT J
AU Chen, M
   Wang, XR
   Qi, HR
   Shankar, M
AF Chen, Ming
   Wang, Xiaorui
   Qi, Hairong
   Shankar, Mallikarjun
TI Adaptive response time control for metadata matching in information
   dissemination systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Information dissemination; Response time; Feedback control; Metadata
   matching; Adaptive control; Real-time systems
AB Information dissemination is of increasing importance to our society. Existing work mainly focuses on delivering information from sources to sinks in a timely manner based on established subscriptions, with the assumption that those subscriptions are persistent. However, the bottleneck of many information dissemination systems is actually the matching process to continuously reevaluate such subscriptions between numerous sources and numerous sinks, in response to dynamically varying information attributes at runtime. In this paper, we propose an adaptive control architecture to meet the response time constraints on metadata matching in an example information dissemination system. Our adaptive controller features a rigorous design based on well-established control theory for guaranteed control accuracy and system stability. Furthermore, our controller can adapt to changes in the system model without reconfiguration and profiling. Empirical results on a physical testbed demonstrate that our controller has more accurate control and improved system quality of service than both an open-loop solution and a typical heuristic solution. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Wang, Xiaorui] Ohio State Univ, Columbus, OH 43210 USA.
   [Chen, Ming; Qi, Hairong] Univ Tennessee, Knoxville, TN 37996 USA.
   [Shankar, Mallikarjun] Oak Ridge Natl Lab, Oak Ridge, TN 37830 USA.
C3 University System of Ohio; Ohio State University; University of
   Tennessee System; University of Tennessee Knoxville; United States
   Department of Energy (DOE); Oak Ridge National Laboratory
RP Wang, XR (corresponding author), Ohio State Univ, Columbus, OH 43210 USA.
EM xwang@ece.osu.edu
RI Wang, Xiaorui/L-2774-2016; Shankar, Mallikarjun/N-4400-2015
OI Shankar, Mallikarjun/0000-0001-5289-7460
FU NSF [CNS-0845390, CNS- 0720663]; Department of Homeland Security;
   Laboratory Directed Research and Development Program of Oak Ridge
   National Laboratory [DE-AC05-00OR22725]
FX This research is supported in part by NSF under Grants CNS-0845390 and
   CNS- 0720663 and by a subcontract from the Department of Homeland
   Security-sponsored Southeast Region Research Initiative (SERRI) at the
   National Nuclear Security Administration's Y-12 National Security
   Complex, and by the Laboratory Directed Research and Development Program
   of Oak Ridge National Laboratory under Contract No. DE-AC05-00OR22725.
   We would also like to thank Dieter Gawlick at Oracle Corporation for his
   help with the INFOD system.
CR ABDELZAHER TF, 2003, IEEE CONTROL SYSTEMS, V23
   Abeni L., 2002, 23 IEEE INT REAL TIM
   Ahmed QN, 2000, REAL-TIME SYST, V19, P209, DOI 10.1023/A:1008139127442
   Amirijoo M, 2006, IEEE T COMPUT, V55, P304, DOI 10.1109/TC.2006.45
   Amirijoo M., 2007, 2 IEEE WORKSH FEEDB
   [Anonymous], 2008, RUL MAN EXPR FILT DE
   Chen M., 2008, 14 IEEE INT C EMB RE
   Chung YC, 2005, INT CON DISTR COMP S, P739, DOI 10.1109/ICDCS.2005.80
   Diao Y., 2006, 26 INT C DISTR COMP
   Fernandez J, 2004, MOBILE NETW APPL, V9, P491, DOI 10.1023/B:MONE.0000034703.41393.aa
   Fogel S., 2007, ORACLE DATABASE ADM
   Franklin GF, 1997, DIGITAL CONTROL DYNA, V3rd
   Gustafsson T., 2004, 19 ANN ACM S APPL CO
   Hansson T. Gustafsson. J., 2004, 10 IEEE REAL TIM EMB
   Haritsa J.R., 1993, VLDB J, V2, P117
   Hayes-Roth F., 2006, MIL COMM C MILCOM 20
   Hellerstein Joseph L, 2004, Feedback control of computing systems
   Hu C.-L., 2007, IEEE 21 INT C ADV IN
   *INFOD WG, 2007, INF DISS GRID ENV BA
   Ioannou P. A., 1996, ROBUST ADAPTIVE CONT, V1
   Kang KD, 2004, IEEE T KNOWL DATA EN, V16, P1200, DOI 10.1109/TKDE.2004.61
   Kostic D, 2008, ACM T COMPUT SYST, V26, DOI 10.1145/1328671.1328674
   lamnitchi A., 2005, P 4 HIGH PERF DISTR
   Lefurgy C., 2007, 4 IEEE INT C AUT COM
   Lu CY, 2002, REAL-TIME SYST, V23, P85, DOI 10.1023/A:1015398403337
   LU Y, 2002, 10 INT WORKSH QUAL S
   Ming Chen, 2011, IEEE Transactions on Network and Service Management, V8, P26, DOI 10.1109/TNSM.2011.012111.00004
   Park S.-M., 2009, 9 IEEE ACM INT S CLU
   Ranganathan P., 2006, 33 INT S COMP ARCH I
   RAPHAELY D, 2007, ORACLE DATABASE PL S
   SKADRON K, 2002, 8 INT S HIGH PERF CO
   Verhaegen M., 2007, Filtering and system identification: a least squares approach
   Voulgaris S., 2006, 5 INT WORKSH PEER TO
   Wang X., 2008, 14 INT S HIGH PERF C
   Xu JL, 2006, IEEE T PARALL DISTR, V17, P3, DOI 10.1109/TPDS.2006.14
   ZHANG R, 2002, 22 INT C DISTR COMP
NR 36
TC 0
Z9 0
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2012
VL 58
IS 10
BP 412
EP 425
DI 10.1016/j.sysarc.2012.08.003
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 052CK
UT WOS:000312175100003
DA 2024-07-18
ER

PT J
AU Bayar, S
   Yurdakul, A
AF Bayar, Salih
   Yurdakul, Arda
TI A dynamically reconfigurable communication architecture for multicore
   embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; Runtime reconfiguration; Partial reconfiguration; Dynamic
   reconfiguration; Birstream compression; Multiprocessor; NoC;
   Interconnect
ID NETWORK; SUPPORT
AB To deal with the communication bottleneck of multiprocessor systems, several communication architectures have been proposed in the last decade. Yet, none of them has demonstrated the performance of the direct connections between two communicating units. In this paper, we propose dynamically reconfigurable point-to-point (DRP2P) interconnects for setting up direct connection between two communicating units before the communication starts. DRP2P is neither point-to-point (P2P) nor Network-on-Chip (NoC); it stands between these two on-chip communication architectures. It is as fast as P2P and as scalable as NoC. Instead of using routers like in NoC, we utilize partial reconfiguration ability of FPGAs for routing data packets. Furthermore, DRP2P can work both on regular and irregular topologies. The only drawback of our approach is the reconfiguration latency. This drawback is completely hidden when the reconfiguration of the communication links is achieved during the computation times of the cores. DRP2P solves the scalability issue of P2P by setting up on-demand communication-specific links between cores. So, the occupied area and the total power consumption of communication architecture can be reduced significantly. We designed an on-chip self-reconfiguration core, c(2)PCAP so as to achieve DRP2P interconnects as fast as possible. The c(2)PCAP core is designed for Xilinx FPGAs and can partially reconfigure the FPGA at the highest rate proposed by the manufacturer (e.g. up to 400 MB/s for Virtex-4). (C) 2012 Elsevier B.V. All rights reserved.
C1 [Bayar, Salih; Yurdakul, Arda] Bogazici Univ, TR-34342 Istanbul, Turkey.
C3 Bogazici University
RP Bayar, S (corresponding author), Bogazici Univ, PK 2, TR-34342 Istanbul, Turkey.
EM salih.bayar@boun.edu.tr; yurdakul@boun.edu.tr
RI Yurdakul, Arda/E-6236-2013; yurdakul, arda/AAA-1106-2020
OI yurdakul, arda/0000-0001-7132-0042; Bayar, Salih/0000-0002-4600-1880
FU Scientific and Technological Research Council of Turkey, TUBITAK
   [104E038]; Bogazici University [5582, 6346]; State Planning Organization
   of Turkey, (OPT) [2007K120610]
FX This work is fully supported by The Scientific and Technological
   Research Council of Turkey, TUBITAK (Project No.: 104E038), Bogazici
   University Scientific Research Projects (Project No.: 5582 and 6346) and
   State Planning Organization of Turkey, (OPT) under the TAM Project,
   Grant No. 2007K120610.
CR Ahmad A, 2010, J SYST ARCHITECT, V56, P305, DOI 10.1016/j.sysarc.2010.02.001
   [Anonymous], 2006, Tech. rep.
   [Anonymous], 2007, NOCEM NETWORK CHIP E
   Bayar Salih, 2011, 6 INT WORKSH REC COM, P1
   Bayar Salih, 2008, PRIME2008 JUN
   Bayar Salih, 2008, HIPEAC2008 JAN
   Bhandari S., 2010, INDIAN J SCI TECHNOL, V3, P365
   Bobda C., 2005, P INT C FIELD PROGR, P153
   Bruneel K, 2009, DES AUT TEST EUROPE, P964
   Chen W., ICESS2008
   Claus C, 2008, I C FIELD PROG LOGIC, P534
   Dandalis A, 2005, IEEE T VLSI SYST, V13, P1394, DOI 10.1109/TVLSI.2005.862721
   Demiroz B., 2010, MULTIPROG JAN 24
   Duhem Francois, 2011, ARC 2011
   Edwards M, 2003, J SYST ARCHITECT, V49, P267, DOI 10.1016/S1383-7621(03)00068-7
   Giefers H., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P223, DOI 10.1109/FPL.2010.52
   Gonzalez I, 2007, IEEE MICRO, V27, P49, DOI 10.1109/MM.2007.72
   Gu H., CISP 08 MAY 27 30
   Hilton C, 2006, IEE P-COMPUT DIG T, V153, P181, DOI 10.1049/ip-cdt:20050175
   Hollis S. J., 2010, Proceedings of the 2010 International Symposium on Electronic System Design (ISED 2010), P14, DOI 10.1109/ISED.2010.12
   Hu JC, 2006, IEEE T COMPUT AID D, V25, P2919, DOI 10.1109/TCAD.2006.882474
   Hubner M., 2004, SBCCI 04 SEPT
   Hubner Michael, 2010, IPDPS 10
   Hur JY, 2008, INT J ELECTRON, V95, P725, DOI 10.1080/00207210801924586
   Khan J, 2009, EURASIP J EMBED SYST, DOI 10.1155/2009/175043
   Kistler M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.49
   Koch D., 2004, CF 04 APR
   Koch D., 2007, ICFPT 07 DEC
   Koch Dirk, 2010, FPT 10 DEC
   Li Z., 2001, FCCM01 29 APR 2 MAY
   Liu Ming, 2009, P INT C FIELD PROGR
   Ma J.L., 2010, INT C COMP INF TECHN, P0
   Mehdipour F., 2006, P 20 INT S PAR DISTR, P1
   Modarressi M, 2011, IEEE T VLSI SYST, V19, P2010, DOI 10.1109/TVLSI.2010.2066586
   Modarressi M, 2010, IEEE T COMPUT AID D, V29, P855, DOI 10.1109/TCAD.2010.2048402
   Moller L., SBCCI06 AUG 6
   Murali Srinivasan., 2006, P C DESIGN AUTOMATIO, P118
   Ogras UY, 2005, IEEE IC CAD, P246, DOI 10.1109/ICCAD.2005.1560072
   Paulsson K., 2007, FPL 07 AUG
   Paulsson K., 2008, ISVLSI 08 APR
   Paulsson Katarina, 2007, RECOSOC2007 MONTP FR
   Raghuraman K.P., 2005, VLSID05 KOLK IND JAN
   Rullmann M., IPDPS 2007
   Schelle Graham, 2006, P 2 WORKSH ARCH RES, P1
   Sellers B., 2009, FPL 09 CZECH REP AUG
   Silva ML, 2006, J SYST ARCHITECT, V52, P709, DOI 10.1016/j.sysarc.2006.04.004
   Stefan R., 2008, FPL 08 SEPT
   Stensgaard Mikkel B., 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P55, DOI 10.1109/NOCS.2008.4492725
   Stepien P., 2006, FPL 06 MADR SPAIN AU
   Vancayseele R., 2011, REC COMM CENTR SYST, P1
   WELSH DJA, 1967, COMPUT J, V10, P85, DOI 10.1093/comjnl/10.1.85
NR 51
TC 4
Z9 5
U1 3
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2012
VL 58
IS 3-4
BP 140
EP 159
DI 10.1016/j.sysarc.2012.02.003
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 945OY
UT WOS:000304287100004
DA 2024-07-18
ER

PT J
AU Silva, ML
   Ferreira, JC
AF Silva, Miguel L.
   Ferreira, Joao Canas
TI Run-time generation of partial FPGA configurations
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reconfigurable computing; Run-time reconfiguration; Run-time bitstream
   generation; Adaptive embedded systems
ID MODULES
AB This paper presents and evaluates a method of generating partial bitstreams at run-time for dynamic reconfiguration of sections of an FPGA. The method is intended for use in adaptive embedded systems that employ run-time reconfiguration to achieve high flexibility and performance. The proposed approach combines partial bitstreams of coarse-grained components to produce a new partial bitstream implementing a given circuit netlist. Topological sorting of the netlist is used to determine the initial positions of individual components, whose placement is then improved by simulated annealing. Connection routing is done by a breadth-first search of the reconfigurable area based on a simplified resource model of the reconfigurable fabric. The desired partial bitstream is constructed by merging together the default bitstream of the reconfigurable area, the relocated partial bitstreams of the components, and the configurations of the switch matrices used for routing. The approach is embodied in a code library that applications can use to create new bitstreams at run-time. For the members of a set of 29 benchmarks (both synthetic and application-derived) having between five and 41 components, the complete process of bitstream generation takes between 8 s and 35 s when running on an embedded PowerPC 405 microprocessor clocked at 300 MHz. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Silva, Miguel L.; Ferreira, Joao Canas] Univ Porto, Fac Engn, INESC Porto, P-4200465 Oporto, Portugal.
C3 INESC TEC; Universidade do Porto
RP Silva, ML (corresponding author), Univ Porto, Fac Engn, INESC Porto, R Dr Roberto Frias, P-4200465 Oporto, Portugal.
EM mlms@fe.up.pt; jcf@fe.up.pt
RI Ferreira, Joao C./B-9589-2008; Ferreira, Joao/HNP-5121-2023; ferreira,
   joao/JJE-8433-2023
OI Ferreira, Joao C./0000-0001-7471-3888; 
FU Foundation for Science and Technology (FCT), Portugal
   [SFRH/BD/17029/2004, PTDC/EEA-ELC/69394/2006]; Fundação para a Ciência e
   a Tecnologia [SFRH/BD/17029/2004, PTDC/EEA-ELC/69394/2006] Funding
   Source: FCT
FX Funded by Grant SFRH/BD/17029/2004 from Foundation for Science and
   Technology (FCT), Portugal.; The authors thank C. Ababei for providing
   some of the benchmarks used in Section 7. Work was partially supported
   by research contract PTDC/EEA-ELC/69394/2006 from the Foundation for
   Science and Technology (FCT), Portugal.
CR Ababei C, 2006, INT J EMBED SYST, V2, P86, DOI 10.1504/IJES.2006.010167
   [Anonymous], VIRT 2 PRO VIRT 2 PR
   [Anonymous], P INT C FIELD PROGR
   Becker J, 2006, INT FED INFO PROC, V200, P119
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Bruneel K, 2008, I C FIELD PROG LOGIC, P360
   Claus C, 2010, LECT NOTES COMPUT SC, V5992, P55, DOI 10.1007/978-3-642-12133-3_8
   De Bosschere K, 2007, LECT NOTES COMPUT SC, V4050, P5, DOI 10.1007/978-3-540-71528-3_2
   Ferrandi F, 2006, 2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P33
   Gause J, 2004, IEE P-COMPUT DIG T, V151, P313, DOI 10.1049/ip-cdt:20040530
   Horta EL, 2002, DES AUT CON, P343, DOI 10.1109/DAC.2002.1012647
   Hsiung P.-A., 2009, RECONFIGURABLE SYSTE
   Huebner M, 2004, SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P28
   Jamin Islam, 2008, 2008 Canadian Conference on Electrical and Computer Engineering - CCECE, P001693, DOI 10.1109/CCECE.2008.4564832
   Kalte H., 2006, PROC 3 C COMPUTING F, P403
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Kumar S., 2000, FPGA'00. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P126, DOI 10.1145/329166.329193
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lübbers E, 2010, DYNAMICALLY RECONFIGURABLE SYSTEMS: ARCHITECTURES, DESIGN METHODS AND APPLICATIONS, P269, DOI 10.1007/978-90-481-3485-4_13
   Lysaght P., P INT C FIELD PROGR, P1
   Lysecky R, 2004, DES AUT CON, P954, DOI 10.1145/996566.996819
   Manet P, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/367860
   MULPURI C., 2001, P FPGA, P29
   Paulsson K., INT C FIELD PROGR LO, P415
   Pérez O, 2007, J UNIVERS COMPUT SCI, V13, P349
   Robertson Ian., 2004, ACM T EMBED COMPUT S, V3, P257
   Sankar Y., 1999, FPGA'99. AGM/SIGDA International Symposium on Field Programmable Gate Arrays, P157, DOI 10.1145/296399.296449
   Silva ML, 2007, IET COMPUT DIGIT TEC, V1, P461, DOI 10.1049/iet-cdt:20060056
   Silva Miguel L., 2008, 2008 International Conference on Field Programmable Logic and Applications (FPL), P367, DOI 10.1109/FPL.2008.4629965
   Silva ML, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P80, DOI 10.1109/DSD.2010.14
   Surís J, 2008, I C FIELD PROG LOGIC, P125, DOI 10.1109/FPL.2008.4629919
   Taghavi T., 2004, P 2004 INT S PHYS DE, P148
   Tan H, 2008, IEEE T VLSI SYST, V16, P504, DOI 10.1109/TVLSI.2008.917551
   Wang G, 2007, IEEE T COMPUT AID D, V26, P1010, DOI 10.1109/TCAD.2006.885829
   Wirthlin MJ, 1998, IEEE T VLSI SYST, V6, P247, DOI 10.1109/92.678880
   Xilinx, 2007, VIRT 2 PLATF FPGA US
   Xilinx, 2004, VIRT SER CONF ARCH U
NR 37
TC 1
Z9 1
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2012
VL 58
IS 1
BP 24
EP 37
DI 10.1016/j.sysarc.2011.10.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888FD
UT WOS:000299988300003
DA 2024-07-18
ER

PT J
AU Vanegas, M
   Tomasi, M
   Díaz, J
   Ros, E
AF Vanegas, M.
   Tomasi, M.
   Diaz, J.
   Ros, E.
TI Multi-port abstraction layer for FPGA intensive memory exploitation
   applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Memory-control unit; FPGA; Video processing; Hardware design; Real-time
   processing
ID ARCHITECTURE; SYSTEM
AB We describe an efficient, high-level abstraction, multi-port memory-control unit (MCU) capable of providing data at maximum throughput. This MCU has been developed to take full advantage of FPGA parallelism. Multiple parallel processing entities are possible in modern FPGA devices, but this parallelism is lost when they try to access external memories. To address the problem of multiple entities accessing shared data we propose an architecture with multiple abstract access ports (AAPs) to access one external memory. Bearing in mind that hardware designs in FPGA technology are generally slower than memory chips, it is feasible to build a memory access scheduler by using a suitable arbitration scheme based on a fast memory controller with AAPs running at slower frequencies. In this way, multiple processing units connected through the AAPs can make memory transactions at their slower frequencies and the memory access scheduler can serve all these transactions at the same time by taking full advantage of the memory bandwidth. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Vanegas, M.; Tomasi, M.; Diaz, J.; Ros, E.] Univ Granada, Dept Comp Architecture & Technol, E-18071 Granada, Spain.
   [Vanegas, M.] Pontificia Bolivariana Univ, Microelect Grp, Medellin, Colombia.
C3 University of Granada; Universidad Pontificia Bolivariana
RP Vanegas, M (corresponding author), Univ Granada, Dept Comp Architecture & Technol, E-18071 Granada, Spain.
EM mvanegas@atc.ugr.es; mtomasi@atc.ugr.es; jdiaz@atc.ugr.es;
   eduardo@atc.ugr.es
RI Ros, Eduardo/B-1107-2012; Diaz, Javier/C-2387-2012
OI Ros, Eduardo/0000-0001-6613-5256; Vanegas, Mauricio/0000-0002-1370-2437;
   Diaz, Javier/0000-0002-1849-8068
FU Programme Albetaan; European Union [E06D101749CO, IST-016276-2]; Spanish
   Grant DINAM-VISION [DPI2007-61683]
FX This work has been supported by the Programme Al beta an, the European
   Union Programme of High Level Scholarships for Latin America,
   scholarship No. E06D101749CO, EU research project DRIVSCO
   (IST-016276-2), and Spanish Grants DINAM-VISION (DPI2007-61683), RECVIS
   (TIN2008-06893-C03-02), P06-TIC-02007 and TIC-3873. The authors thank
   their English colleague A. L. Tate for revising their English text.
CR Ang SS, 2008, J REAL-TIME IMAGE PR, V3, P289, DOI 10.1007/s11554-008-0082-0
   Anguita M, 2009, IEEE T CIRC SYST VID, V19, P1475, DOI 10.1109/TCSVT.2009.2026821
   [Anonymous], 2015, Photogrammetric Engineering Remote Sensing, DOI [DOI 10.1080/10671188.1967.10616517, 10.14358/PERS.81.2.103, DOI 10.14358/PERS.81.2.103]
   [Anonymous], 2005, Open systemc initiative, IEEE 1666 LRM
   CARR S, 1994, COMPILER OPTIMIZATIO, DOI DOI 10.1145/195470.195557
   CASSEL M, 1944, IOLTS 06, P139, DOI DOI 10.1109/I0LTS.2006.32
   *CEL CO, 2003, HAND C LANG REF MAN
   COBOS P, 2001, VIS INT P V12001 14, P32
   Díaz J, 2006, IEEE T CIRC SYST VID, V16, P274, DOI 10.1109/TCSVT.2005.861947
   Díaz J, 2008, COMPUT VIS IMAGE UND, V112, P262, DOI 10.1016/j.cviu.2008.05.006
   Díaz J, 2007, BIOSYSTEMS, V87, P314, DOI 10.1016/j.biosystems.2006.09.028
   FLEET DJ, 1991, CVGIP-IMAG UNDERSTAN, V53, P198, DOI 10.1016/1049-9660(91)90027-M
   GUZIK Z, 1944, BEAM PHASE INTENSITY
   Heithecker S, 2003, SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, P322, DOI 10.1109/SIPS.2003.1235690
   Jacobs JJ, 2007, J AM ACAD ORTHOP SUR, V15, P1
   KUON I, 1992, FPGA 06, P21, DOI DOI 10.1145/1117201.1117205
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   LIU Q, 2007, 15 ANN IEEE S FIELD, P251, DOI DOI 10.1109/FCCM.2007.18
   NISHIHARA HK, 1984, PRISM A PRACTICAL RE
   Ortigosa EM, 2006, MICROPROCESS MICROSY, V30, P435, DOI 10.1016/j.micpro.2006.03.004
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   Papadimitriou DV, 1996, IEEE T IMAGE PROCESS, V5, P672, DOI 10.1109/83.491345
   PAUWELS K, 2006, BRIT MACH VIS C BMVC, P397
   PHALKE V, 1995, SIGMETRIC 95 PERFORM, P291, DOI DOI 10.1145/223587.223620
   Ranganathan P, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P214, DOI [10.1145/342001.339685, 10.1109/ISCA.2000.854392]
   SOHI GS, 1991, SIGOPS OPER SYST REV, V25, P53, DOI DOI 10.1145/106974.106980
   Stallings W., 2005, COMPUTER ORG ARCHITE, V7th
   SUTAONE M, 2008, PERFORM EVALUATION, P287, DOI DOI 10.1049/CP:20080199
   Wolberg G, 1994, Digital image warping
   *XIL INC, 2000, SYNTH SIM DES GUID E
   *XIL INC, 2007, XIL DAT VIRT 4 FAM F
   1981, CATAPULT C SYNTHESIS
   1999, OPEN CORES COMMUNITY
   2001, MITRION SDK 202 MITR
   2008, AGILITY DESIGN SOLUT
   2006, 7 SOLUTION SL SEVENS
   SYSTEM GENERATOR REA
NR 37
TC 12
Z9 12
U1 0
U2 6
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2010
VL 56
IS 9
BP 442
EP 451
DI 10.1016/j.sysarc.2010.05.007
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 651JG
UT WOS:000281923400004
DA 2024-07-18
ER

PT J
AU Brunelli, C
   Garzia, F
   Rossi, D
   Nurmi, J
AF Brunelli, Claudio
   Garzia, Fabio
   Rossi, Davide
   Nurmi, Jari
TI A coarse-grain reconfigurable architecture for multimedia applications
   supporting subword and floating-point calculations
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE VHDL; Coarse-grain; Reconfigurable; Subword; Floating-point
AB Signal processors exploiting ASIC acceleration suffer from sky-rocketing manufacturing costs and long design cycles. FPGA-based systems provide a programmable alternative for exploiting computation parallelism, but the flexibility they provide is not as high as in processor-oriented architectures: HDL or C-to-HDL flows still require specific expertise and a hardware knowledge background. On the other hand, the large size of the configuration bitstream and the inherent complexity of FPGA devices make their dynamic reconfiguration not a very viable approach. Coarse-grained reconfigurable architectures (CGRAs) are an appealing solution but they pose implementation problems and tend to be application specific. This paper presents a scalable CGRA which eases the implementation of algorithms on field programmable gate array (FPGA) platforms. This design option is based on two levels of programmability: it takes advantage of performance and reliability provided by state-of-the-art FPGA technology, and at the same time it provides the user with flexibility, performance and ease of reconfiguration typical of standard CGRAs. The basic cell template provides advanced features such as sub-word SIMD integer and floating-point computation capabilities, as well as saturating arithmetic. Multiple reconfiguration contexts and partial run-time reconfiguration capabilities are provided, tackling this way the problem of high reconfiguration overhead typical of FPGAs. Selected instances of the proposed architecture have been implemented on an Altera Stratix II EP2S180 FPGA. On this system, we mapped some common DSP, image processing, 3D graphics and audio compression algorithms in order to validate our approach and to demonstrate its effectiveness by benchmarking the benefits achieved. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Brunelli, Claudio; Garzia, Fabio; Nurmi, Jari] Tampere Univ Technol, Dept Comp Syst, FIN-33101 Tampere, Finland.
   [Brunelli, Claudio] Nokia Res Ctr, Helsinki 00180, Finland.
   [Rossi, Davide] Univ Bologna, ARCES Labs, I-40136 Bologna, Italy.
C3 Tampere University; Nokia Corporation; Nokia Finland; Siemens AG; Nokia
   Siemens Networks; University of Bologna
RP Brunelli, C (corresponding author), Tampere Univ Technol, Dept Comp Syst, POB 553, FIN-33101 Tampere, Finland.
EM claudio.brunelli@tut.fi; fabio.garzia@tut.fi; drossi@deis.unibo.it;
   jari.nurmi@tut.fi
RI Nurmi, Jari/A-1839-2008
OI Nurmi, Jari/0000-0003-2169-4606; ROSSI, DAVIDE/0000-0002-0651-5393
FU Nokia Foundation; GETA (Graduate School in Electronics,
   Telecommunications ands Automation)
FX This work has been partially supported by Nokia Foundation and GETA
   (Graduate School in Electronics, Telecommunications ands Automation),
   which are gratefully acknowledged. The authors would also like to thank
   the anonymous reviewers of this manuscript for their comments and
   feedback.
CR ALSTON I, 2002, ELECTR COMMUN, P165
   BECKER J, 2007, DYNAMIC RECONFIGURAT
   BECKER J, 2003, P DES AUT TEST EUR C
   BRUNELLI C, 2008, THESIS
   Brunelli C, 2008, J REAL-TIME IMAGE PR, V3, P21, DOI 10.1007/s11554-008-0071-3
   Brunner L, 2006, INT J WEB SERV RES, V3, P1, DOI 10.4018/jwsr.2006100101
   Cong J., 2005, IEEE COMPUT, V10, P3
   GARZIA F, 2008, P 15 REC ARCH WORKSH, P1
   Hartenstein R, 1998, P SOC PHOTO-OPT INS, V3526, P150, DOI 10.1117/12.327029
   HARTENSTEIN R, 2001, 3 WORKSH EN TECHN SY
   HUBNER M, 2005, P 19 IEEE INT PAR SY, pA149
   JEONG CH, 1999, COST PERFORMANCE TRA, P104
   Jo M, 2007, IEEE INT SOC CONF, P127
   JO MW, 2008, INT SOC DES C NOV, P29
   SHUKLA S, 2006, IEEE P 2006 EM VLSI
   SINGH H, 1998, P NATO S SYST CONC I
   Vassiliadis S., 2004, IEEE T COMPUTERS, V53
   [No title captured]
NR 18
TC 7
Z9 8
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2010
VL 56
IS 1
BP 38
EP 47
DI 10.1016/j.sysarc.2009.11.003
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 558YF
UT WOS:000274784100004
DA 2024-07-18
ER

PT J
AU Kim, CH
   Kwon, S
   Hong, CP
AF Kim, Chang Hoon
   Kwon, Soonhak
   Hong, Chun Pyo
TI FPGA implementation of high performance elliptic curve cryptographic
   processor over <i>GF</i>(2<SUP>163</SUP>)
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Elliptic curve cryptosystem; Gaussian normal basis; Finite field; VLSI
ID GF(2(M)); MULTIPLICATION
AB In this paper, we propose a high performance elliptic curve cryptographic processor over GF(2(163)), one of the five binary fields recommended by National Institute of Standards and Technology (NIST) for Elliptic Curve Digital Signature Algorithm (ECDSA). The proposed architecture is based on the Lopez-Dahab elliptic curve point multiplication algorithm and uses Gaussian normal basis for GF(2(161)) field arithmetic. To achieve high throughput rates, we design two new word-level arithmetic units over GF(2(163)) and derive parallelized elliptic curve point doubling and point addition algorithms with uniform addressing based on the Lopez-Dahab method. We implement our design using Xilinx XC4VLX80 FPGA device which uses 24,263 slices and has a maximum frequency of 143 MHz. Our design is roughly 4.8 times faster with two times increased hardware complexity compared with the previous hardware implementation proposed by Shu et al. Therefore, the proposed elliptic curve cryptographic processor is well suited to elliptic curve cryptosystems requiring high throughput rates such as network processors and web servers. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Hong, Chun Pyo] Daegu Univ, Sch Comp & Commun Engn, Jinryang 712714, Kyungsan, South Korea.
   [Kim, Chang Hoon] Daegu Univ, Sch Comp & Informat Technol, Jinryang 712714, Kyungsan, South Korea.
   [Kwon, Soonhak] Sungkyunkwan Univ, Dept Math, Suwon 440746, South Korea.
C3 Daegu University; Daegu University; Sungkyunkwan University (SKKU)
RP Hong, CP (corresponding author), Daegu Univ, Sch Comp & Commun Engn, Jinryang 712714, Kyungsan, South Korea.
EM kimch@daegu.ac.kr; shkwon@skku.edu; cphong@daegu.ac.kr
FU Daegu University Research
FX This research was supported by the Daegu University Research Grant,
   2005.
CR [Anonymous], 1999, Recommended Elliptic Curves for Federal Government Use (1999)
   [Anonymous], 2000, 1363 IEEE
   Ansari B., 2006, 200601 CACR
   Benaissa M, 2006, IEEE T VLSI SYST, V14, P659, DOI 10.1109/TVLSI.2006.878235
   Chen G, 2007, IEEE T CIRCUITS-II, V54, P412, DOI 10.1109/TCSII.2006.889459
   DANESHBEH AK, 2004, IEEE S INF TECHN COD, V2, P588
   Eberle H, 2003, IEEE INT CONF ASAP, P444, DOI 10.1109/ASAP.2003.1212867
   GRABBE C, 2003, REC ARCH WORKSH RAW
   Gura N, 2002, LECT NOTES COMPUT SC, V2523, P349
   Hankerson D, 2001, LECT NOTES COMPUT SC, V1965, P1
   ITOH T, 1988, INFORM COMPUT, V78, P171, DOI 10.1016/0890-5401(88)90024-7
   Järvinen K, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P303, DOI 10.1109/FPT.2004.1393285
   KOBLITZ N, 1987, MATH COMPUT, V48, P203, DOI 10.1090/S0025-5718-1987-0866109-5
   Kwon S, 2004, LECT NOTES COMPUT SC, V3156, P76
   López J, 1999, LECT NOTES COMPUT SC, V1717, P316
   McIvor CJ, 2006, IEEE T CIRCUITS-I, V53, P1946, DOI 10.1109/TCSI.2006.880184
   Menezes A.J., 1993, APPL FINITE FIELDS
   MILLER VS, 1986, LECT NOTES COMPUT SC, V218, P417, DOI 10.1007/3-540-39799-x_31
   MONTGOMERY PL, 1987, MATH COMPUT, V48, P243, DOI 10.1090/S0025-5718-1987-0866113-7
   Orlando G, 2001, LECT NOTES COMPUT SC, V1965, P41
   ROSING M, 1999, IMPLEMENTING ELLIPTI
   SAQIB NA, 2004, PARALLEL DISTRIBUTED
   Satoh A, 2003, IEEE T COMPUT, V52, P449, DOI 10.1109/TC.2003.1190586
   SHU C, 2005, FPT 2005, V1965, P309
NR 24
TC 37
Z9 38
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2008
VL 54
IS 10
BP 893
EP 900
DI 10.1016/j.sysarc.2008.03.005
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 358IW
UT WOS:000259911400001
DA 2024-07-18
ER

PT J
AU Gök, M
AF Gok, Mustafa
TI Enhanced-functionality multipliers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE computer arithmetic; integer multipliers; truncated multipliers;
   low-power
ID LOW-POWER; HIGH-SPEED
AB High-speed arithmetic units in modern processors are expected to support multiplication operations with integers, fractions, and floating-point numbers. This paper presents hardware designs that can perform three modes of multiplication: (1) A double-width multiplication that returns a 2n-bit product. (2) A single-width integer multiplication that returns the n least-significant product bits and an overflow signal. (3) A truncated-fractional multiplication that returns the n most-significant product bits. The presented multipliers achieve up to 50% reduced power dissipation in integer and truncated-fractional multiplication modes of operation. For 16-bit or greater operand sizes the enhanced-functionality multiplier (EFM) designs use less than 10% more hardware compared to the conventional multipliers. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Gok, Mustafa] Cukurova Univ, Dept Elect & Elect Engn, TR-01330 Adana, Turkey.
C3 Cukurova University
RP Gök, M (corresponding author), Cukurova Univ, Dept Elect & Elect Engn, TR-01330 Adana, Turkey.
EM musgok@cu.edu.tr
RI Gök, Mustafa/ABA-4519-2020
OI Gök, Mustafa/0000-0002-1893-5440
CR AbuKhater IS, 1996, IEEE J SOLID-ST CIRC, V31, P1535, DOI 10.1109/4.540066
   *ANAL DEV, 2005, 8200081001 AN DEV
   BICKERSTAFF KC, 1995, J VLSI SIGNAL PROC, V9, P181, DOI 10.1007/BF02407084
   Dadda L., 1965, Alta Freq, V34, P349
   DEANGEL D, 1996, WORKSH VLSI SIGN PRO, V9, P199
   DEANGEL E, 1997, APPL SPECIFIC PROCES, P91
   DRESCHER GFW, 1997, P IEEE ICAASP 97 MUN, P631
   DRESCHER W, 1997, P IEEE ICSPAT 97 SAN, P1815
   ENRIQUEZ A, 1991, P IEEE 1991 NAT AER, V1, P77
   Garria J, 2002, 2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, P63, DOI 10.1109/SIPS.2002.1049686
   Gok M, 2001, CONF REC ASILOMAR C, P1661, DOI 10.1109/ACSSC.2001.987767
   GOK M, 2004, WASP04, P27
   Gok M, 2006, IEEE T COMPUT, V55, P1062, DOI 10.1109/TC.2006.126
   HENNESSY JL, 1996, COMPUTER ARCHITECTUR, pA1
   Hsiao SF, 1998, ELECTRON LETT, V34, P341, DOI 10.1049/el:19980306
   *IBM MICR DIV, 2000, POW PC MICR FAM PROG
   Iwamura J., 1983, Microelectronics Journal, V14, P49, DOI 10.1016/S0026-2692(83)80084-6
   Jou SJ, 1997, IEEE J SOLID-ST CIRC, V32, P114, DOI 10.1109/4.553190
   King EJ, 1998, CONF REC ASILOMAR C, P1178, DOI 10.1109/ACSSC.1997.679090
   Krithivasan S, 2004, IEEE COMP SOC ANN, P273, DOI 10.1109/ISVLSI.2004.1339554
   Lapsley P., 1997, DSP PROCESSOR FUNDAM
   Lemonds C., 1994, Proceedings of the International Workshop on Low Power Design, P139
   LIM YC, 1992, IEEE T COMPUT, V41, P1333, DOI 10.1109/12.166611
   Mahant-Shetti SS, 1999, IEEE T VLSI SYST, V7, P121, DOI 10.1109/92.748208
   *MATHWORKS, 2007, FIX POINT TOOLB 2 US
   Pirsch P., 1998, ARCHITECTURES DIGITA
   SAKUTA T, 1995, IEEE S LOW POW EL, P36, DOI DOI 10.1109/LPE.1995.482454
   Schlett M, 1998, COMPUTER, V31, P44, DOI 10.1109/2.707616
   Schulte MJ, 1999, IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, P61, DOI 10.1109/LPD.1999.750404
   Schulte MJ, 2000, IEEE T COMPUT, V49, P681, DOI 10.1109/12.863038
   SCHULTE MJ, 1993, WORKSH VLSI SIGN PRO, V6, P388
   STINE JE, 1998, P 32 AS C SIGN SYST, V1, P218
   SWARTZLANDERJR EE, 1999, C REC 33 AS C SIGN S, V2, P1480
   *SYN, 2000, POW COMP REF MAN V20
   TAYLOR G, 2005, P IEEE CUST INT CIRC
   *TEX INSTR, 2006, TMS320C67X C67 DSP
   WALTERS EG, 2002, THESIS LEHIGH U
   WALTERS EG, 2001, P SPIE ADV SIGN PROC, V5559, P40
   Wires KE, 2001, PR IEEE COMP DESIGN, P497, DOI 10.1109/ICCD.2001.955074
   WIRES KE, 1999, 33 AS C SIGN SYST CO, P1215
NR 40
TC 0
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2008
VL 54
IS 8
BP 742
EP 756
DI 10.1016/j.sysarc.2008.01.003
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 346EZ
UT WOS:000259052700002
DA 2024-07-18
ER

PT J
AU Cho, DH
   Lee, KY
   Choi, SL
   Chung, YD
   Kim, MH
   Lee, YJ
AF Cho, Dae Hyun
   Lee, Ki Yong
   Choi, Seung Lak
   Chung, Yon Dohn
   Kim, Myoung Ho
   Lee, Yoon Joon
TI A request distribution method for clustered VOD servers considering
   buffer sharing effects
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE request distribution; buffering; clustered VOD system; multimedia system
AB The clustering of multiple video servers is a popular architecture for huge VOD systems. In a clustered VOD system, user requests are distributed among the video servers by the dispatcher. Each video server consists of independent disks and a local buffer memory. The buffer mechanism is recognized helpful to the improvement of the disk performance. However, its effects have not been effectively utilized so far for the request distribution strategies of the clustered VOD system. In this work, we investigate the effects of buffer sharing on the throughput of the clustered VOD system. And, based on the results, we propose a request distribution method for the clustered VOD system, where the buffer sharing effects are utilized for improving the system's throughput. By experiments, we evaluate the performance of the proposed method compared with the conventional request distribution methods. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Cho, Dae Hyun; Lee, Ki Yong; Choi, Seung Lak; Kim, Myoung Ho; Lee, Yoon Joon] Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon 305701, South Korea.
   [Chung, Yon Dohn] Korea Univ, Dept Comp Sci & Engn, Seoul 136713, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST); Korea
   University
RP Cho, DH (corresponding author), Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon 305701, South Korea.
EM dhcho@dbserver.kaist.ac.kr; kylee@dbserver.kaist.ac.kr;
   slchoi@dbserver.kaist.ac.kr; ydchung@korea.ac.kr;
   mhkim@dbserver.kaist.ac.kr; yjlee@dbserver.kaist.ac.kr
RI Lee, Yoon Joon/C-1881-2011; Lee, Ki Yong/AAE-6048-2020; Kim, Myoung
   Ho/C-1997-2011
CR Aron M., 2000, P USENIX 2000 ANN TE
   Chekuri C, 2000, PROCEEDINGS OF THE ELEVENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P213
   Chou CF, 2002, MULTIMED TOOLS APPL, V17, P181, DOI 10.1023/A:1015776903524
   DAN A, 1996, P SPIES C MULT COMP, P344
   Dukes J., 2002, P MICR RES SUMM WORK
   DWIGHT J, 1995, 1 U BRIT COL DEP COM
   KAMATH M, 1995, P 4 INT C DAT SYST A, P79
   PAI VS, 1998, P 8 ACM C ARCH SUPP
   SHEN K, 2002, THESIS UCSB
   SHI W, 1997, ACM SIGMETRICS PERFO, V25, P13
   SHI WF, 1998, THESIS USC
   SHMOYS DB, 1993, MATH PROGRAM, V62, P461, DOI 10.1007/BF01585178
   Tsao SL, 1999, J VIS COMMUN IMAGE R, V10, P197, DOI 10.1006/jvci.1999.0420
   VENKATASUBRAMAN.N, 1997, P INT C DISTR COMP S, P31
   WU D, 2001, IEEE T CIRCUITS SYST, V11, P1
   Zhou XB, 2002, PROC INT CONF PARAL, P547, DOI 10.1109/ICPP.2002.1040912
NR 16
TC 3
Z9 3
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 335
EP 346
DI 10.1016/j.sysarc.2007.08.001
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400022
DA 2024-07-18
ER

PT J
AU Ciric, V
   Milentijevic, I
AF Ciric, Vladimir
   Milentijevic, Ivan
TI Configurable folded array for FIR filtering
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE semi-systolic arrays; FIR filtering; configurable filtering; bit-plane;
   folding technique; deblocking filter
AB The synthesis of configurable bit-plane processing array for FIR filtering is described in this paper. Possibilities for configuration are explored and encompassed by application of folding technique. The proposed folded architecture supports on-the-fly configuration of number of taps and coefficient length. This is achieved by dynamic operations mapping on the different hardware units in array structure. Dynamic operations mapping, involved in application of folding technique, allows recognition of user defined parameters, such as number of coefficients and coefficient length on implemented array size. The architecture provides flexible computations and offers the possibility of increasing the folded system throughput, by reducing the number of operations performed oil a single functional unit, at cost of decreasing the coefficient number or length. Effects of folding technique application to architecture configuration capabilities are presented. The configurable folded FIR filter synthesis process is presented in detail. The obtained folded system architecture is described by block diagram, DFG, functional block diagram and the data flow diagram. The method of operation and operations mapping oil the processing units are described. The algorithms for data reordering are given. With the aim to illustrate the functionality, configuration capabilities, and "trade-offs" relating to occupation of the chip resources and achieved throughputs of synthesized folded architecture, we present results of FPGA prototyping. The proposed configurable folded array is used for H.264/AVC deblocking filter implementation with extremely low-gate count that is achieved at the cost of time, but the design meets the requirement for real-time deblocking in mobile embedded computing platforms. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Ciric, Vladimir; Milentijevic, Ivan] Univ Nis, Fac Elect Engn, Dept Comp Sci, Nish 18000, Serbia.
C3 University of Nis
RP Ciric, V (corresponding author), Univ Nis, Fac Elect Engn, Dept Comp Sci, Nish 18000, Serbia.
EM vciric@elfak.ni.ac.yu
CR Corsonello P, 2000, IEEE T VLSI SYST, V8, P614, DOI 10.1109/92.894167
   HAWLEY RA, 1996, IEEE J SOLID STATE C, V31
   HUANG Y, 2003, P ICME BALT MAR US J, P692
   *JVT, 2006, JVT SOFTW JM 10 2
   Lin R, 2001, IEEE T VLSI SYST, V9, P261, DOI 10.1109/92.924037
   LIN YC, 1991, INT J ELECTRON, V70, P729, DOI 10.1080/00207219108921323
   List P, 2003, IEEE T CIRC SYST VID, V13, P614, DOI 10.1109/TCSVT.2003.815175
   Milentijevic I, 2002, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P45, DOI 10.1109/DSD.2002.1115350
   MILENTIJEVIC I, FACTA U SER ELECT EN, V15, P451
   MILENTIJEVIC I, 2002, FOLDED SEMI SYSTOLIC, V10, P235
   Milentijevic IZ, 1996, MICROELECTRON J, V27, P559, DOI 10.1016/0026-2692(95)00115-8
   NOLL T, 1986, P WORKSH SYST ARCH O, P103
   PARHI KK, 2000, VLSI DIGITAL SIGNAL
   Paulson LD, 2003, COMPUTER, V36, P9, DOI 10.1109/MC.2003.1231185
   REUVER D, 1992, IEEE J SOLID-ST CIRC, V27, P1121, DOI 10.1109/4.142613
   RICHARDSON I, 2003, MPEG 4 VIDEO COMPRES
   Sheng B, 2004, IEEE IMAGE PROC, P665
   YU Z, 2004, INT C SIGN PROC SEPT, V2, P1173
NR 18
TC 6
Z9 7
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 177
EP 196
DI 10.1016/j.sysarc.2007.05.001
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400013
DA 2024-07-18
ER

PT J
AU Seo, E
   Park, S
   Kim, J
   Lee, J
AF Seo, Euiseong
   Park, Seonyeong
   Kim, Jinsoo
   Lee, Joonwon
TI TSB: A DVS algorithm with quick response for general purpose operating
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE dynamic voltage scaling; DVS algorithm; low-power techniques; general
   purpose operating system
AB DVS is becoming an essential feature of state-of-the-art mobile processors. Interval-based DVS algorithms are widely employed in general purpose operating systems thanks to their simplicity and transparency. Such algorithms have a few problems, however, such as delayed response, prediction inaccuracies, and underestimation of the performance demand. In this paper we propose TSB (time slice based), a new DVS algorithm that takes advantage of the high transition speeds available in state-of-the-art processors. TSB adjusts processor performance at every context switch in order to match the performance demand of the next scheduled task. The performance demand of a task is predicted by analyzing its usage pattern in the previous time slice. TSB was evaluated and compared to other interval-based power management algorithms oil the Linux kernel. The results show that TSB achieved similar or better energy efficiency compared to existing interval-based algorithms. In addition, TSB dramatically reduced the side effect of prolonging short-term execution times. For a task requiring 50 ins to run without a DVS algorithm, TSB prolonged the execution time by only 6% compared to results of 136% for CPUSpeed and 20% for Ondemand. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Seo, Euiseong; Park, Seonyeong; Kim, Jinsoo; Lee, Joonwon] Korea Adv Inst Sci & Technol, Dept EECS, Taejon 305701, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST)
RP Seo, E (corresponding author), Korea Adv Inst Sci & Technol, Dept EECS, Taejon 305701, South Korea.
EM ses@calab.kaist.ac.kr
RI Seo, Euiseong/F-6212-2010
CR Bray T., BONNIE
   Burd TD, 2000, IEEE J SOLID-ST CIRC, V35, P1571, DOI 10.1109/4.881202
   Choi K, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P4, DOI 10.1109/DATE.2004.1268819
   Flautner K, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P105, DOI 10.1145/1060289.1060300
   Gochman S., 2003, INTEL TECHNOLOGY J, V07, P21
   Grunwald D, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE FOURTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P73
   Lorch JR, 2003, PROCEEDINGS OF MOBISYS 2003, P215, DOI 10.1145/1066116.1189044
   *MICR CORP, MICR WIND NAT PROCE
   Miyoshi Akihiko., 2002, ICS 02, P35
   Mun KY, 2004, LECT NOTES COMPUT SC, V3189, P160
   Pallipadi V., ENHANCED INTEL SPEED
   Pallipadi V., 2006, Proceedings of the Linux Symposium, V2, P215
   Pering T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P76, DOI 10.1109/LPE.1998.708159
   Pillai Padmanabhan., 2001, P 18 ACM S OPERATING, P89, DOI DOI 10.1145/502034.502044
   THOMPSON C, CPUSPEED
   Weiser M., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P13
   Yuan W., 2003, PROC ACM S OPERATING, P149
NR 17
TC 9
Z9 10
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 1
EP 14
DI 10.1016/j.sysarc.2007.03.006
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400002
DA 2024-07-18
ER

PT J
AU Ascia, G
   Catania, V
   Di Nuovo, AG
   Palesi, M
   Patti, D
AF Ascia, Giuseppe
   Catania, Vincenzo
   Di Nuovo, Alessandro G.
   Palesi, Maurizio
   Patti, Davide
TI Efficient design space exploration for application specific
   systems-on-a-chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Computer Systems - Architectures,
   Modeling and Simulation
CY JUL 16-19, 2007
CL Samos, GREECE
SP IEEE Circuits & Syst Soc, IEEE Germany Chap Solid State Circuits Soc, IEEE
DE design space exploration; multi-objective optimization; embedded system
   design; very long instruction word processor; fuzzy estimation;
   evolutionary computation
ID LEVEL EXPLORATION; GENETIC APPROACH
AB A reduction in the time-to-market has led to widespread use of pre-designed parametric architectural solutions known as system-on-a-chip (SoC) platforms. A system designer has to configure the platform in such a way as to optimize it for the execution of a specific application. Very frequently, however, the space of possible configurations that can be mapped onto a SoC platform is huge and the computational effort needed to evaluate a single system configuration can be very costly. In this paper we propose an approach which tackles the problem of design space exploration (DSE) in both of the fronts of the reduction of the number of system configurations to be simulated and the reduction of the time required to evaluate (i.e., simulate) a system configuration. More precisely, we propose the use of Multi-objective Evolutionary Algorithms as optimization technique and Fuzzy Systems for the estimation of the performance indexes to be optimized. The proposed approach is applied on a highly parameterized SoC platform based on a parameterized VLIW processor and a parameterized memory hierarchy for the optimization of performance and power dissipation. The approach is evaluated in terms of both accuracy and efficiency and compared with several established DSE approaches. The results obtained for a set of multimedia applications show an improvement in both accuracy and exploration time. (C) 2007 Elsevier B.V. All rights reserved.
C1 Univ Catania, Dipartimento Ingn Informat & Telecomunicaz, I-95125 Catania, Italy.
C3 University of Catania
RP Di Nuovo, AG (corresponding author), Univ Catania, Dipartimento Ingn Informat & Telecomunicaz, Viale A Doria 6, I-95125 Catania, Italy.
EM gascia@diit.unict.it; vcatania@diit.unict.it; adinuovo@diit.unict.it;
   mpalesi@diit.unict.it; dpatti@diit.unict.it
RI Di Nuovo, Alessandro/F-5659-2011; Patti, Davide/AAT-2883-2020; Palesi,
   Maurizio/ISB-0068-2023
OI Di Nuovo, Alessandro/0000-0003-2677-2650; Patti,
   Davide/0000-0003-0874-7793; Palesi, Maurizio/0000-0003-3129-0664
CR ABRAHAM SG, 2000, HPL200098
   Alpert C.J., 1995, VLSI J, V19, P1
   [Anonymous], 5 ACM PHYS DES WORKS
   Ascia G, 2005, IEEE T COMPUT AID D, V24, P635, DOI 10.1109/TCAD.2005.844118
   Ascia G, 2004, IEEE T EVOLUT COMPUT, V8, P329, DOI 10.1109/TEVC.2004.826389
   Ascia G, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P177, DOI 10.1109/HSC.2001.924671
   Ascia G., 2003, First Workshop on Embedded Systems for Real-Time Multimedia, P65
   ASCIA G, 2002, SYSTEM CHIP REALTIME
   Eeckhout L, 2003, IEEE MICRO, V23, P26, DOI 10.1109/MM.2003.1240210
   EYERMAN S, 2006, DATE
   Fisher J. A., 1983, 10th Annual International Conference on Computer Architecture Conference Proceedings, P140, DOI 10.1145/800046.801649
   Fornaciari W, 2002, DES AUTOM EMBED SYST, V7, P7, DOI 10.1023/A:1019791213967
   Fornaciari W, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P260, DOI 10.1109/HSC.2001.924686
   Ghosh A, 2004, ACM T DES AUTOMAT EL, V9, P419, DOI 10.1145/1027084.1027086
   Givargis T, 2002, IEEE T VLSI SYST, V10, P416, DOI 10.1109/TVLSI.2002.807764
   HEKSTRA G, 1999, INT C COMP DES AUST, P599
   Jiang YM, 1997, PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P135, DOI 10.1109/CICC.1997.606601
   Knowles J., 2006, TIK REPORT, V214, P327
   KOMMU V, 1993, EURO-DAC 93 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL 93 : PROCEEDINGS, P300
   Lienig J, 1993, EVOL COMPUT, V1, P293
   MAZUMDER P, 1999, LAYOUT TEST AUTOMATI
   NEEMA S, 2002, ISIS02301 VAND U NAS
   PATTI D, 2003, EPIC EXPL
   Saab DG, 1996, IEEE T COMPUT AID D, V15, P1278, DOI 10.1109/43.541447
   SHAHOOKAR K, 1990, IEEE T COMPUT AID D, V9, P500, DOI 10.1109/43.55180
   Szymanek R, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P318, DOI 10.1109/DATE.2004.1268867
   TAKAGI T, 1985, IEEE T SYST MAN CYB, V15, P116, DOI 10.1109/TSMC.1985.6313399
   Vahid F, 2001, COMPUTER, V34, P112, DOI 10.1109/2.901171
   WANG LX, 1992, IEEE T SYST MAN CYB, V22, P1414, DOI 10.1109/21.199466
   Zeng XJ, 2005, IEEE T FUZZY SYST, V13, P659, DOI 10.1109/TFUZZ.2005.856559
   Zitzler E, 1999, IEEE T EVOLUT COMPUT, V3, P257, DOI 10.1109/4235.797969
   Zitzler E, 2003, IEEE T EVOLUT COMPUT, V7, P117, DOI 10.1109/TEVC.2003.810758
   Zitzler E., 2001, TIK-Report, V103, P1
   INFRASTRUCTURE RES I
NR 34
TC 70
Z9 79
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2007
VL 53
IS 10
SI SI
BP 733
EP 750
DI 10.1016/j.sysarc.2007.01.004
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 198DT
UT WOS:000248607900006
DA 2024-07-18
ER

PT J
AU Hollmann, J
   Ardö, A
   Stenström, P
AF Hollmann, Jochen
   Ardoe, Anders
   Stenstroem, Per
TI Effectiveness of caching in a distributed digital library system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE H.3 information storage and retrieval; H.3.7 digital libraries; document
   caching; performance
AB Today independent publishers are offering digital libraries with fulltext archives. In an attempt to provide a single user-interface to a large set of archives, the studied Article-Database-Service offers a consolidated interface to a geographically distributed set of archives. While this approach offers a tremendous functional advantage to a user, the fulltext download delays caused by the network and queuing in servers make the user-perceived interactive performance poor.
   This paper studies how effective caching of articles at the client level can be achieved as well as at intermediate points as manifested by gateways that implement the interfaces to the many fulltext archives. A central research question in this approach is: What is the nature of locality in the user access stream to such a digital library? Based on access logs that drive the simulations, it is shown that client-side caching can result in a 20% hit rate. Even at the gateway level temporal locality is observable, but published replacement algorithms are unable to exploit this temporal locality. Additionally, spatial locality can be exploited by considering loading into cache all articles in an issue, volume, or journal, if a single article is accessed. But our experiments showed that improvement introduced a lot of overhead. Finally, it is shown that the reason for this cache behavior is the long time distance between re-accesses, which makes caching quite unfeasible. (c) 2006 Elsevier B.V. All rights reserved.
C1 Chalmers Univ Technol, Dept Comp Engn, S-41296 Gothenburg, Sweden.
   Tech Knowledge Ctr Denmark, Lyngby 2800, Denmark.
C3 Chalmers University of Technology
RP Hollmann, J (corresponding author), Google Norway AS, Beddingen 10, N-7014 Trondheim, Norway.
EM joho@ce.chalmers.se; anders@it.lth.se; pers@ce.chalmers.se
CR ARDO A, 1998, LECT NOTES COMPUTER, V1513, P641
   Arlitt M, 2000, PERFORM EVALUATION, V39, P149, DOI 10.1016/S0166-5316(99)00062-0
   Breslau L, 1999, IEEE INFOCOM SER, P126, DOI 10.1109/INFCOM.1999.749260
   Busari M, 2001, NINTH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, PROCEEDINGS, P379, DOI 10.1109/MASCOT.2001.948890
   Cao P, 1997, PROCEEDINGS OF THE USENIX SYMPOSIUM ON INTERNET TECHNOLOGIES AND SYSTEMS, P193
   Cheng K, 2000, P INT COMP SOFTW APP, V24, P48, DOI 10.1109/CMPSAC.2000.884690
   DENNING EGC, 1973, OPERATING SYSTEMS TH
   Denning PJ, 1996, ACM COMPUT SURV, V28, P213, DOI 10.1145/234313.234403
   DENNING PJ, 1970, COMPUT SURV, V2, P153
   EFFELSBERG W, 1984, ACM T DATABASE SYST, V9, P560, DOI 10.1145/1994.2022
   Hollmann J, 2003, LECT NOTES COMPUT SC, V2769, P276
   Hollmann J, 2002, P 16 INT PAR DISTR P, P221
   KAREDLA R, 1994, COMPUTER, V27, P38, DOI 10.1109/2.268884
   Nassi I., 1973, SIGPLAN Notices, V8, P12, DOI 10.1145/953349.953350
   O'Neil E. J., 1993, SIGMOD Record, V22, P297, DOI 10.1145/170036.170081
   O'Neil EJ, 1999, J ACM, V46, P92, DOI 10.1145/300515.300518
   Podlipnig S, 2003, ACM COMPUT SURV, V35, P374, DOI 10.1145/954339.954341
   ROBINSON JT, 1990, PERF E R SI, V18, P134, DOI 10.1145/98460.98523
   Sanderson M, 1999, J ADULT DEV, V6, P217, DOI 10.1023/A:1021436410939
   SMITH AJ, 1982, COMPUT SURV, V14, P473, DOI 10.1145/356887.356892
   [No title captured]
NR 21
TC 5
Z9 5
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2007
VL 53
IS 7
BP 403
EP 416
DI 10.1016/j.sysarc.2006.11.011
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 184NY
UT WOS:000247649900006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Yim, AKW
   Buyya, R
AF Yim, Alan Kin Wah
   Buyya, Rajkumar
TI Decentralized media streaming infrastructure (DeMSI): An adaptive and
   high-performance peer-to-peer content delivery network
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE content delivery networks; decentralised systems; media streaming;
   peer-to-peer computing
AB Hosting an on-demand media content streaming service has been a challenging task mainly because of the outrageously enormous network and server bandwidth required to deliver large amount of content data to users simultaneously. We propose an infrastructure that helps online media content providers offload their server and network resources for media streaming. Using application level resource diversity together with the peer-to-peer resource-sharing model is a feasible approach to decentralize the content storage, server and network bandwidth. Each subscriber is responsible for only a small fraction of such resources. Most importantly, the cost of maintaining the service can also be shared amongst subscribers, especially when the subscriber base is large. As a result, subscribers can be benefit from lower subscription cost. There have been a few solutions out there that focused only on sharing the load of network bandwidth by division of a streaming task to be carried out by multiple sources. However, existing solutions require that the content to be replicated in full and stored in each source, which is impractical for a subscriber as the owner of the storage resource that is of consumer capacity. Our solution focuses on the division of responsibility on both the network bandwidth and content storage such that each subscriber is responsible for only a small portion of the content. We propose a light-weighted candidate peer selection strategy based on avoidance of network congestion and an adaptive re-scheduling algorithm in order to enhance smoothness of the aggregated streaming rate perceived at the consumer side. Experiments show that the performance of our peer-selection strategy out performs the traditional strategy based on end-to-end streaming bandwidth. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Melbourne, GRIDS Lab, Dept Comp Sci & Software Engn, Melbourne, Vic 3053, Australia.
C3 University of Melbourne
RP Buyya, R (corresponding author), Univ Melbourne, GRIDS Lab, Dept Comp Sci & Software Engn, Melbourne, Vic 3053, Australia.
EM yim_alan@anigreetings.com; raj@csse.unimelb.edu.au
RI Buyya, Rajkumar/C-3424-2009
CR [Anonymous], 2003, WORKSH EC PEER PEER
   [Anonymous], 2003, 3448 RFC
   APOSTOLOPOULOS JG, 2004, IEEE COMMUNICATI AUG
   Berkes JemE., 2003, DECENTRALIZED PEER T
   BESTAVROS A, 2001, BUCS2001010 COMP SCI
   BOURAS, 2000, 20 IEEE INT C DISTR, P496
   BRAIN M, HOWSTUFFWORKS FILE S
   BYERS B, 1998, P ACM SIGCOMM 98 VAN, P56
   Calvert KL, 2001, IEEE J SEL AREA COMM, V19, P426, DOI 10.1109/49.917704
   Coates M., 2002, IEEE SIGNAL PROCESSI, V19
   Deshpande H., 2001, STREAMING LIVE MEDIA
   DING C, 2003, GRIDSTR20037 U MELB
   *DIX, 2003, STREM MED TRENDS FOR
   Guo Y., 2003, P 2003 IEEE INT C MU
   Gupta I., 2003, P 2 INT WORKSH PEER
   HEFEEDA M, 2003, ACM MULTIMEDIA 2003
   HUANG CM, 2004, P 2004 IEEE INT C MU
   Katabi D., 2001, MIT-LCS-TR- 828
   Lui SiuMan., 2002, ACM SIGecom Exchanges, V3, P25
   NGUYEN T, 2002, PACK VID WORKSH 2002
   NGUYEN T, 2003, INF 2003 IEEE
   OKAMOTO K, 2003, P INT C NEUR NETW
   *ON NETW INC, JAV FEC LIB V1 0 3
   PADMANABHAN V, 2002, P ACM INT WORKSH NET
   PADMANABHAN VN, 2003, INF 2003 IEEE
   Rowstron A., 2001, IFIP ACM INT C DISTR
   Rubenstein D., 2002, IEEE ACM T NETWORKIN, V10
   SAROIU S, 2002, INF 2002 IEEE
   Saroiu Stefan., 2002, MULTIMEDIA SYSTEMS J, V8
   Sen S., 2004, IEEE/ACM Transactions on Networking, V12
   Suh K., 2003, P 12 WORLD WID WEB C
   TEIXEIRA R, 2003, SEARCH PATH DIVERSIT
   TUTSCHKU K, 2004, LNCS, V3015
   *UCB LBNL VINT GRO, NETW SIM NS 2
   YOUNIS O, 2002, CSD02018 PURD U
   PEER TO PEER P2P KAZ
   MPEG 4 IND FORUM FAQ
   INTELLIDNS
NR 38
TC 5
Z9 8
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2006
VL 52
IS 12
BP 737
EP 772
DI 10.1016/j.sysarc.2006.05.001
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 114ZV
UT WOS:000242705100003
OA Green Published
DA 2024-07-18
ER

PT J
AU Lee, JH
   Park, GH
   Kim, SD
AF Lee, JH
   Park, GH
   Kim, SD
TI A new NAND-type flash memory package with smart buffer system for
   spatial and temporal localities
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE memory hierarchy; temporal locality; spatial locality; NAND-type flash
   memory
AB This research is to design a high performance NAND-type flash memory package with a smart buffer cache that enhances the exploitation of spatial and temporal locality. The proposed buffer structure in a NAND flash memory package, called as a smart buffer cache, consists of three parts, i.e., a fully-associative victim buffer with a small page size, a fully-associative spatial buffer with a large page size, and a dynamic fetching unit. This new NAND-type flash memory package can achieve dramatically higher performance and lower power consumption compared with any conventional NAND-type flash memory module. Our results show that the NAND flash memory package with a smart buffer cache can reduce the miss ratio by around 70% and the average memory access time by around 67%, over the conventional NAND flash memory configuration. Also, the average miss ratio and the average memory access time of the package module with smart buffer cache for a given buffer space (e.g., 3 KB) can achieve better performance than package modules with a conventional direct-mapped buffer with eight times (e.g., 32 KB) or than a fully-associative configuration with twice as much space (e.g., 8 KB). (C) 2004 Elsevier B.V. All rights reserved.
C1 Gyeongsang Natl Univ, ERI Dept Control Instrumentat Engn, Seoul, South Korea.
   Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
C3 Gyeongsang National University; Yonsei University
EM Leejh@gsnu.ac.kr; giho.park@samsung.com; sdkim@yonsei.ac.kr
CR [Anonymous], 2002, NAND FLASH MEM SMART
   BAKER M, 1992, P 5 INT C ARCH SUPP
   BALL T, 1994, ACM T PROGR LANG SYS, V16, P1319, DOI 10.1145/183432.183527
   CHANG LP, 2002, 8 IEEE REAL TIM EMB
   CHIANG ML, 1998, TRIIS98003
   Douglis F., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P25
   Jouppi N. P., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P364, DOI 10.1109/ISCA.1990.134547
   LEE C, 1997, MICRO 30, P330
   LORCH JR, 1998, IEEE PERSONAL COMPUT
   MARSH B, 1994, P 27 HAW INT C SYST
   Park C, 2003, PR IEEE COMP DESIGN, P474, DOI 10.1109/ICCD.2003.1240943
   Przybylski S., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P160, DOI 10.1109/ISCA.1990.134521
   SAISHO K, 2001, IPSJ, V42, P27
   *SAMS EL, 2001, MULT CHIP PACK MEMOR
   Sanchez FJ, 1997, 1997 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P261, DOI 10.1109/PACT.1997.644022
   *TOSH AM EL COMP, 2002, FLASH MEM
NR 16
TC 19
Z9 24
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2005
VL 51
IS 2
BP 111
EP 123
DI 10.1016/j.sysarc.2004.10.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 897VH
UT WOS:000227033100003
DA 2024-07-18
ER

PT J
AU Reinman, G
   Calder, B
AF Reinman, G
   Calder, B
TI Using a serial cache for energy efficient instruction fetching
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB The design of a high performance fetch architecture can be challenging due to poor interconnect scaling and energy concerns. Way prediction has been presented as one means of scaling the fetch engine to shorter cycle times, while providing energy efficient instruction cache accesses. However, way prediction requires additional complexity to handle mispredictions.
   In this paper, we examine a high-bandwidth fetch architecture augmented with an instruction cache way predictor. We compare the performance and energy efficiency of this architecture to both a serial access cache and a parallel access cache. Our results show that a serial fetch architecture achieves approximately the same energy reduction and performance as way prediction architectures, without the added structures and recovery complexity needed for way prediction. (C) 2004 Elsevier B.V. All rights reserved.
C1 Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
   Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
C3 University of California System; University of California Los Angeles;
   University of California System; University of California San Diego
RP Univ Calif Los Angeles, Dept Comp Sci, 4731 D Boelter Hall, Los Angeles, CA 90095 USA.
EM reinman@cs.ucia.edu
CR Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   BURGER D, 1997, CSTR971342 U WISC
   Calder B, 1996, SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P244, DOI 10.1109/HPCA.1996.501190
   CALDER B, 1995, ACM COMP AR, P287, DOI 10.1109/ISCA.1995.524569
   Chrysos GZ, 1998, CONF PROC INT SYMP C, P142, DOI 10.1109/ISCA.1998.694770
   Gwennap L., 1996, MICROPROCESSOR REPOR, V10
   Igehy Homan., 1998, Proceedings of the ACM SIGGRAPH/Eurographics workshop on Graphics Hardware, P133, DOI DOI 10.1145/285305.285321
   Inoue K., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P273, DOI 10.1109/LPE.1999.799456
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
   McCormack Joel., 1998, P ACM SIGGRAPH EUROG, P123
   MCFARLING S, 1993, TN36 W RES LAB DIG E
   Montanaro J., 1997, Digital Technical Journal, V9, P49
   Powell MD, 2001, INT SYMP MICROARCH, P54, DOI 10.1109/MICRO.2001.991105
   Reinman G, 1999, CONF PROC INT SYMP C, P234, DOI [10.1109/ISCA.1999.765954, 10.1145/307338.300999]
   Reinman G, 2001, IEEE T COMPUT, V50, P338, DOI 10.1109/12.919279
   REINMAN G, 2002, ISHPC 02, P146
   REINMAN G, CACTI VERSION 2 0
   Solomon B, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P4, DOI 10.1109/LPE.2001.945363
NR 18
TC 6
Z9 7
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2004
VL 50
IS 11
BP 675
EP 685
DI 10.1016/j.sysarc.2004.02.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 864JK
UT WOS:000224629600002
DA 2024-07-18
ER

PT J
AU Baek, S
   Rim, H
   Kim, S
AF Baek, S
   Rim, H
   Kim, S
TI Socket-based RR scheduling scheme for tightly coupled clusters providing
   single-name images
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE packet filtering; round-robin dispatching; web server cluster; ONE-IP;
   socket-based request dispatching
AB Server clusters for Internet services can yield both high performance and cost effectiveness, Contemporary approaches to cluster design must confront the tradeoff between dynamic load-balancing and efficiency when dispatching client requests to servers in the cluster. In this paper we describe a packet filtering-based RR scheduling scheme, intended to be an easily implemented scheme for hosting Internet services on a server cluster in a way transparent to clients. We take a non-centralized approach, in which client packets sent to the cluster's single IP address are broadcast to all of its servers. Packets requesting that a new TCP session be set up cause counters in each server to be incremented; if a server's counter matches its fixed unique ID, it takes charge of the session, else it ignores the packet. This yields a round-robin type algorithm. We describe this approach in detail, and present results of simulations that show it achieves higher performance (in terms of throughput and reliability) than similar approaches based on client-IP hashing and dispatcher-based RR. (C) 2003 Elsevier B.V. All rights reserved.
C1 Sogang Univ, Dept Comp Sci, Lab High Performance Comp Syst, Seoul 121742, South Korea.
   Busan Natl Univ Educ, Dept Comp Educ, Pusan 611736, South Korea.
C3 Sogang University
RP Baek, S (corresponding author), Sogang Univ, Dept Comp Sci, Lab High Performance Comp Syst, Sinsudong 1, Seoul 121742, South Korea.
EM jenesis@arqlab1.sogang.ac.kr
CR ANDERSON E, 1996, MAGICROUTER APPL FAS
   ARLITT M, 2000, HPL200043 INT MOB SY
   Arlitt MF, 1997, IEEE ACM T NETWORK, V5, P631, DOI 10.1109/90.649565
   Brisco T. P, 1995, RFC 1794
   Cardellini V, 1999, IEEE INTERNET COMPUT, V3, P28, DOI 10.1109/4236.769420
   *CISC SYST INC, LOC DIR DOC
   COLAJANNI M, 1997, 17 INT C DISTR COMP, P169
   Damani OP, 1997, COMPUT NETWORKS ISDN, V29, P1019, DOI 10.1016/S0169-7552(97)00030-5
   Hunt GDH, 1998, COMPUT NETWORKS ISDN, V30, P347, DOI 10.1016/S0169-7552(98)00088-9
   Iyengar A, 2000, IEEE INTERNET COMPUT, V4, P17, DOI 10.1109/4236.832942
   Kant K., 2000, ACM SIGMETRICS 2000
   ZHANG W, 2000, 22 OTT LIN S JUL
NR 12
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2004
VL 50
IS 6
BP 299
EP 308
DI 10.1016/j.sysarc.2003.08.010
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 830VC
UT WOS:000222151000001
DA 2024-07-18
ER

PT J
AU Masselos, K
   Pelkonen, A
   Cupak, M
   Blionas, S
AF Masselos, K
   Pelkonen, A
   Cupak, M
   Blionas, S
TI Realization of wireless multimedia communication systems on
   reconfigurable platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB Wireless multimedia communication systems become increasingly more computational intensive and demand for higher flexibility. The realization of these systems on reconfigurable hardware offers a good balance for these requirements. In this paper the suitability of commercially available reconfigurable hardware platforms for the target application domain is evaluated. Based on this evaluation a heterogeneous partly reconfigurable system-on-chip platform is identified as ideal implementation platform for the targeted systems. Systems from different target domains are analysed and different cases where the inclusion of reconfigurable hardware in their realizations would lead to improved quality in terms of implementation efficiency and flexibility are identified. Design methodology requirements for the realization of systems from the target application domain on the targeted platform are analysed and issues not covered by existing methodologies are identified. The principles of a methodology handling these open issues are described. Results from the prototyping of different systems are also presented and show the potentials of a reconfigurable hardware platform, which in the future will lead to reduced costs and increased flexibility of the wireless multimedia communication systems. (C) 2003 Elsevier B.V. All rights reserved.
C1 INTRACOM SA, Dev Programmes Dept, GR-19002 Athens, Greece.
   VTT Elect, FIN-90571 Oulu, Finland.
   IMEC, B-3001 Louvain, Belgium.
C3 VTT Technical Research Center Finland; IMEC
RP Masselos, K (corresponding author), INTRACOM SA, Dev Programmes Dept, 19,5km Markopoulou Ave,POB 68, GR-19002 Athens, Greece.
RI Blionas, Spyridon/AAM-3658-2021; Masselos, Kostantinos/X-1747-2019
OI Blionas, Spyridon/0000-0003-4108-3669; Masselos,
   Kostantinos/0000-0001-9311-4696
CR BECKER J, 2000, FPL 2000 VILL AUSTR
   BRODERSEN B, WIRELESS SYSTEM CHIP
   DEHON A, 1999, P 36 DES AUT C JUN
   *ETSI BROADB RAD A, 2000, HIPERLAN TYP 2 PHYS
   FORNACIARI W, 1998, IEEE T, V6
   *IEEE STD, 80211AD701999 IEE 11
   MAESTRE R, 2001, IEEE T VLSI SYST DEC
   Masselos K., 2002, IEEE WORKSH HET REC
   MIGNOLET JY, 2002, P INT C ENG REC SYST, P116
   PELKONEN A, 2003, P 10 REC ARCH WORKSH
   *SYST INC, TOND 1 BAS PROD BRIE
   THOMSON J, 2002, 2002 IEEE INT, V2, P92
   Tiwari  V., 1996, P 9 INT C VLSI DES J, P326
   Vanmeerbeeck G, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P30, DOI 10.1109/HSC.2001.924646
   Zhang H, 2000, IEEE J SOLID-ST CIRC, V35, P1697, DOI 10.1109/4.881217
NR 15
TC 5
Z9 5
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2003
VL 49
IS 4-6
BP 155
EP 175
DI 10.1016/S1383-7621(03)00069-9
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 738MH
UT WOS:000186292100004
DA 2024-07-18
ER

PT J
AU Liu, Z
   Jiang, CS
   Xu, CX
AF Liu, Zhen
   Jiang, Changsong
   Xu, Chunxiang
TI A portable blind cloud storage scheme against compromised servers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Password-protected cloud storage; Oblivious PRF; Password guessing
   attacks; Password-based authentication; Trusted execution environments
AB Applications (Apps) generate large amounts of data on users' storage-limited local devices. To alleviate the burden of local storage, users can outsource their App-generated data to a remote cloud server. Secure data outsourcing needs data portability and blindness. The former enables users to access data from multiple devices using a single password, and the latter ensures data privacy against unauthorized individuals. Portable blind cloud storage (PBCS) can satisfy both requirements. However, existing PBCS schemes are vulnerable to offline password guessing attacks (OPGA) if both the App server and the cloud server are compromised: an adversary can learn users' passwords from compromised registered information of users. In this paper, we propose a PBCS scheme called IPBCS that is secure against OPGA. In IPBCS, a user hardens her/his password with a secret key, which is stored in trusted execution environments (TEE). With the hardened password and a user-specific randomness, a token can be derived for user authentication. By adopting TEE to protect secret keys, IPBCS guarantees security against OPGA even if both servers are compromised. Moreover, IPBCS adopts a password-based authentication mechanism to support authentication over public channels. Security analysis and performance evaluation demonstrate that IPBCS is secure and efficient.
C1 [Liu, Zhen; Jiang, Changsong; Xu, Chunxiang] Univ Elect Sci & Technol China, Yangtze Delta Reg Inst Huzhou, Huzhou 313001, Peoples R China.
   [Liu, Zhen; Jiang, Changsong; Xu, Chunxiang] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
C3 University of Electronic Science & Technology of China; University of
   Electronic Science & Technology of China
RP Xu, CX (corresponding author), Univ Elect Sci & Technol China, Yangtze Delta Reg Inst Huzhou, Huzhou 313001, Peoples R China.
EM zhenliu_tommy@outlook.com; jiangchso@163.com; chxxu@uestc.edu.cn
OI Jiang, Changsong/0000-0002-6510-3380
FU National Natural Science Foundation of China [62272091, 61872060];
   National Key R&D Program of China [2017YFB0802000]
FX <B>Acknowledgments</B> This work was supported in part by the National
   Natural Science Foundation of China under Grant 62272091 and Grant
   61872060, and in part by the National Key R&D Program of China under
   Grant 2017YFB0802000.
CR A.S. Technology, 2023, Building a secure system using TrustZone technology
   Bagherzandi A, 2011, PROCEEDINGS OF THE 18TH ACM CONFERENCE ON COMPUTER & COMMUNICATIONS SECURITY (CCS 11), P433
   Bellare M, 2000, LECT NOTES COMPUT SC, V1976, P531
   Bellare M, 2015, LECT NOTES COMPUT SC, V9020, P308, DOI 10.1007/978-3-662-46447-2_14
   Chatel S, 2021, PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, P2111
   Chen L, 2022, PROCEEDINGS OF THE 31ST USENIX SECURITY SYMPOSIUM, P2353
   Everspaugh A, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P547
   Freedman IJ, 2005, LECT NOTES COMPUT SC, V3378, P303
   Guo Y., 2023, IEEE Trans. Serv. Comput.
   Han L., 2023, IEEE Trans. Inf. Forensics Secur.
   Jarecki Stanislaw, 2017, Applied Cryptography and Network Security. 15th International Conference, ACNS 2017. Proceedings: LNCS 10355, P39, DOI 10.1007/978-3-319-61204-1_3
   Jarecki S, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P379, DOI 10.1145/3319535.3363196
   Jarecki S, 2014, LECT NOTES COMPUT SC, V8874, P233, DOI 10.1007/978-3-662-45608-8_13
   Jarecki Stanislaw., 2016, P EUROS P, P276
   Jiang C., 2023, IEEE Trans. Cloud Comput.
   Jiang CS, 2023, J INF SECUR APPL, V78, DOI 10.1016/j.jisa.2023.103615
   Jiang CS, 2021, INFORM SCIENCES, V576, P288, DOI 10.1016/j.ins.2021.05.077
   Jiang Q, 2020, IEEE T VEH TECHNOL, V69, P9390, DOI 10.1109/TVT.2020.2971254
   Kaliski B., 2017, RFC 8018
   Lai RWF, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P1405
   Lai RWF, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P899
   Le T., 2023, P NDSS
   Li ZP, 2022, IEEE T DEPEND SECURE, V19, P1885, DOI 10.1109/TDSC.2020.3040776
   Li ZP, 2022, IEEE T SERV COMPUT, V15, P308, DOI 10.1109/TSC.2019.2939836
   McKeen F., 2016, HASP
   Peng YQ, 2020, SIGMOD'20: PROCEEDINGS OF THE 2020 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P637, DOI 10.1145/3318464.3380594
   Reijsbergen D., 2023, P USENIX SEC S
   Schneider J, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1192, DOI 10.1145/2976749.2978375
   Song M, 2023, IEEE Trans Dependable Secure Comput, P1
   Wang CY, 2023, IEEE T INF FOREN SEC, V18, P2961, DOI 10.1109/TIFS.2023.3272772
   Wang D, 2017, IEEE T INF FOREN SEC, V12, P2776, DOI 10.1109/TIFS.2017.2721359
   Wang D, 2016, LECT NOTES COMPUT SC, V9878, P111, DOI 10.1007/978-3-319-45744-4_6
   Zengpeng Li, 2019, Information Security and Cryptology. 14th International Conference, Inscrypt 2018. Revised Selected Papers: Lecture Notes in Computer Science (LNCS 11449), P138, DOI 10.1007/978-3-030-14234-6_8
NR 33
TC 0
Z9 0
U1 1
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2024
VL 146
AR 103037
DI 10.1016/j.sysarc.2023.103037
EA NOV 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CU2L1
UT WOS:001127684700001
DA 2024-07-18
ER

PT J
AU Karin, SY
   Aydin, H
   Zhu, DK
   Drager, S
   Anderson, M
AF Karin, Sina Yari
   Aydin, Hakan
   Zhu, Dakai
   Drager, Steven
   Anderson, Matthew
TI Impact of priority assignment on schedule-based attacks in real-time
   embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Schedule-based attacks; Fixed-priority task
   scheduling
ID SECURITY
AB In this paper, we investigate the impact of priority assignment on schedule-based attacks in fixed-priority real-time systems. Through the schedule-based attacks, attackers may manipulate the input and output buffers of victim tasks, cause instability, and/or steal hidden information. The success of those attacks highly depends on the proper positioning of the malicious task with respect to the victim tasks in the actual schedule. Firstly, we develop an optimal priority assignment algorithm that incorporates the user specified priority preferences that reflect task types (anterior task, posterior task, or victim task), while still meeting all the deadlines. Secondly, we propose a dynamic delaying algorithm to further reduce posterior schedule-based attacks at run-time. Finally, we derive and compare the performance of six attack-aware priority-assignment policies as well as their dynamic extensions through comprehensive simulations. Our results suggest that the well-known RMS algorithm can be easily outperformed in terms of reducing schedule-based attacks, by properly specifying the relative priorities of malicious, anterior, and posterior tasks through our optimal algorithm. In particular, the AMP assignment, which assigns the anterior, malicious, and posterior tasks execution priorities in decreasing order, is shown to offer rather robust and consistent performance even at high system utilizations. Our framework explicitly incorporates the logical execution time and attack effective window constraints to model schedule-based attacks in realistic manner.
C1 [Karin, Sina Yari; Aydin, Hakan] George Mason Univ, Fairfax, VA 22030 USA.
   [Zhu, Dakai] Univ Texas San Antonio, San Antonio, TX USA.
   [Drager, Steven; Anderson, Matthew] AF Res Lab, Rome, NY USA.
C3 George Mason University; University of Texas System; University of Texas
   at San Antonio (UTSA); United States Department of Defense; United
   States Air Force
RP Aydin, H (corresponding author), George Mason Univ, Fairfax, VA 22030 USA.
EM syarikar@gmu.edu; aydin@cs.gmu.edu; Dakai.Zhu@utsa.edu;
   steven.drager@us.af.mil; matthew.anderson.37@us.af.mil
RI Zhu, Dakai/L-8034-2015
FU Office of Research Computing at George Mason University; National
   Science Foundation [1625039, 2018631]
FX <B>Acknowledgments</B> This project was supported by resources provided
   by the Office of Research Computing at George Mason University and
   funded in part by grants from the National Science Foundation (Awards
   Number 1625039 and 2018631) .
CR Audsley N., 1991, Optimal priority assignment and feasibility of static priority tasks with arbitrary start times
   Audsley NC, 2001, INFORM PROCESS LETT, V79, P39, DOI 10.1016/S0020-0190(00)00165-4
   Baruah S., 2022, 2022 IEEE 25 INT S R, P1
   Baruah S, 2023, IEEE INT SYMP RT DIS, P32, DOI 10.1109/ISORC58943.2023.00016
   Begam R, 2016, J SYST ARCHITECT, V69, P1, DOI 10.1016/j.sysarc.2016.07.005
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Biondi A, 2018, IEEE REAL TIME, P240, DOI 10.1109/RTAS.2018.00032
   Burns A, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131347
   Chen C.-Y., 2020, Ph.D. dissertation
   Chen CY, 2019, Arxiv, DOI arXiv:1806.01393
   Chen CY, 2019, IEEE REAL TIME, P90, DOI [10.1109/HPCC/SmartCity/DSS.2019.00028, 10.1109/RTAS.2019.00016]
   Chen JY, 2023, ACM TRANS CYBER-PHYS, V7, DOI 10.1145/3565974
   Chen JY, 2021, IEEE REAL TIME, P14, DOI 10.1109/RTAS52030.2021.00010
   Cucinotta T, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P387, DOI 10.1109/RTAS.2008.16
   Davis R, 1995, IEEE REAL TIME, P100, DOI 10.1109/REAL.1995.495200
   Davis R.I., 2007, 28 IEEE INT REAL TIM
   Davis RI, 2009, REAL TIM SYST SYMP P, P398, DOI 10.1109/RTSS.2009.31
   Fürst S, 2016, I C DEPENDABLE SYST, P215, DOI 10.1109/DSN-W.2016.24
   Hasan M, 2023, IEEE INT SYMP RT DIS, P42, DOI 10.1109/ISORC58943.2023.00017
   Henzinger TA, 2001, ACM SIGPLAN NOTICES, V36, P64, DOI 10.1145/384196.384208
   Jafarnejadsani Hamidreza, 2017, 2017 IEEE 56th Annual Conference on Decision and Control (CDC), P6259, DOI 10.1109/CDC.2017.8264602
   Jiang W, 2023, IEEE T COMPUT, V72, P1652, DOI 10.1109/TC.2022.3218987
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kim J, 2016, IEEE DECIS CONTR P, P5956, DOI 10.1109/CDC.2016.7799183
   Kruger K., 2018, 30 EUR C REAL TIM SY, V106
   LEHOCZKY J, 1989, REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P166
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 2000, Real-Time Systems
   Liu S., 2020, IEEE Access, V8
   Maxim D., 2011, RTNS, P129
   Mo YL, 2009, ANN ALLERTON CONF, P911, DOI 10.1109/ALLERTON.2009.5394956
   Mohan S, 2014, EUROMICRO, P129, DOI 10.1109/ECRTS.2014.28
   Nasri M, 2019, IEEE REAL TIME, P103, DOI 10.1109/RTAS.2019.00017
   Nathuji R, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P237
   Pellizzoni R, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P271, DOI 10.1109/RTAS.2015.7108450
   Ren J., 2023, IEEE Trans. Netw. Sci. Eng., P1
   Roy A, 2021, SUSTAIN COMPUT-INFOR, V29, DOI 10.1016/j.suscom.2020.100474
   Smith R. S., 2011, IFAC Proc. Volumes, V44, P90
   Stigge M, 2013, REAL TIM SYST SYMP P, P340, DOI 10.1109/RTSS.2013.41
   Teixeira A, 2015, AUTOMATICA, V51, P135, DOI 10.1016/j.automatica.2014.10.067
   Teixeira A, 2012, HICONS 12: PROCEEDINGS OF THE 1ST ACM INTERNATIONAL CONFERENCE ON HIGH CONFIDENCE NETWORKED SYSTEMS, P55
   Tsafrir D., 2007, SS 07 P 16 USENIX SE
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Xie T, 2006, IEEE T COMPUT, V55, P864, DOI 10.1109/TC.2006.110
   Yoon MK, 2022, I C DEPEND SYS NETWO, P453, DOI 10.1109/DSN53405.2022.00052
   Yoon MK, 2016, IEEE REAL TIME
   Yue Ma, 2012, 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA), P379, DOI 10.1109/ISPA.2012.56
   Zhou JL, 2020, IEEE T SERV COMPUT, V13, P745, DOI 10.1109/TSC.2019.2963301
   Zhu DK, 2022, REAL TIM SYST SYMP P, P487, DOI 10.1109/RTSS55097.2022.00048
NR 49
TC 0
Z9 0
U1 1
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2023
VL 145
AR 103021
DI 10.1016/j.sysarc.2023.103021
EA NOV 2023
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA Z0XN9
UT WOS:001109399500001
DA 2024-07-18
ER

PT J
AU Suhag, D
   Jha, V
AF Suhag, Deepika
   Jha, Vivekanand
TI A comprehensive survey on mobile crowdsensing systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mobile Crowdsensing; Task Allocation; Incentive Mechanism; Differential
   Privacy; Cryptography; Blockchain; Edge Computing; Edge Intelligence
ID INCENTIVE MECHANISM DESIGN; PRESERVING TRUTH DISCOVERY; TASK ALLOCATION;
   PRIVACY; QUALITY; FRAMEWORK; MANAGEMENT; AWARENESS; NETWORKS; COVERAGE
AB In recent times, Mobile Crowdsensing (MCS) has garnered considerable attention and emerged as a promising sensing paradigm. The MCS approach leverages the capabilities of intelligent devices and human intelligence to collect and sense data. Moreover, the mobility of individuals and platform independence of MCS enables extensive coverage and contextual awareness, thereby providing valuable insights for various applications in the present era. However, these advancements also raise concerns about user privacy, network dynamics, data reliability, and data integrity. Over the years, researchers have proposed various solutions to address these issues while simultaneously enhancing MCS. In this paper, we extend the existing body of MCS research by providing a comprehensive survey on recent advancements. We present the MCS architecture from two perspectives and systematically categorize and classify MCS components. Additionally, we offer a taxonomy of incentive mech-anisms, conduct a thorough analysis of privacy-preserving task allocation and truth discovery, and discuss po-tential research issues and existing solutions. Moreover, the paper presents the broader categorization of MCS applications. Furthermore, we examine existing platforms, simulators, and operating systems for MCS applica-tions. The objective of this paper is not only to analyse and consolidate existing research but also to identify new opportunities for future research and establish connections with other research disciplines that can inspire further research endeavours in the MCS system and promote its advancement.
C1 [Suhag, Deepika; Jha, Vivekanand] IGDTUW, Dept Comp Sci & Engn, Delhi 110006, India.
C3 Indira Gandhi Delhi Technical University for Women (IGDTUW)
RP Jha, V (corresponding author), IGDTUW, Dept Comp Sci & Engn, Delhi 110006, India.
EM deepikasuhag08@gmail.com; vivekanandjha@igdtuw.ac.in
CR Abbondati F, 2021, MEASUREMENT, V171, DOI 10.1016/j.measurement.2020.108763
   Abualsaud K, 2019, IEEE ACCESS, V7, P3855, DOI 10.1109/ACCESS.2018.2885918
   Ameixieira C, 2014, IEEE COMMUN MAG, V52, P108, DOI 10.1109/MCOM.2014.6894460
   Antonic Aleksandar, 2014, 2014 22nd International Conference on Software, Telecommunications and Computer Networks (SoftCOM), P423, DOI 10.1109/SOFTCOM.2014.7039132
   Barnwal RP, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON SMART COMPUTING (SMARTCOMP 2018), P195, DOI 10.1109/SMARTCOMP.2018.00091
   Bassetti E, 2022, INFORMATION, V13, DOI 10.3390/info13040195
   Bello JP, 2019, COMMUN ACM, V62, P68, DOI 10.1145/3224204
   Bhattacharya A, 2022, WIRELESS PERS COMMUN, V123, P2863, DOI 10.1007/s11277-021-09267-5
   Boubiche DE, 2019, COMPUT HUM BEHAV, V101, P352, DOI 10.1016/j.chb.2018.10.028
   Burkard S, 2017, IFIP ADV INF COMM TE, V507, P124, DOI 10.1007/978-3-319-89935-0_11
   Cappiello AG, 2019, 2019 INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS 2019), DOI [10.1109/isscs.2019.8801767, 10.1109/COMST.2019.2914030]
   Cardone G, 2016, IEEE T EMERG TOP COM, V4, P21, DOI 10.1109/TETC.2015.2433835
   Chen HH, 2019, IEEE INTERNET THINGS, V6, P7570, DOI 10.1109/JIOT.2019.2901093
   Chen ZY, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102011
   Coletta A, 2022, IEEE INTERNET THINGS, V9, P6359, DOI 10.1109/JIOT.2020.3002332
   Cui H., 2023, ISA Trans.
   data.ai, App Annie report
   DAWSON E, 1994, COMPUT SECUR, V13, P69, DOI 10.1016/0167-4048(94)90097-3
   De Cristofaro E, 2013, IEEE T INF FOREN SEC, V8, P2021, DOI 10.1109/TIFS.2013.2287092
   De D, 2024, INNOV SYST SOFTW ENG, V20, P137, DOI 10.1007/s11334-021-00430-6
   Deng SG, 2020, IEEE INTERNET THINGS, V7, P7457, DOI 10.1109/JIOT.2020.2984887
   Ding XY, 2022, COMPUT ELECTR ENG, V97, DOI 10.1016/j.compeleceng.2021.107528
   El-Wakeel AS, 2018, IEEE INTERNET THINGS, V5, P4672, DOI 10.1109/JIOT.2018.2807408
   ericsson.com, Ericsson Mobility Report 2022
   Farkas K, 2015, IEEE COMMUN MAG, V53, P158, DOI 10.1109/MCOM.2015.7180523
   Farshad A, 2014, IEEE IFIP NETW OPER, DOI 10.1109/NOMS.2014.6838233
   fda.gov, about us
   Fei F, 2019, IEEE T SUST COMPUT, V4, P156, DOI 10.1109/TSUSC.2017.2733018
   Feng C, 2017, I S WORLD WIREL MOBI
   Feng C, 2018, INT J DISTRIB SENS N, V14, DOI 10.1177/1550147718804702
   Feng W, 2018, IEEE INTERNET THINGS, V5, P2971, DOI 10.1109/JIOT.2017.2765699
   Feng ZN, 2014, IEEE INFOCOM SER, P1231, DOI 10.1109/INFOCOM.2014.6848055
   Fiandrino C, 2017, IEEE ACCESS, V5, P3490, DOI 10.1109/ACCESS.2017.2671678
   Ganti RK, 2011, IEEE COMMUN MAG, V49, P32, DOI 10.1109/MCOM.2011.6069707
   Gao H, 2023, IEEE T MOBILE COMPUT, V22, P3790, DOI 10.1109/TMC.2022.3147871
   Gao H, 2019, IEEE T MOBILE COMPUT, V18, P2589, DOI 10.1109/TMC.2018.2877459
   Gao RP, 2016, IEEE T MOBILE COMPUT, V15, P1427, DOI 10.1109/TMC.2016.2550040
   Gao ZG, 2021, IEEE ACCESS, V9, P31481, DOI 10.1109/ACCESS.2021.3060256
   Gisdakis S, 2016, IEEE INTERNET THINGS, V3, P839, DOI 10.1109/JIOT.2016.2560768
   Guo B, 2017, IEEE T HUM-MACH SYST, V47, P392, DOI 10.1109/THMS.2016.2599489
   Guo B, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2794400
   Guo LK, 2014, IEEE T MOBILE COMPUT, V13, P2903, DOI 10.1109/TMC.2014.2308177
   Han K, 2018, IEEE ACM T NETWORK, V26, P1728, DOI 10.1109/TNET.2018.2846569
   Han K, 2016, IEEE ACM T NETWORK, V24, P1462, DOI 10.1109/TNET.2015.2418191
   Han ZY, 2021, IEEE INT C INTELL TR, P3130, DOI 10.1109/ITSC48978.2021.9564524
   He ZJ, 2015, IEEE INFOCOM SER
   Heiskala M, 2016, RES TRANSP BUS MANAG, V18, P38, DOI 10.1016/j.rtbm.2016.03.006
   Hinke TH, 1997, COMPUT SECUR, V16, P687, DOI 10.1016/S0167-4048(97)87607-9
   Hongyu Huang, 2019, 2019 IEEE Wireless Communications and Networking Conference (WCNC), DOI 10.1109/WCNC.2019.8885628
   Hosseini M, 2019, CLUSTER COMPUT, V22, P455, DOI 10.1007/s10586-018-2843-2
   Hu JH, 2020, IEEE T WIREL COMMUN, V19, P4907, DOI 10.1109/TWC.2020.2988271
   Hu SH, 2015, ACM T SENSOR NETWORK, V11, DOI 10.1145/2770876
   Huang KL, 2010, COMPUT COMMUN, V33, P1266, DOI 10.1016/j.comcom.2009.08.012
   Huang W., 2021, 2021 IEEE WIR COMM N, P1
   Ipeirotis Panagiotis G., 2010, XRDS: Crossroads, V17, P16, DOI [10.1145/1869086.1869094, DOI 10.1145/1869086.1869094]
   Jaimes LG, 2015, IEEE INTERNET THINGS, V2, P370, DOI 10.1109/JIOT.2015.2409151
   Jezdovic I, 2021, SUSTAIN COMPUT-INFOR, V31, DOI 10.1016/j.suscom.2021.100588
   Jia B, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18113894
   Jiahu Wang, 2022, 2022 IEEE 25th International Conference on Computer Supported Cooperative Work in Design (CSCWD), P998, DOI 10.1109/CSCWD54268.2022.9776056
   Jiajun Sun, 2014, 2014 23rd International Conference on Computer Communication and Networks (ICCCN), DOI 10.1109/ICCCN.2014.6911794
   Jiang HB, 2021, IEEE T MOBILE COMPUT, V20, P2820, DOI 10.1109/TMC.2020.2990446
   Jiang JC, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20216230
   Jiang Z., 2021, IEEE Transactions on Mobile Computing
   Jiang ZH, 2023, IEEE T MOBILE COMPUT, V22, P1401, DOI 10.1109/TMC.2021.3110592
   Jin HM, 2019, IEEE T MOBILE COMPUT, V18, P1951, DOI 10.1109/TMC.2018.2868106
   Jin WQ, 2022, IEEE T MOBILE COMPUT, V21, P3789, DOI 10.1109/TMC.2021.3058181
   Juong-Sik Lee, 2010, 2010 IEEE International Conference on Pervasive Computing and Communications (PerCom 2010), P60, DOI 10.1109/PERCOM.2010.5466993
   Kalim F, 2016, IEEE ACCESS, V4, P8317, DOI 10.1109/ACCESS.2016.2607719
   Kamil IA, 2019, COMPUT COMMUN, V147, P209, DOI 10.1016/j.comcom.2019.08.027
   Kapadia A, 2008, LECT NOTES COMPUT SC, V5013, P280, DOI 10.1007/978-3-540-79576-6_17
   Khan F, 2019, FUTURE GENER COMP SY, V100, P456, DOI 10.1016/j.future.2019.02.014
   Kim JW, 2022, J NETW COMPUT APPL, V200, DOI 10.1016/j.jnca.2021.103315
   Koukoumidis E., 2011, Proceedings of the 9th international conference on Mobile systems, applications, and services, MobiSys '11, P127
   Lashkari B, 2019, IEEE SENS J, V19, P2408, DOI 10.1109/JSEN.2018.2880180
   Leonardi C, 2014, PROCEEDINGS OF THE NORDICHI'14: THE 8TH NORDIC CONFERENCE ON HUMAN-COMPUTER INTERACTION: FUN, FAST, FOUNDATIONAL, P1051, DOI 10.1145/2639189.2670273
   Li S, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102273
   Li T, 2021, IEEE T NETW SCI ENG, V8, P865, DOI 10.1109/TNSE.2020.3020159
   Li X, 2018, COMPUT ENVIRON URBAN, V69, P51, DOI 10.1016/j.compenvurbsys.2017.12.005
   Lin J, 2018, IEEE T MOBILE COMPUT, V17, P1851, DOI 10.1109/TMC.2017.2780091
   Liu X., 2022, IEEE Trans. Mob. Comput., DOI [10.1109/TMC.2022, DOI 10.1109/TMC.2022]
   Liu XT, 2023, IEEE SYST J, V17, P4990, DOI 10.1109/JSYST.2023.3274812
   Liu YM, 2022, IEEE T MOBILE COMPUT, V21, P878, DOI 10.1109/TMC.2020.3015750
   Liu YX, 2022, J NETW COMPUT APPL, V207, DOI 10.1016/j.jnca.2022.103484
   Liu YX, 2019, COMPUT NETW, V148, P349, DOI 10.1016/j.comnet.2018.11.018
   Lu JF, 2022, ACM T INTERNET TECHN, V22, DOI 10.1145/3421506
   Lu Y, 2020, J IND INF INTEGR, V19, DOI 10.1016/j.jii.2020.100158
   Luis Yunior., 2016, IEEE 2 INT SMART CIT, DOI [10.1109/ISC2.2016.7580869, DOI 10.1109/ISC2.2016.7580869]
   Luo ZY, 2021, COMPUT COMMUN, V180, P197, DOI 10.1016/j.comcom.2021.09.026
   Lv CM, 2021, KNOWL-BASED SYST, V229, DOI 10.1016/j.knosys.2021.107349
   Marakkalage SH, 2019, IEEE T COMPUT SOC SY, V6, P82, DOI 10.1109/TCSS.2018.2883691
   Marjanovic M, 2018, IEEE ACCESS, V6, P10662, DOI 10.1109/ACCESS.2018.2799707
   McSherry F, 2007, ANN IEEE SYMP FOUND, P94, DOI 10.1109/FOCS.2007.66
   Mehdi M, 2019, COMP MED SY, P75, DOI 10.1109/CBMS.2019.00026
   Miao CL, 2017, IEEE INFOCOM SER
   Montori F, 2019, MSWIM'19: PROCEEDINGS OF THE 22ND INTERNATIONAL ACM CONFERENCE ON MODELING, ANALYSIS AND SIMULATION OF WIRELESS AND MOBILE SYSTEMS, P289, DOI 10.1145/3345768.3355929
   Müller SKN, 2018, IEEE ACM T NETWORK, V26, P1334, DOI 10.1109/TNET.2018.2828415
   Nguyen DC, 2022, IEEE INTERNET THINGS, V9, P359, DOI 10.1109/JIOT.2021.3103320
   Nguyen DC, 2021, IEEE COMMUN SURV TUT, V23, P1622, DOI 10.1109/COMST.2021.3075439
   Ni JB, 2020, IEEE T MOBILE COMPUT, V19, P1317, DOI 10.1109/TMC.2019.2908638
   Nistorica VI, 2016, INT C INTELL COMP CO, P353, DOI 10.1109/ICCP.2016.7737173
   nokia.com, Nokia to Lead the EU's 6G Project HexaX
   Oliveira J, 2017, 2017 IEEE FIRST SUMMER SCHOOL ON SMART CITIES (S3C), P37, DOI 10.1109/S3C.2017.8501380
   Owoh NP, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20113280
   Pang XY, 2022, IEEE ACM T NETWORK, V30, P327, DOI 10.1109/TNET.2021.3110052
   Peng D, 2018, IEEE T MOBILE COMPUT, V17, P307, DOI 10.1109/TMC.2017.2714668
   Peng Z, 2018, IEEE T AUTOM SCI ENG, V15, P369, DOI 10.1109/TASE.2017.2761793
   Piao YHR, 2021, IEEE ACCESS, V9, P40417, DOI 10.1109/ACCESS.2021.3064208
   Picaut J, 2019, BUILD ENVIRON, V148, P20, DOI 10.1016/j.buildenv.2018.10.049
   Predic B, 2013, INT CONF PERVAS COMP, P303
   Qian YF, 2020, INFORM SCIENCES, V507, P288, DOI 10.1016/j.ins.2019.07.092
   Qiu FD, 2015, IEEE T MOBILE COMPUT, V14, P1287, DOI 10.1109/TMC.2014.2352253
   Qu YB, 2020, IEEE T MOBILE COMPUT, V19, P188, DOI 10.1109/TMC.2018.2884713
   Ra M.-R., 2012, P 10 INT C MOBILE SY, P337
   Ramburn T, 2019, 2019 SECOND INTERNATIONAL CONFERENCE ON NEXT GENERATION COMPUTING APPLICATIONS 2019 (NEXTCOMP 2019), DOI 10.1109/nextcomp.2019.8883623
   Rashid MT, 2021, ARTIF INTELL REV, V54, P1, DOI 10.1007/s10462-020-09852-3
   rcrwireless.com, South Korea to Launch 6G Pilot Project in 2026: Report
   Reddy S, 2010, UBICOMP 2010: PROCEEDINGS OF THE 2010 ACM CONFERENCE ON UBIQUITOUS COMPUTING, P33
   Rodrigues JGP, 2016, 2016 IEEE 19TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P1654, DOI 10.1109/ITSC.2016.7795780
   Ruge L, 2013, INT CONF PERVAS COMP, P670
   Ruiz-Correa S, 2017, IEEE PERVAS COMPUT, V16, P44, DOI 10.1109/MPRV.2017.32
   Santani D, 2018, IEEE T MOBILE COMPUT, V17, P2279, DOI 10.1109/TMC.2018.2797901
   Santos PM, 2018, IEEE INTERNET THINGS, V5, P523, DOI 10.1109/JIOT.2018.2791522
   She RY, 2020, INT CONF SOFTW ENG, P511, DOI [10.1109/icsess49938.2020.9237745, 10.1109/ICSESS49938.2020.9237745]
   Shen H, 2019, J SYST ARCHITECT, V97, P130, DOI 10.1016/j.sysarc.2019.01.005
   Shi FR, 2019, IEEE T INTELL TRANSP, V20, P4032, DOI 10.1109/TITS.2018.2879036
   Singer Y, 2013, WWW, P1157
   Singh G, 2017, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTING AND INFORMATICS (ICICI 2017), P14, DOI 10.1109/ICICI.2017.8365337
   Singh V, 2018, INT CONF COMMUN SYST, P549, DOI 10.1109/COMSNETS.2018.8328270
   Sivagnanasundaram Janagan, 2019, 2019 International Conference on Internet of Things Research and Practice (iCIOTRP). Proceedings, P13, DOI 10.1109/iCIOTRP48773.2019.00011
   Song BY, 2017, IEEE T WIREL COMMUN, V16, P3619, DOI 10.1109/TWC.2017.2686085
   Sood A, 2019, IEEE GLOB CONF SIG, DOI 10.1109/globalsip45357.2019.8969416
   Talasiia M, 2014, 2014 6TH INTERNATIONAL CONFERENCE ON MOBILE COMPUTING, APPLICATIONS AND SERVICES (MOBICASE), P65, DOI 10.4108/icst.mobicase.2014.257779
   Tanas C, 2014, LECT NOTES ARTIF INT, V8313, P47, DOI 10.1007/978-3-319-04178-0_5
   Tang MX, 2022, J SYST ARCHITECT, V131, DOI 10.1016/j.sysarc.2022.102732
   Tang Y, 2018, IEEE INT CONF BIG DA, P4820, DOI 10.1109/BigData.2018.8622335
   Tao Q, 2020, PROC INT CONF DATA, P517, DOI 10.1109/ICDE48307.2020.00051
   Tao X, 2022, IEEE INTERNET THINGS, V9, P2999, DOI 10.1109/JIOT.2021.3094670
   To H, 2016, INT CONF PERVAS COMP
   Trivedi A, 2021, SUSTAIN COMPUT-INFOR, V29, DOI 10.1016/j.suscom.2020.100479
   Tuite K, 2011, 29TH ANNUAL CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS, P1383
   Vahdat-Nejad H, 2019, FUTURE GENER COMP SY, V99, P321, DOI 10.1016/j.future.2019.04.052
   Varshney L. R., 2012, Proceedings of the 2012 Annual SRII Global Conference (SRII), P55, DOI 10.1109/SRII.2012.17
   Vergara-Laurens IJ, 2017, IEEE INTERNET THINGS, V4, P855, DOI 10.1109/JIOT.2016.2594205
   Wang GF, 2018, IEEE ACCESS, V6, DOI 10.1109/ACCESS.2018.2800684
   Wang JZ, 2018, IEEE ACCESS, V6, P17545, DOI 10.1109/ACCESS.2018.2805837
   Wang Q, 2018, IEEE T DEPEND SECURE, V15, P591, DOI 10.1109/TDSC.2016.2599873
   Wang WZ, 2022, IEEE J SEL AREA COMM, V40, P3452, DOI 10.1109/JSAC.2022.3213306
   Wang WJ, 2010, IEEE T SIGNAL PROCES, V58, P5655, DOI 10.1109/TSP.2010.2066974
   Wang XD, 2023, IEEE T IND INFORM, V19, P2740, DOI 10.1109/TII.2022.3189439
   Wang X, 2017, IEEE T WIREL COMMUN, V16, P6940, DOI 10.1109/TWC.2017.2734758
   Wang XM, 2020, IEEE T VEH TECHNOL, V69, P5570, DOI 10.1109/TVT.2020.2982243
   Wang ZB, 2019, IEEE COMMUN MAG, V57, P72, DOI 10.1109/MCOM.001.1800674
   Wang ZB, 2019, IEEE T MOBILE COMPUT, V18, P1356, DOI 10.1109/TMC.2018.2861765
   Wang ZB, 2019, IEEE T MOBILE COMPUT, V18, P1330, DOI 10.1109/TMC.2018.2861393
   Wang ZB, 2018, INT CON DISTR COMP S, P611, DOI 10.1109/ICDCS.2018.00066
   Wang ZB, 2018, COMPUT NETW, V131, P96, DOI 10.1016/j.comnet.2017.12.010
   Wang ZH, 2022, IEEE T COMPUT SOC SY, V9, P120, DOI 10.1109/TCSS.2021.3070220
   Wang Z, 2016, 2016 INT IEEE CONFERENCES ON UBIQUITOUS INTELLIGENCE & COMPUTING, ADVANCED & TRUSTED COMPUTING, SCALABLE COMPUTING AND COMMUNICATIONS, CLOUD AND BIG DATA COMPUTING, INTERNET OF PEOPLE, AND SMART WORLD CONGRESS (UIC/ATC/SCALCOM/CBDCOM/IOP/SMARTWORLD), P114, DOI [10.1109/UIC-ATC-ScalCom-CBDCom-IoP-SmartWorld.2016.0038, 10.1109/UIC-ATC-ScalCom-CBDCom-IoP-SmartWorld.2016.52]
   Wen YT, 2015, IEEE T VEH TECHNOL, V64, P4203, DOI 10.1109/TVT.2014.2363842
   Wenan Tan, 2022, 2022 IEEE 25th International Conference on Computer Supported Cooperative Work in Design (CSCWD), P89, DOI 10.1109/CSCWD54268.2022.9776098
   Wu DP, 2021, IEEE INTERNET THINGS, V8, P4579, DOI 10.1109/JIOT.2020.3027057
   Wu D, 2022, IEEE T INTELL TRANSP, V23, P13863, DOI 10.1109/TITS.2021.3133713
   Wu HQ, 2022, IEEE T NETW SCI ENG, V9, P1740, DOI 10.1109/TNSE.2022.3151228
   Wu LG, 2022, INFORM SCIENCES, V608, P392, DOI 10.1016/j.ins.2022.06.068
   Xiong HY, 2016, UBICOMP'16: PROCEEDINGS OF THE 2016 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P415, DOI 10.1145/2971648.2971711
   Xiong P, 2023, INFORM SCIENCES, V632, P730, DOI 10.1016/j.ins.2023.03.046
   Xiong P, 2019, COMPUT COMMUN, V146, P85, DOI 10.1016/j.comcom.2019.07.020
   Xu C, 2019, IEEE INTERNET THINGS, V6, P10053, DOI 10.1109/JIOT.2019.2935145
   Xu GW, 2017, COMPUT SECUR, V69, P114, DOI 10.1016/j.cose.2016.11.014
   Xu J, 2017, WIREL NETW, V23, P1549, DOI 10.1007/s11276-016-1244-9
   Xu YA, 2019, WIREL NETW, V25, P2351, DOI 10.1007/s11276-018-1663-x
   Yan XF, 2022, IEEE INTERNET THINGS, V9, P25424, DOI 10.1109/JIOT.2022.3196808
   Yan XF, 2022, IEEE INTERNET THINGS, V9, P19868, DOI 10.1109/JIOT.2022.3168745
   Yang DJ, 2012, MOBICOM 12: PROCEEDINGS OF THE 18TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P173
   Yang MM, 2019, FUTURE GENER COMP SY, V94, P408, DOI 10.1016/j.future.2018.11.046
   Yang QF, 2021, INT WIREL COMMUN, P1734, DOI 10.1109/IWCMC51323.2021.9498951
   Yu RY, 2022, J NETW COMPUT APPL, V207, DOI 10.1016/j.jnca.2022.103483
   Yu ZW, 2021, COMMUN ACM, V64, P76, DOI 10.1145/3481621
   Yuan D, 2020, IEEE T INF FOREN SEC, V15, P299, DOI 10.1109/TIFS.2019.2913232
   Yueming Wei, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P2074, DOI 10.1109/INFOCOM.2015.7218592
   Zappatore M, 2016, 2016 INTERNATIONAL MULTIDISCIPLINARY CONFERENCE ON COMPUTER AND ENERGY SCIENCE (SPLITECH), P110
   Zeng BA, 2021, IEEE SYST J, V15, P4480, DOI 10.1109/JSYST.2020.3009278
   Zhang CA, 2021, IEEE T DEPEND SECURE, V18, P1245, DOI 10.1109/TDSC.2019.2919517
   Zhang C, 2019, INFORM SCIENCES, V484, P183, DOI 10.1016/j.ins.2019.01.068
   Zhang MT, 2016, IEEE SENS J, V16, P1471, DOI 10.1109/JSEN.2015.2501371
   Zhang R, 2018, IEEE SENS J, V18, P4746, DOI 10.1109/JSEN.2018.2813983
   Zhang W, 2021, TSINGHUA SCI TECHNOL, V26, P869, DOI 10.26599/TST.2020.9010046
   Zhang XL, 2019, IEEE T VEH TECHNOL, V68, P3992, DOI 10.1109/TVT.2019.2900363
   Zhang XL, 2016, IEEE COMMUN SURV TUT, V18, P54, DOI 10.1109/COMST.2015.2415528
   Zhang XL, 2014, IEEE T PARALL DISTR, V25, P3190, DOI 10.1109/TPDS.2013.2297112
   Zhang Y, 2018, IEEE INT CONF BIG DA, P1544, DOI 10.1109/BigData.2018.8621996
   Zhang YF, 2020, IEEE INTERNET THINGS, V7, P11078, DOI 10.1109/JIOT.2020.2994365
   Zhang Y, 2022, IEEE INTERNET THINGS, V9, P16795, DOI 10.1109/JIOT.2022.3153473
   Zhao BW, 2023, IEEE T MOBILE COMPUT, V22, P4607, DOI 10.1109/TMC.2022.3157603
   Zhao BW, 2021, IEEE T MOBILE COMPUT, V20, P3351, DOI 10.1109/TMC.2020.2999923
   Zhao BW, 2021, IEEE T MOBILE COMPUT, V20, P1924, DOI 10.1109/TMC.2020.2973980
   Zhao D, 2016, IEEE ACM T NETWORK, V24, P647, DOI 10.1109/TNET.2014.2379281
   Zhao XF, 2018, INT J DISAST RISK RE, V27, P427, DOI 10.1016/j.ijdrr.2017.11.004
   Zhao Y, 2021, IEEE INTERNET THINGS, V8, P1817, DOI 10.1109/JIOT.2020.3017377
   Zhao YJ, 2019, IEEE INT CONF MOB DA, P545, DOI 10.1109/MDM.2019.00117
   Zheng Y, 2013, 19TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING (KDD'13), P1436, DOI 10.1145/2487575.2488188
   Zheng ZZ, 2017, MOBIHOC'17: PROCEEDINGS OF THE 18TH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING, DOI 10.1145/3084041.3084044
   Zheng ZZ, 2017, IEEE T MOBILE COMPUT, V16, P2392, DOI 10.1109/TMC.2016.2632721
   Zhou P, 2019, IEEE INTERNET THINGS, V6, P7773, DOI 10.1109/JIOT.2019.2903515
   Zhou Z, 2019, P IEEE, V107, P1738, DOI 10.1109/JPROC.2019.2918951
   Zhu BY, 2023, IEEE SYST J, V17, P4257, DOI 10.1109/JSYST.2023.3262321
   Zou SH, 2022, IEEE INTERNET THINGS, V9, P14803, DOI 10.1109/JIOT.2021.3084937
   Zou SH, 2020, IEEE T IND INFORM, V16, P4206, DOI 10.1109/TII.2019.2957791
NR 208
TC 3
Z9 3
U1 6
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102952
DI 10.1016/j.sysarc.2023.102952
EA AUG 2023
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FG9H8
UT WOS:001144723100001
DA 2024-07-18
ER

PT J
AU Zhang, W
   Sun, Q
   Wang, C
   Liu, ZM
AF Zhang, Wei
   Sun, Quan
   Wang, Chao
   Liu, Zhiming
TI Towards correctness proof for hybrid Simulink block diagrams
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Contract; Specification; Correctness; Composition; Refinement; Hybrid
   Simulink block diagrams
AB Cyber-physical systems (CPS) are often modelled using Simulink to simulate plant and controller behaviour by block diagrams. However, since the incomplete coverage of simulation, design using Simulink alone is insufficient for ensuring the correctness of the modelled system, especially in safety-critical CPS. The correctness is that the Simulink block diagrams satisfy the formal specification of the system being modelled. In this work, we present a contract-based method, which supports compositional reasoning and refinement, for proving the correctness of hybrid Simulink block diagrams (i.e., the block diagrams mixed continuous-discrete blocks and multi-rate discrete-time block diagrams). To this end, we first define a formal semantics for hybrid Simulink block diagrams. We then use the contract as a specification language. Moreover, we present a satisfaction relation between the block diagram and the contract, and a refinement relation between the contracts. We prove that the refinement relation preserves the correctness: if the hybrid Simulink block diagram satisfies the composition contract and the composition contract refines the system specification, the hybrid block diagram is correct relative to the system specification. Furthermore, the effectiveness of our method is illustrated by a vehicle driving control system.
C1 [Zhang, Wei; Wang, Chao; Liu, Zhiming] Southwest Univ, Coll Comp & Informat Sci, Chongqing 400715, Peoples R China.
   [Sun, Quan] Nanjing Univ Aeronaut & Astronaut, Coll Comp Sci & Technol, Nanjing 211106, Peoples R China.
C3 Southwest University - China; Nanjing University of Aeronautics &
   Astronautics
RP Liu, ZM (corresponding author), Southwest Univ, Coll Comp & Informat Sci, Chongqing 400715, Peoples R China.
EM swuzhangwei@email.swu.edu.cn; zhimingliu88@swu.edu.cn
OI Zhang, Wei/0000-0001-8350-0788; Sun, Quan/0000-0002-4558-7867
FU Chongqing Graduate student Re-search and Innovation Project [CYB20098];
   National Nat-ural Science Foundation of China [62032019, 61732019,
   61672435, 62002298]; Capacity Development Grant of South-west
   University, China [SWU116007]
FX Funding This work was supported by the Chongqing Graduate student
   Re-search and Innovation Project (grant No. CYB20098) , the National
   Nat-ural Science Foundation of China (No. 62032019, 61732019, 61672435,
   62002298) , and the Capacity Development Grant of South-west University,
   China (SWU116007) . The authors would like to thank the editors and
   anonymous reviewers, whose criticisms and suggestions did improve the
   presentation of our work very much.
CR Abbas M, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101911
   Agrawal A., 2004, ELECTRON NOTES THEOR, V109, P43
   [Anonymous], 2011, P INT MOD C
   Artis DA, 2007, AEROSP CONF PROC, P353
   BACK RJR, 1981, J COMPUT SYST SCI, V23, P49, DOI 10.1016/0022-0000(81)90005-2
   Baheti R., 2011, Impact Control Technol, V12, P161, DOI DOI 10.1145/1795194.1795205
   Benveniste A, 2018, FOUND TRENDS ELECTRO, V12, pI, DOI 10.1561/1000000053
   Boström P, 2007, LECT NOTES COMPUT SC, V4711, P79
   Boström P, 2016, SOFTW SYST MODEL, V15, P1141, DOI 10.1007/s10270-015-0477-x
   Bourke T, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126516
   Cavalcanti A, 2005, LECT NOTES COMPUT SC, V3582, P253
   Cavalcanti Ana, 2013, Theories of Programming and Formal Methods. Essays Dedicated to Jifeng He on the Occasion of His 70th Birthday. LNCS 8051, P82, DOI 10.1007/978-3-642-39698-4_6
   Chen CQ, 2006, LECT NOTES COMPUT SC, V4260, P74
   Chen CQ, 2009, FORM ASP COMPUT, V21, P451, DOI 10.1007/s00165-009-0108-9
   Cremona F, 2019, SOFTW SYST MODEL, V18, P1655, DOI 10.1007/s10270-017-0633-6
   Dragomir Iulia, 2016, Model-Checking Software. 23rd International Symposium, SPIN 2016, co-located with ETAPS 2016. Proceedings: LNCS 9641, P38, DOI 10.1007/978-3-319-32582-8_3
   Dragomir I, 2020, INT J SOFTW TOOLS TE, V22, P689, DOI 10.1007/s10009-020-00561-4
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Friedenthal S., 2014, A Practical Guide to SysML: the Systems Modeling Language, DOI DOI 10.1016/C2013-0-14457-1
   Grimm T, 2018, ELECTRONICS-SWITZ, V7, DOI 10.3390/electronics7060081
   Jackson M., 2012, AIAA GUIDANCE NAVIGA, P5036
   Jesus J, 2022, LECT NOTES COMPUT SC, V13768, P91, DOI 10.1007/978-3-031-22476-8_6
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Mathworks, 2022, HANDL RAT TRANS
   Mathworks, 2022, DES CYB PHYS SYST MA
   Mathworks, 2023, DES SIM
   Mathworks, 2022, SIM US GUID
   Mathworks, 2023, SIM DES VER
   Mathworks, 2023, SIM EX
   Minopoli S, 2016, HSCC'16: PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P93, DOI 10.1145/2883817.2883826
   Modelica Association, 2022, FUNCT MOCK UP INT SP
   Modelica Association, 2021, FUNCT MOCK UP INT MO
   Nayak A, 2016, INT J PROD RES, V54, P6969, DOI 10.1080/00207543.2016.1146419
   Nicolescu G., 2010, Model-Based Design for Embedded Systems
   Nuzzo P, 2015, P IEEE, V103, P2104, DOI 10.1109/JPROC.2015.2453253
   Oudina Zina, 2022, 2022 4th International Conference on Pattern Analysis and Intelligent Systems (PAIS), P1, DOI 10.1109/PAIS56586.2022.9946868
   Pivoto DGS, 2021, J MANUF SYST, V58, P176, DOI 10.1016/j.jmsy.2020.11.017
   Preoteasa V, 2022, INFORM COMPUT, V285, DOI 10.1016/j.ic.2021.104819
   Preoteasa V, 2016, PROCEEDINGS OF THE 31ST ANNUAL ACM-IEEE SYMPOSIUM ON LOGIC IN COMPUTER SCIENCE (LICS 2016), P768, DOI 10.1145/2933575.2934503
   Ptolemaeus C., 2014, System Design, Modeling, and Simulation using Ptolemy II
   Saoud A, 2021, AUTOMATICA, V134, DOI 10.1016/j.automatica.2021.109910
   Sun Q, 2022, LECT NOTES COMPUT SC, V13649, P134, DOI 10.1007/978-3-031-21213-0_9
   SysML Merge Team, 2006, AD20060301 OMG SYSML
   Therese H., 2018, CNAMINRIALIP6
   Tiwari Ashish., 2002, Formal semantics and analysis methods for Simulink Stateflow models
   Tripakis S., 2005, ACM T EMBED COMPUT S, V4, P779, DOI DOI 10.1145/1113830.1113834
   Woodcock J, 2009, ACM COMPUT SURV, V41, DOI 10.1145/1592434.1592436
   Xu X, 2023, J LOG ALGEBR METHODS, V130, DOI 10.1016/j.jlamp.2022.100809
   Xu X, 2022, THEOR COMPUT SCI, V903, P1, DOI 10.1016/j.tcs.2021.11.008
   Yang JM, 2009, SAE INT J PASSENG CA, V2, P430, DOI 10.4271/2009-01-1548
   Ye J.W. K., 2018, COMPOSITIONAL ASSUME
   Ye K., 2020, COMPOSITIONAL ASSUME, P215
   Zhang W., 2022, Wirel. Commun. Mob. Comput.
   Zhou CY, 2012, DISCRETE EVENT DYN S, V22, P223, DOI 10.1007/s10626-010-0096-1
   Zou L, 2013, 2013 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT)
   Zou L, 2015, LECT NOTES COMPUT SC, V9364, P464, DOI 10.1007/978-3-319-24953-7_33
NR 56
TC 1
Z9 1
U1 3
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2023
VL 141
AR 102922
DI 10.1016/j.sysarc.2023.102922
EA JUN 2023
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA M8MF4
UT WOS:001032694700001
DA 2024-07-18
ER

PT J
AU Liu, XG
   Sun, YY
   Dong, H
AF Liu, Xiaoguang
   Sun, Yingying
   Dong, Hao
TI A pairing-free certificateless searchable public key encryption scheme
   for IoMT
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Certificateless; Searchable public key encryption; Pairing-free; Privacy
   protection; Security; Medical Internet of Things
ID KEYWORD GUESSING ATTACKS
AB To ensure confidentiality, medical information is usually encrypted before it is sent to a third party for processing. Encryption technology can protect the privacy of data, but it limits the ability to search for data. The problem is usually solved by using public key encryption with keyword search (PEKS). Recently, some certificateless PEKS (CPEKS) schemes have been proposed. Not only do they allow users to search encrypted data, but they do not have the problems of certificate management and key escrow. However, they rely on the high-consumption bilinear pairing, and some of them are vulnerable to Inside Keyword Guessing Attacks (IKGA). To address these issues, we design a lightweight CPEKS scheme for the Medical Internet of Things (IoMT) that does not include bilinear pairing. In the random oracle model, our scheme is proved to be secure. The analysis results show that the proposed scheme has better overall performance than the existing schemes according to the security property, computation cost, and communication cost. Finally, an IoMT application scenario of our scheme is given.
C1 [Liu, Xiaoguang] Southwest Minzu Univ, Sch Math, Chengdu, Sichuan, Peoples R China.
   [Liu, Xiaoguang] Guilin Univ Elect Technol, Guangxi Key Lab Cryptog & Informat Secur, Guilin, Guangxi, Peoples R China.
   [Liu, Xiaoguang] Southwest Minzu Univ, Key Lab Comp Syst, State Ethn Affairs Commiss, Chengdu, Sichuan, Peoples R China.
C3 Southwest Minzu University; Guilin University of Electronic Technology;
   Southwest Minzu University
RP Liu, XG (corresponding author), Southwest Minzu Univ, Sch Math, Chengdu, Sichuan, Peoples R China.
EM 21700128@swun.edu.cn
RI sun, yingying/KIC-6104-2024
FU Sichuan Science and Technology Program [2023NSFSC0471]; Fund of Guangxi
   Key Laboratory of Cryptography and Information Security [GCIS202121];
   Fundamental Research Funds for the Central Universities of Southwest
   Minzu University [ZYN2022077]; Foreign Experts Program of Ministry of
   Science and Technology of China [DL2022186001L]
FX This work is supported by the Sichuan Science and Technology Program
   (No. 2023NSFSC0471) , the Fund of Guangxi Key Laboratory of Cryptography
   and Information Security (No. GCIS202121) , the Fundamental Research
   Funds for the Central Universities of Southwest Minzu University (No.
   ZYN2022077) , and the Foreign Experts Program of Ministry of Science and
   Technology of China (No. DL2022186001L) .
CR Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   [Anonymous], 2007, P 21 INT C ADV INF N
   Baek J, 2008, LECT NOTES COMPUT SC, V5072, P1249, DOI 10.1007/978-3-540-69839-5_96
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Chen RM, 2016, IEEE T INF FOREN SEC, V11, P789, DOI 10.1109/TIFS.2015.2510822
   Chen YC, 2015, COMPUT J, V58, P922, DOI 10.1093/comjnl/bxu013
   Danial Shiraly, 2022, J SYST ARCHIT, V124
   Daoud MK, 2020, 2020 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND HUMAN-COMPUTER INTERACTION (ICHCI 2020), P17, DOI 10.1109/ICHCI51889.2020.00011
   Ghubaish A, 2021, IEEE INTERNET THINGS, V8, P8707, DOI 10.1109/JIOT.2020.3045653
   He DB, 2018, IEEE T IND INFORM, V14, P3618, DOI 10.1109/TII.2017.2771382
   Hu CY, 2011, COMM COM INF SC, V215, P131
   Huang Q, 2017, INFORM SCIENCES, V403, P1, DOI 10.1016/j.ins.2017.03.038
   Liu XG, 2022, COMM COM INF SC, V1726, P69, DOI 10.1007/978-981-19-8445-7_5
   Liu XY, 2022, IEEE INTERNET THINGS, V9, P22315, DOI 10.1109/JIOT.2021.3056116
   Liu ZY, 2022, IEEE SYST J, V16, P4629, DOI 10.1109/JSYST.2021.3103909
   Lu Y, 2022, IEEE T MOBILE COMPUT, V21, P4397, DOI 10.1109/TMC.2021.3077508
   Lu Y, 2021, IEEE T IND INFORM, V17, P2696, DOI 10.1109/TII.2020.3006474
   Lu Y, 2021, IEEE T SERV COMPUT, V14, P2041, DOI 10.1109/TSC.2019.2910113
   Ma MM, 2018, IEEE T IND INFORM, V14, P759, DOI 10.1109/TII.2017.2703922
   Ma S, 2015, IEEE T INF FOREN SEC, V10, P458, DOI 10.1109/TIFS.2014.2378592
   Miao YB, 2022, IEEE T CLOUD COMPUT, V10, P835, DOI 10.1109/TCC.2020.2989296
   Ohtaki Y, 2008, ARES 2008: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON AVAILABILITY, SECURITY AND RELIABILITY, P1083, DOI 10.1109/ARES.2008.80
   Peng YG, 2014, CHINA COMMUN, V11, P100, DOI 10.1109/CC.2014.7004528
   Qixin Zhang, 2021, 2021 2nd International Conference on Computing and Data Science (CDS), P616, DOI 10.1109/CDS52072.2021.00111
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Srinadh V., 2021, Mater. Today Proc.
   Wang CCL, 2009, DETC 2008: PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATIONAL IN ENGINEERING CONFERENCE, VOL 3, PTS A AND B, P729
   Xu P, 2013, IEEE T COMPUT, V62, P2266, DOI 10.1109/TC.2012.215
   Yang L, 2020, IEEE INTERNET THINGS, V7, P2553, DOI 10.1109/JIOT.2019.2943379
   Yau WC, 2008, LECT NOTES COMPUT SC, V5060, P100
   Yau WC, 2013, INT J COMPUT MATH, V90, P2581, DOI 10.1080/00207160.2013.778985
   Zhang T, 2021, IEEE INTERNET THINGS, V8, P16002, DOI 10.1109/JIOT.2020.3038631
   Zhang YL, 2020, IEEE ACCESS, V8, P20849, DOI 10.1109/ACCESS.2020.2968501
NR 33
TC 4
Z9 4
U1 2
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2023
VL 139
AR 102885
DI 10.1016/j.sysarc.2023.102885
EA APR 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G8OX7
UT WOS:000991696700001
DA 2024-07-18
ER

PT J
AU Xie, XW
   Wu, B
   Hou, BT
AF Xie, Xianwang
   Wu, Bin
   Hou, Botao
TI BEPHAP: A Blockchain-based Efficient Privacy-Preserving Handover
   Authentication Protocol with key agreement for Internet of Vehicles
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of vehicles; Handover authentication; Blockchain;
   Privacy-preserving; BAN logic; ProVerif
ID SCHEME; SECURITY
AB The Internet of Vehicles (IoV) can significantly improve transportation efficiency and ensure traffic safety. Authentication is regarded as the fundamental defense line against attacks in IoV. However, the state-of-the-art approaches suffer from several drawbacks, including bottlenecks of the single cloud server model, high computational overhead of operations, excessive trust in cloud servers and roadside units (RSUs), and leakage of vehicle trajectory privacy. This paper introduces BEPHAP, a Blockchain-based Efficient Privacy-preserving Handover Authentication Protocol with key agreement for internet of vehicles, to address these problems. BEPHAP achieves anonymous cross-domain mutual handover authentication with key agreement based on the tamper-proof blockchain, symmetric cryptography, and the chameleon hash function under a security model that cloud servers and RSUs may launch attacks. BEPHAP is particularly well suited for IoV since it allows vehicles to only perform lightweight cryptographic operations during authentication. BEPHAP also achieves data confidentiality, unlinkability, traceability, non-repudiation, non-frameability, and key escrow freeness. Formal verification based on ProVerif and formal security proofs based on the BAN logic indicates that BEPHAP is resistant to various typical attacks, such as man-in-the-middle attacks, impersonation attacks, and replay attacks. Performance analysis demonstrates that BEPHAP surpasses existing works in both computation and communication efficiencies. It is worth noting that BEPHAP reduces the computational cost of vehicles by 2 to 4 orders of magnitude compared to current schemes. And the message loss rate remains 0 at 5000 requests per second, which meets the requirement of IoV.
C1 [Wu, Bin] Chinese Acad Sci, Inst Informat Engn, State Key Lab Informat Secur, Beijing, Peoples R China.
   Univ Chinese Acad Sci, Sch Cyber Secur, Beijing, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Information Engineering, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS
RP Wu, B (corresponding author), Chinese Acad Sci, Inst Informat Engn, State Key Lab Informat Secur, Beijing, Peoples R China.
EM wubin@iie.ac.cn
RI yue, liu/JYP-9394-2024
OI Xie, Xianwang/0000-0002-9386-0389
FU National Natural Science Foundation of China [62272007]; Major Science
   and Technology Project of Hainan Province [ZDKJ2019003]; Key Projects of
   Science and Technology of China State Railway Group Co., Ltd [N2021W003]
FX ? This work was supported by the National Natural Science Foundation of
   China under Grant 62272007, the Major Science and Technology Project of
   Hainan Province under Grant ZDKJ2019003 and the Key Projects of Science
   and Technology of China State Railway Group Co., Ltd under Grant
   N2021W003.
CR Abadi M, 2000, NATO ADV SCI I F-COM, V175, P39
   [Anonymous], 2022, MIR LIB
   [Anonymous], 2008, P IEEE INFOCOM 2008
   [Anonymous], 2000, P NETW DISTR SYST SE
   Arora A., 2018, P 3 INT C INT THINGS, P26
   Azees M, 2017, IEEE T INTELL TRANSP, V18, P2467, DOI 10.1109/TITS.2016.2634623
   Bagga P, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101877
   Bayat M, 2015, WIREL NETW, V21, P1733, DOI 10.1007/s11276-014-0881-0
   Blanchet B., 2018, Tech. Rep
   BURROWS M, 1990, ACM T COMPUT SYST, V8, P18, DOI [10.1145/77648.77649, 10.1145/74851.74852]
   Choi J.Y., 2005, The 1st ACM international workshop on Quality of service security in wireless and mobile networks, P79
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Feng X, 2021, IEEE T INF FOREN SEC, V16, P3888, DOI 10.1109/TIFS.2021.3098971
   Feng X, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102158
   GOLDREICH O, 1987, LECT NOTES COMPUT SC, V263, P171
   Hao Y, 2008, GLOB TELECOMM CONF, DOI 10.1109/GLOCOM.2008.ECP.947
   Huang JL, 2011, IEEE T VEH TECHNOL, V60, P248, DOI 10.1109/TVT.2010.2089544
   Jiang SR, 2016, IEEE T INTELL TRANSP, V17, P2193, DOI 10.1109/TITS.2016.2517603
   Lee CC, 2013, WIREL NETW, V19, P1441, DOI 10.1007/s11276-013-0543-7
   Li X, 2012, J NETW COMPUT APPL, V35, P763, DOI 10.1016/j.jnca.2011.11.009
   Liang W, 2019, FUTURE GENER COMP SY, V92, P383, DOI 10.1016/j.future.2018.09.002
   Liu YL, 2015, IEEE T VEH TECHNOL, V64, P3697, DOI 10.1109/TVT.2014.2358633
   Lu RX, 2008, IEEE INFOCOM SER, P1903
   Lu RX, 2012, IEEE T VEH TECHNOL, V61, P86, DOI 10.1109/TVT.2011.2162864
   Lu ZJ, 2019, IEEE T VLSI SYST, V27, P2792, DOI 10.1109/TVLSI.2019.2929420
   Menezes A. J., 1993, Journal of Cryptology, V6, P209, DOI 10.1007/BF00203817
   Ming Y, 2019, MOB INF SYST, V2019, DOI 10.1155/2019/7593138
   Raya M, 2007, J COMPUT SECUR, V15, P39, DOI 10.3233/JCS-2007-15103
   Shamir A., 1985, Advances in Cryptology, V84 4, P47, DOI 10.1007/3-540-39568-7_5
   Shim KA, 2012, IEEE T VEH TECHNOL, V61, P1874, DOI 10.1109/TVT.2012.2186992
   Tsai JL, 2017, IEEE SYST J, V11, P2395, DOI 10.1109/JSYST.2015.2490163
   Wang P, 2021, IEEE T INTELL TRANSP, V22, P5071, DOI 10.1109/TITS.2020.3013928
   Wang SB, 2017, COMPUT COMMUN, V112, P154, DOI 10.1016/j.comcom.2017.09.005
   Wang WM, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102024
   Wei L, 2021, IEEE T INF FOREN SEC, V16, P1681, DOI 10.1109/TIFS.2020.3040876
   Xu ZS, 2021, J PARALLEL DISTR COM, V149, P29, DOI 10.1016/j.jpdc.2020.11.003
   Yang AJ, 2022, IEEE T INTELL TRANSP, V23, P1284, DOI 10.1109/TITS.2020.3024000
   Yang GM, 2010, IEEE T WIREL COMMUN, V9, P168, DOI 10.1109/TWC.2010.01.081219
   Yang YF, 2022, IEEE T INF FOREN SEC, V17, P317, DOI 10.1109/TIFS.2022.3140657
   Zhang CX, 2011, WIREL NETW, V17, P1851, DOI 10.1007/s11276-011-0383-2
   Zhang YH, 2021, IEEE T DEPEND SECURE, V18, P858, DOI 10.1109/TDSC.2019.2927664
   Zhu XY, 2014, IEEE T VEH TECHNOL, V63, P907, DOI 10.1109/TVT.2013.2294032
NR 42
TC 1
Z9 1
U1 9
U2 42
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2023
VL 138
AR 102869
DI 10.1016/j.sysarc.2023.102869
EA APR 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA E5QO8
UT WOS:000976088100001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Wu, XY
   Wang, HW
   Yuan, YK
   Li, FG
AF Wu, Xinyan
   Wang, Huanwei
   Yuan, Yangkai
   Li, Fagen
TI A lightweight encrypted deduplication scheme supporting backup
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Ciphertext backup; Convergent encryption; Ownership modification; User
   revocation
ID SECURE DEDUPLICATION; CLOUD; EFFICIENT; KEY
AB Data deduplication technology is frequently used by many cloud service providers to handle the exponential growth in data. To protect their data privacy, users frequently encrypt their data before uploading it to a cloud storage provider. Therefore, efficient encrypted deduplication technology has been widely studied. Although cloud storage provides convenience for users, it also has the problem of high data concentration. Once an accident occurs in the data center, the impact is enormous. Therefore, it is necessary to back up the ciphertext data after deduplication. In this paper, we propose an efficient encrypted data deduplication technology that supports backup. Our scheme uses a one-way hash chain to verify the legitimacy of a user's identity. It updates the user's ownership of the data using the user's index table. In this paper, we use the XOR operation to re -encrypt data to obtain backup ciphertext, reducing computational complexity. In LEDB, the user can extract the key from the data label. Therefore, the user does not need to manage the key separately. In addition, LEDB supports a two-level deduplication mechanism, which can not only ensure transmission security but also reduce network transmission bandwidth. Finally, LEDB allows the user to determine the integrity of the data before decrypting the ciphertext. Security analysis and experimental results show that our scheme is secure and efficient for data encryption and decryption.
C1 [Wu, Xinyan; Yuan, Yangkai; Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
   [Wang, Huanwei] Informat Engn Univ, Zhengzhou 450001, Peoples R China.
C3 University of Electronic Science & Technology of China; PLA Information
   Engineering University
RP Li, FG (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
EM fagenli@uestc.edu.cn
RI Wu, Xinyan/JNS-1881-2023
FU National Natural Science Foundation of China [62272090]; Sichuan Science
   and Technology Program [2022ZHCG0037]
FX This work is supported by the National Natural Science Foundation of
   China (grant no. 62272090) and the Sichuan Science and Technology
   Program (grant no. 2022ZHCG0037)
CR Adya A, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P1
   Amvrosiadis George., 2015, Proc. of USENIX ATC, P151
   [Anonymous], 2012, P 10 USENIX C FIL ST
   [Anonymous], 2010, 24 LARGE INSTALLATIO
   Bellare M, 2013, 22 USENIX SEC S USEN, P179
   Bellare M, 2013, LECT NOTES COMPUT SC, V7881, P296, DOI 10.1007/978-3-642-38348-9_18
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Chen XF, 2014, IEEE T PARALL DISTR, V25, P2386, DOI 10.1109/TPDS.2013.180
   Cox LR, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P285, DOI 10.1145/1060289.1060316
   Douceur JR, 2002, INT CON DISTR COMP S, P617, DOI 10.1109/ICDCS.2002.1022312
   Duan Y., 2014, P 6 ED ACM WORKSH CL, P57
   Fu K., 2006, Proceedings of Computer Science Department Faculty Publication Series, P149
   Gerla M., 2013, 2013 International Conference on Computing, Networking and Communications (ICNC 2013), P1123, DOI 10.1109/ICCNC.2013.6504250
   Halevi S, 2011, PROCEEDINGS OF THE 18TH ACM CONFERENCE ON COMPUTER & COMMUNICATIONS SECURITY (CCS 11), P491, DOI 10.1145/2046707.2046765
   Harnik D, 2010, IEEE SECUR PRIV, V8, P40, DOI 10.1109/MSP.2010.187
   Jingwei Li, 2016, 2016 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). Proceedings, P618, DOI 10.1109/DSN.2016.62
   Kan G, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102332
   Li J, 2015, IEEE T PARALL DISTR, V26, P1206, DOI 10.1109/TPDS.2014.2318320
   Li J, 2014, IEEE T PARALL DISTR, V25, P1615, DOI 10.1109/TPDS.2013.284
   Li MQ, 2016, IEEE INTERNET COMPUT, V20, P45, DOI 10.1109/MIC.2016.45
   Liang JW, 2021, IEEE T DEPEND SECURE, V18, P1632, DOI 10.1109/TDSC.2019.2922958
   Liu C, 2015, FUTURE GENER COMP SY, V49, P58, DOI 10.1016/j.future.2014.08.007
   Liu J, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P874, DOI 10.1145/2810103.2813623
   Mahesh B., 2020, Embedded Systems and Artificial Intelligence. Proceedings of ESAI 2019. Advances in Intelligent Systems and Computing (AISC 1076), P825, DOI 10.1007/978-981-15-0947-6_78
   Mendle R.S., 2022, RESILIENT SMART CITI, P375
   Meyer DT, 2012, ACM T STORAGE, V7, DOI 10.1145/2078861.2078864
   Perkel JM, 2019, NATURE, V568, P131, DOI 10.1038/d41586-019-01040-w
   Qin C, 2017, ACM T STORAGE, V13, DOI 10.1145/3032966
   Ruggiero P., 2012, Data Backup Options
   Wang Z, 2021, IEEE INT CONF TRUST, P1564, DOI 10.1109/TrustCom53373.2021.00227
   Xue KP, 2022, IEEE T DEPEND SECURE, V19, P635, DOI 10.1109/TDSC.2020.2987903
   Yuan HR, 2022, IEEE T SERV COMPUT, V15, P442, DOI 10.1109/TSC.2019.2948007
   Zhang Y, 2022, IEEE T DEPEND SECURE, V19, P2789, DOI 10.1109/TDSC.2021.3074146
   Zhang Y, 2018, IEEE T IND INFORM, V14, P4101, DOI 10.1109/TII.2018.2832251
   Zheng XY, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101666
   Zheng Yan, 2016, IEEE Transactions on Big Data, V2, P138, DOI 10.1109/TBDATA.2016.2587659
NR 36
TC 0
Z9 0
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2023
VL 138
AR 102858
DI 10.1016/j.sysarc.2023.102858
EA MAR 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA A7YC2
UT WOS:000957227800001
DA 2024-07-18
ER

PT J
AU Tan, XD
   Cheng, W
   Huang, HP
   Jing, TY
   Wang, TIY
AF Tan, Xudong
   Cheng, Wei
   Huang, Haiping
   Jing, Tianyi
   Wang, Tiaiyan
TI Edge-aided searchable data sharing scheme for IoV in the 5G environment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data sharing; Cloud-edge collaboradon; Blockchain; Searchable a;
   ribute-based encrypJon; Internet ot; ehicles; Saar? tontract; idge cache
ID BLOCKCHAIN; CLOUD; ENCRYPTION; FRAMEWORK; SECURITY; INTERNET
AB 'rue 2.evelopment of SG technology provices h.t6e potential for the Internet o Vehicles (loV). In the loV scenario, the sectue ex:hartge of llaffic wamh,g data is necessary to gumantee the safety of pedestr:ans, vehicles, and public transport faci theta t iota es. However, there remain a senas of challenging issttes to achieve data secare sharing while enstuing efficiency. Current solutions sttch as the data outsotuting storage of traditional centralized cloud serves may cattse information leakage due to their incomplete credibility. fo address these problems mentioned above, this pkter itroposes an edge-nided searchable data shming scheme based on blockchain for IoV in a 5G environment. birst, the pro; osed scheme stores the search index of the kappa eyword and the hash valne of the data ciphertext on the blockchain to ensttre its integrity and authenticity, and the smart conttact automatically verbes the search trapdoor. And then, an edge caching mechanism is designed to quickly feedback on users' renieval needs based on a cloud-edge collaboration mode!. 'n addition, attribute-based searchable encryption is used to enstua that only the iota iota sers who meet the access atnibutes and policy can decrypt the encrypted traffic warning data, which can achieve fine-grained access control and keyword search simultaneously. Finally, seauity analysis and perfmmance evaluation demonstrate that om scheme is sectut and mme efficient compared with other schemes.
C1 [Tan, Xudong; Cheng, Wei; Huang, Haiping; Jing, Tianyi; Wang, Tiaiyan] Nanjing Univ Posta & Telecommun, Sch Comp Sci, Nanjing 210003, Jiangs?, Peoples R China.
   [Tan, Xudong; Cheng, Wei; Huang, Haiping; Jing, Tianyi; Wang, Tiaiyan] Jiangsu High Technol Res Key Lab Wirless Sensor Ne, Nanjing 210003, Jiangsu, Peoples R China.
RP Huang, HP (corresponding author), Nanjing Univ Posta & Telecommun, Sch Comp Sci, Nanjing 210003, Jiangs?, Peoples R China.; Huang, HP (corresponding author), Jiangsu High Technol Res Key Lab Wirless Sensor Ne, Nanjing 210003, Jiangsu, Peoples R China.
EM hhp@njupt.edu.cn
FU National Natural Science Foundation of China [62072252, 62272243];
   Postgraduate Research & Practice Innovation Program of Jiangsu Province;
   OPPO Research Fund;  [SJCX22_0268]
FX This work was supported by the National Natural Science Foundation of
   China (Nos. 62072252 and 62272243), the Postgraduate Research & Practice
   Innovation Program of Jiangsu Province under Grant SJCX22_0268 and OPPO
   Research Fund. Sincerely thanks to the teachers of Blitzing Fang's
   academician learning class for their comments and suggestions.
CR Abbas N, 2018, IEEE INTERNET THINGS, V5, P450, DOI 10.1109/JIOT.2017.2750180
   Atari L., 2010, COMPUT NETW, V51, P2787
   Balkus SV, 2022, IEEE COMMUN SURV TUT, V24, P1280, DOI 10.1109/COMST.2022.3149714
   Cao N, 2014, IEEE T PARALL DISTR, V25, P222, DOI 10.1109/TPDS.2013.45
   Cermeno J. S., 2016, BBVA RES PAPER, V16, P20
   Chen LX, 2019, FUTURE GENER COMP SY, V95, P420, DOI 10.1016/j.future.2019.01.018
   Chen Q, 2020, COMPUT COMMUN, V164, P31, DOI 10.1016/j.comcom.2020.09.012
   Cheng K, 2021, IEEE T BIG DATA, V7, P689, DOI 10.1109/TBDATA.2017.2707552
   Cheng X, 2017, IEEE INTELL SYST, V32, P53, DOI 10.1109/MIS.2017.53
   Cui J, 2022, IEEE T INTELL TRANSP, V23, P8857, DOI 10.1109/TITS.2021.3086976
   Dalgkitsis A, 2021, IEEE T INTELL TRANSP, V22, P4100, DOI 10.1109/TITS.2020.3011264
   Dan Wang, 2018, IEEE Communications Magazine, V56, P114, DOI 10.1109/MCOM.2018.1701310
   Elfatih NM, 2022, IET COMMUN, V16, P400, DOI 10.1049/cmu2.12315
   Feng CS, 2020, IEEE T VEH TECHNOL, V69, P13784, DOI 10.1109/TVT.2020.3027568
   Kaiwartya O, 2016, IEEE ACCESS, V4, P5356, DOI 10.1109/ACCESS.2016.2603219
   Li JY, 2021, IEEE T VEH TECHNOL, V70, P8912, DOI 10.1109/TVT.2021.3098177
   Li XH, 2021, IEEE NETWORK, V35, P116, DOI [10.1109/MNET.011.2000558, 10.1109/MNET.011.2000554]
   Liu GD, 2022, SENSORS-BASEL, V22, DOI 10.3390/s22145361
   Liu H, 2018, IEEE NETWORK, V32, P78, DOI 10.1109/MNET.2018.1700344
   lollah M.B., 2020, IEEE INTERNET THINGS, V8, P4157
   Luo QY, 2021, IEEE COMMUN SURV TUT, V23, P2131, DOI 10.1109/COMST.2021.3106401
   Mao YY, 2017, IEEE COMMUN SURV TUT, V19, P2322, DOI 10.1109/COMST.2017.2745201
   Mei Q, 2021, 2021 IEEE CONFERENCE ON DEPENDABLE AND SECURE COMPUTING (DSC), DOI 10.1109/DSC49826.2021.9346240
   Miao YB, 2018, INFORM SCIENCES, V465, P21, DOI 10.1016/j.ins.2018.06.066
   Nakamoto S., 2008, Bitcoin: A Peer-to-Peer Electronic Cash System, DOI DOI 10.2139/SSRN.3440802
   Nay uro-Orti J., 2020, IEEE COMMUN SURV TUT, V22, P905
   Pu YW, 2020, INFORM SCIENCES, V540, P308, DOI 10.1016/j.ins.2020.05.087
   Qi Chai, 2012, IEEE International Conference on Communications (ICC 2012), P917, DOI 10.1109/ICC.2012.6364125
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Sun J, 2020, PLOS ONE, V15, DOI 10.1371/journal.pone.0239946
   Sun YB, 2021, IEEE ACCESS, V9, P20968, DOI 10.1109/ACCESS.2021.3054557
   Wan SH, 2020, J SUPERCOMPUT, V76, P2518, DOI 10.1007/s11227-019-03011-4
   Wang N, 2018, IEEE T INF FOREN SEC, V13, P2653, DOI 10.1109/TIFS.2018.2825952
   Yang FC, 2014, CHINA COMMUN, V11, P1, DOI 10.1109/CC.2014.6969789
   Yang QL, 2022, IEEE OPEN J COMP SOC, V3, P122, DOI 10.1109/OJCS.2022.3188249
   Yin H, 2020, J PARALLEL DISTR COM, V135, P56, DOI 10.1016/j.jpdc.2019.09.011
   Zhang J, 2020, IEEE T VEH TECHNOL, V69, P7940, DOI 10.1109/TVT.2020.2994144
   Zhang XH, 2019, IEEE ACCESS, V7, P58241, DOI 10.1109/ACCESS.2018.2890736
   Zheng QJ, 2014, IEEE INFOCOM SER, P522, DOI 10.1109/INFOCOM.2014.6847976
   Zhou J, 2017, IEEE COMMUN MAG, V55, P26, DOI 10.1109/MCOM.2017.1600363CM
NR 41
TC 5
Z9 6
U1 6
U2 24
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2023
VL 136
AR 102834
DI 10.1016/j.sysarc.2023.102834
EA FEB 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9P7IH
UT WOS:000944454000001
DA 2024-07-18
ER

PT J
AU Li, ZE
   Lemaire, E
   Abderrahmane, N
   Bilavarn, S
   Miramond, B
AF Li, Zhuoer
   Lemaire, Edgar
   Abderrahmane, Nassim
   Bilavarn, Sebastien
   Miramond, Benoit
TI Efficiency analysis of artificial vs. Spiking Neural Networks on FPGAs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Neuromorphic accelerator; Convolutional neural networks; NN application;
   Bioinspired AI; High-level Synthesis; Energy efficiency; FPGA
ID ON-CHIP
AB Artificial Neural Networks (ANNs) incur huge costs in terms of processing power, memory performance, and energy consumption, where in comparison an average human brain operates within a power budget of nearly 20 W. Brain-inspired computing such as Spiking Neural Networks (SNNs) are thus expected to improve efficiency to an unprecedented extent. But apart from the spike coding aspects currently addressed by numerous investigations, research also needs to find solutions for the practical design of future neuromorphic hardware ensuring very low power processing. This paper investigates these questions with a pragmatic comparison of deep Convolutional Neural Networks (CNNs) and their equivalent SNNs based on the implementation and measurement of a set of CNN image classification benchmarks on FPGA devices. Results show that SNNs are clearly less energy efficient than their equivalent CNNs in the general case, further indicating that, on top of ongoing progress in spike modeling theory (e.g. spike encoding, learning), neuromorphic accelerators also have to address important issues in the reality of RTL development and silicon implementation, among which sparsity versus static and idle power consumption, ability to support large levels of parallelism, memory performance, scalability, spiking convolutions.
C1 [Li, Zhuoer; Lemaire, Edgar; Bilavarn, Sebastien; Miramond, Benoit] Univ Cote Azur, CNRS, LEAT, Sophia Antipolis, France.
   [Abderrahmane, Nassim] IRT St Exupery, Valbonne, France.
C3 Universite Cote d'Azur; Centre National de la Recherche Scientifique
   (CNRS)
RP Li, ZE (corresponding author), Univ Cote Azur, CNRS, LEAT, Sophia Antipolis, France.
EM zhuoer.li@univ-cotedazur.fr; Edgar.Lemaire@univ-cotedazur.fr;
   Nassim.abderrahmane@irt-saintexupery.com;
   Sebastien.BILAVARN@univ-cotedazur.fr; Benoit.MIRAMOND@univ-cotedazur.fr
OI Miramond, Benoit/0000-0002-1229-7046; Li, Zhuoer/0000-0002-8788-7059;
   Nassim, Abderrahmane/0000-0002-9405-0417
CR Abderrahmane Nassim, 2020, THESIS U COTE AZUR
   Agrawal A, 2021, ISSCC DIG TECH PAP I, V64, P144, DOI 10.1109/ISSCC42613.2021.9365791
   Akopyan F, 2015, IEEE T COMPUT AID D, V34, P1537, DOI 10.1109/TCAD.2015.2474396
   [Anonymous], 2021, IBM UNV WORLDS 1 2 N
   ARM, 2021, TECHN REF MAN
   ARM, 2019, Technical Report
   Bonamy R, 2018, INT J CIRC THEOR APP, V46, P1648, DOI 10.1002/cta.2508
   Boutros A, 2020, 2020 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2020), P10, DOI 10.1109/ICFPT51103.2020.00011
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Conti F, 2016, DES AUT TEST EUROPE, P1201
   Davidson S, 2021, FRONT NEUROSCI-SWITZ, V15, DOI 10.3389/fnins.2021.651141
   Davies M, 2018, IEEE MICRO, V38, P82, DOI 10.1109/MM.2018.112130359
   Fang HW, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415608
   Han JH, 2020, TSINGHUA SCI TECHNOL, V25, P479, DOI 10.26599/TST.2019.9010019
   Höppner S, 2019, IEEE T CIRCUITS-I, V66, P2973, DOI 10.1109/TCSI.2019.2911898
   Hubara I, 2018, J MACH LEARN RES, V18
   IBM, 2020, HARDW AN AI
   iSoC, 2021, NEUR ACC DES
   Ju XP, 2020, NEURAL COMPUT, V32, P182, DOI 10.1162/neco_a_01245
   Kheradpisheh SR, 2020, INT J NEURAL SYST, V30, DOI 10.1142/S0129065720500276
   Maass W, 1997, NEURAL NETWORKS, V10, P1659, DOI 10.1016/S0893-6080(97)00011-7
   Painkras E, 2013, IEEE J SOLID-ST CIRC, V48, P1943, DOI 10.1109/JSSC.2013.2259038
   Qasaimeh M, 2019, IEEE I C EMBED SOFTW, DOI 10.1109/icess.2019.8782524
   Schuiki F, 2019, IEEE T COMPUT, V68, P484, DOI 10.1109/TC.2018.2876312
   Shawahna A, 2019, IEEE ACCESS, V7, P7823, DOI 10.1109/ACCESS.2018.2890150
   The shift project, 2020, IMPL DIG SUFF
   Venieris Stylianos I., 2017, CHRISTOS SAVVAS BOUG
   Xilinx, 2019, DPU CONV NEUR NETW
NR 28
TC 5
Z9 5
U1 1
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102765
DI 10.1016/j.sysarc.2022.102765
EA NOV 2022
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R2BZ
UT WOS:000892114100002
OA Green Published
DA 2024-07-18
ER

PT J
AU Han, G
   Bai, X
   Geng, SL
   Qin, BD
AF Han, Gang
   Bai, Xue
   Geng, Shengling
   Qin, Baodong
TI Efficient two-party SM2 signing protocol based on secret sharing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE SM2; Two-party signing; Additive secret sharing; Provable security;
   Secure computation
ID SIGNATURE SCHEME
AB The digital signature is widely used in practice to verify a user's identity and ensure data integrity for applications such as e-commerce and data exchange. The safe storage and reasonable use of the private key ensure the robustness of the cryptographic system. However, the private key stored in a single device faces the risk of invalidation due to theft or abuse. Moreover, the concentration of signature power inhibits their potential application in multi-user settings. Cooperative signature with the deployment of distributed key is a practical way to reduce the damage caused by key exposures. However, existing schemes of SM2 generally suffer from high computing overhead and exponential extension. In this paper, we present a new two-party SM2 protocol leveraging the Beaver's multiplication that requires lower computational cost than previous two-party SM2 signing protocols. The proposed protocol is proven secure, as long as the standard SM2 signature scheme is secure. We implement our protocol in C to demonstrate that the proposed protocol has practical application prospects due to its efficiency advantage.
C1 [Han, Gang; Bai, Xue; Qin, Baodong] Xian Univ Posts & Telecommun, Sch Cyberspace Secur, Xian 710121, Peoples R China.
   [Geng, Shengling] Qinghai Normal Univ, Sch Comp, Xining 810008, Qinghai, Peoples R China.
C3 Xi'an University of Posts & Telecommunications; Qinghai Normal
   University
RP Qin, BD (corresponding author), Xian Univ Posts & Telecommun, Sch Cyberspace Secur, Xian 710121, Peoples R China.
EM qinbaodong@xupt.edu.cn
RI Han, Gang/K-9229-2016
OI Han, Gang/0000-0001-8943-569X
FU Basic Research Program of Qinghai Province; National Natural Science
   Foundation of China;  [2020-ZJ-701];  [62102312];  [618722921]
FX Acknowledgments This work is supported by the Basic Research Program of
   Qinghai Province (Grant No. 2020-ZJ-701) and the National Natural
   Science Foundation of China (Grant No. 62102312 and 618722921) .
CR BEAVER D, 1992, LECT NOTES COMPUT SC, V576, P420
   Chen J., 2015, P 10 ACM S INFORM CO, P609, DOI [10.1145/2714576.2714587, DOI 10.1145/2714576.2714587]
   DAMGARD I, 1992, LECT NOTES COMPUT SC, V576, P445
   Dent AW, 2006, LECT NOTES COMPUT SC, V4076, P436
   DESMEDT Y, 1992, LECT NOTES COMPUT SC, V576, P457
   Ding F, 2018, 2018 14TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), P205, DOI 10.1109/CIS2018.2018.00052
   [冯琦 Feng Qi], 2020, [计算机研究与发展, Journal of Computer Research and Development], V57, P2136
   Gennaro R, 1996, LECT NOTES COMPUT SC, V1070, P354
   Gennaro R, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P1179, DOI 10.1145/3243734.3243859
   Gennaro R, 2016, LECT NOTES COMPUT SC, V9696, P156, DOI 10.1007/978-3-319-39555-5_9
   Han S, 2021, LECT NOTES COMPUT SC, V12828, P670, DOI 10.1007/978-3-030-84259-8_23
   Harn L, 1998, ELECTRON LETT, V34, P1219, DOI 10.1049/el:19980833
   [侯红霞 Hou Hongxia], 2020, [电子学报, Acta Electronica Sinica], V48, P1
   Lindell Y, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P1837, DOI 10.1145/3243734.3243788
   Qiu SM, 2022, IEEE T DEPEND SECURE, V19, P1338, DOI 10.1109/TDSC.2020.3022797
   SHAMIR A, 1979, COMMUN ACM, V22, P612, DOI 10.1145/359168.359176
   Shang M., 2014, J. Cryptologic Res., V1, P155, DOI [10.13868/j.cnki.jcr.000015, DOI 10.13868/J.CNKI.JCR.000015]
   Shoup V, 2000, LECT NOTES COMPUT SC, V1807, P207
   Shoup V., 1997, Advances in Cryptology - EUROCRYPT '97. International Conference on the Theory and Application of Cryptographic Techniques Proceedings, P256
   [苏吟雪 Su Yinxue], 2020, [计算机学报, Chinese Journal of Computers], V43, P701
   [涂彬彬 Tu Binbin], 2020, [密码学报, Journal of Cryptologic Research], V7, P826
   [涂彬彬 Tu Binbin], 2020, [密码学报, Journal of Cryptologic Research], V7, P1
   Wang J., 2021, J COMMUN, V42, P12, DOI [10.11959/j.issn.1000-436x.2021019, DOI 10.11959/J.ISSN.1000-436X.2021019]
   Wee H, 2011, LECT NOTES COMPUT SC, V6632, P589, DOI 10.1007/978-3-642-20465-4_32
   Wei W, 2019, SCI CHINA INFORM SCI, V62, DOI 10.1007/s11432-018-9515-9
   Yan J, 2016, KSII T INTERNET INF, V10, P897, DOI 10.3837/tiis.2016.02.025
   Zhang YD, 2020, FRONT COMPUT SCI-CHI, V14, DOI 10.1007/s11704-018-8106-9
   Zhang ZF, 2015, LECT NOTES COMPUT SC, V9497, P140, DOI 10.1007/978-3-319-27152-1_7
NR 28
TC 3
Z9 5
U1 3
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2022
VL 132
AR 102738
DI 10.1016/j.sysarc.2022.102738
EA OCT 2022
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5L6CZ
UT WOS:000870500600002
DA 2024-07-18
ER

PT J
AU Lu, YT
   Sun, WD
   Sun, M
AF Lu, Yuteng
   Sun, Weidi
   Sun, Meng
TI Towards mutation testing of Reinforcement Learning systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mutation testing; Reinforcement Learning; AI safety
AB Reinforcement Learning (RL), one of the most active research areas in artificial intelligence, focuses on goal -directed learning from interaction with an uncertain environment. RL systems play an increasingly important role in many aspects. Therefore, its safety issues have received more and more attention. Testing has achieved great success in ensuring safety of traditional software systems. However, traditional testing approaches hardly consider RL systems. To fill this gap, we propose a novel mutation testing framework specialized for RL systems. We propose a series of mutation operators simulating possible errors that RL systems may encounter, and show how to make comprehensive mutations of RL systems with these operators. Furthermore, test environments are provided to reveal possible problems within RL systems. The mutation testing technique can be helpful in the construction of RL systems, and mutation scores specialized for RL systems are used to analyze the extent of potential faults and evaluate the quality of test environments. Our evaluation in three popular environments, namely FrozenLake, CartPole, and MountainCar demonstrates the practicability of the proposed techniques.
C1 [Lu, Yuteng; Sun, Weidi; Sun, Meng] Peking Univ, Sch Math Sci, Beijing, Peoples R China.
C3 Peking University
RP Sun, M (corresponding author), Peking Univ, Sch Math Sci, Beijing, Peoples R China.
EM sunmeng@math.pku.edu.cn; sunmeng@math.pku.edu.cn
RI SUN, MENG/KQA-2135-2024
OI Sun, Meng/0000-0001-6550-7396
FU National Natural Science Foun-dation of China [62172019, 61772038];
   CCF-Huawei Formal Verification Innovation Research Plan, China
FX Acknowledgments This research was sponsored by the National Natural
   Science Foun-dation of China under Grant No. 62172019, 61772038, and
   CCF-Huawei Formal Verification Innovation Research Plan, China.
CR [Anonymous], 2015, 3 INT C LEARN REPR I
   [Anonymous], 2017, ELECT IMAG, DOI [DOI 10.2352/ISSN.2470-1173.2017.19.AVM-023, 10.2352/ISSN.2470-1173.2017.19.AVM-023]
   Arora S, 2021, ARTIF INTELL-AMST, V297, DOI 10.1016/j.artint.2021.103500
   Delamaro ME, 2001, IEEE T SOFTWARE ENG, V27, P228, DOI 10.1109/32.910859
   DEMILLO RA, 1978, COMPUTER, V11, P34, DOI 10.1109/C-M.1978.218136
   Erhan D, 2013, 2 INT C LEARNING REP
   Gerasimou S, 2020, PROC INT CONF SOFTW, P702, DOI 10.1145/3377811.3380391
   Ghanbari A, 2019, PROCEEDINGS OF THE 28TH ACM SIGSOFT INTERNATIONAL SYMPOSIUM ON SOFTWARE TESTING AND ANALYSIS (ISSTA '19), P19, DOI 10.1145/3293882.3330559
   HAMLET RG, 1977, IEEE T SOFTWARE ENG, V3, P279, DOI 10.1109/TSE.1977.231145
   Hessel M, 2018, AAAI CONF ARTIF INTE, P3215
   Tran HD, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358230
   Hu Q, 2019, 34TH IEEE/ACM INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING (ASE 2019), P1158, DOI 10.1109/ASE.2019.00126
   Huanhuan Wu, 2021, 2021 8th International Conference on Dependable Systems and Their Applications (DSA), P730, DOI 10.1109/DSA52907.2021.00106
   Humbatova N, 2021, ISSTA '21: PROCEEDINGS OF THE 30TH ACM SIGSOFT INTERNATIONAL SYMPOSIUM ON SOFTWARE TESTING AND ANALYSIS, P67, DOI 10.1145/3460319.3464825
   Humbatova N, 2020, PROC INT CONF SOFTW, P1110, DOI 10.1145/3377811.3380395
   Islam MJ, 2019, ESEC/FSE'2019: PROCEEDINGS OF THE 2019 27TH ACM JOINT MEETING ON EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING, P510, DOI 10.1145/3338906.3338955
   Jahangirova G, 2020, IEEE INT CONF SOFTW, P74, DOI 10.1109/ICST46399.2020.00018
   Jia L, 2021, PROC IEEE INT CONF S, P47, DOI 10.1109/ICSME52107.2021.00011
   Jia Y, 2011, IEEE T SOFTWARE ENG, V37, P649, DOI 10.1109/TSE.2010.62
   Kaiser L., 2019, ARXIV190300374
   Katz G, 2017, LECT NOTES COMPUT SC, V10426, P97, DOI 10.1007/978-3-319-63387-9_5
   Kober J, 2012, ADAPT LEARN OPTIM, V12, P579
   Lipton R., 1971, THESIS CARNEGIE MELL
   Loise T, 2017, IEEE ICST WORKSHOP, P97, DOI 10.1109/ICSTW.2017.24
   Ma L, 2018, IEEE INT CONF AUTOM, P120, DOI 10.1145/3238147.3238202
   Ma L, 2018, PROC INT SYMP SOFTW, P100, DOI 10.1109/ISSRE.2018.00021
   Mnih V, 2015, NATURE, V518, P529, DOI 10.1038/nature14236
   Moran K, 2018, PROC IEEE ACM INT C, P33, DOI 10.1145/3183440.3183492
   Openai, 2016, FAULTY REWARD FUNCTI
   Papadakis M, 2015, SOFTW TEST VERIF REL, V25, P605, DOI 10.1002/stvr.1509
   Pei KX, 2019, COMMUN ACM, V62, P137, DOI 10.1145/3361566
   Pei KX, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P1, DOI 10.1145/3132747.3132785
   Plappert M., 2018, ICLR
   Popov I., 2017, arXiv
   Schaul T., 2016, INT C LEARNING REPRE
   Shen WJ, 2021, INFORM SOFTWARE TECH, V130, DOI 10.1016/j.infsof.2020.106413
   Shen WJ, 2018, 2018 IEEE 18TH INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY COMPANION (QRS-C), P108, DOI 10.1109/QRS-C.2018.00032
   Silver D, 2016, NATURE, V529, P484, DOI 10.1038/nature16961
   Sun JW, 2020, AAAI CONF ARTIF INTE, V34, P5883
   Nguyen TT, 2023, IEEE T NEUR NET LEAR, V34, P3779, DOI 10.1109/TNNLS.2021.3121870
   Tian YC, 2018, PROCEEDINGS 2018 IEEE/ACM 40TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE), P303, DOI 10.1145/3180155.3180220
   Uesato Jonathan, 2019, 7 INT C LEARN REPR I
   Vigna G., 2004, P ACM C COMP COMM SE, P21
   Wang JY, 2019, PROC INT CONF SOFTW, P1245, DOI 10.1109/ICSE.2019.00126
   Wang Z, 2021, PROC INT CONF SOFTW, P397, DOI 10.1109/ICSE43902.2021.00046
   Wang Z, 2020, PROCEEDINGS OF THE 28TH ACM JOINT MEETING ON EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING (ESEC/FSE '20), P788, DOI 10.1145/3368089.3409761
   WATKINS CJCH, 1992, MACH LEARN, V8, P279, DOI 10.1007/BF00992698
   Wen L, 2020, Arxiv, DOI arXiv:2003.01303
   Yu C, 2020, Arxiv, DOI arXiv:1908.08796
   Zhang YH, 2018, ISSTA'18: PROCEEDINGS OF THE 27TH ACM SIGSOFT INTERNATIONAL SYMPOSIUM ON SOFTWARE TESTING AND ANALYSIS, P129, DOI 10.1145/3213846.3213866
NR 50
TC 2
Z9 2
U1 5
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102701
DI 10.1016/j.sysarc.2022.102701
EA SEP 2022
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200004
DA 2024-07-18
ER

PT J
AU Fu, XB
   Wang, YL
   You, L
   Ning, JT
   Hu, ZQ
   Li, FG
AF Fu, Xingbing
   Wang, Yinglun
   You, Lin
   Ning, Jianting
   Hu, Ziquan
   Li, Fagen
TI Offline/Online lattice-based ciphertext policy attribute-based
   encryption
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Attribute-based encryption; Lattice-based cryptography; Offline; Online;
   RLWE; Post quantum security
ID KEYWORD SEARCH; IMPLEMENTATION
AB Attribute Based Encryption (ABE) is a new public key encryption scheme which allows users to encrypt and decrypt messages based on user attributes, and it can enforce fine grained access control over the encrypted data. However, encryption and key generation computational costs grow with the complexity of the access policy or number of attributes, which makes it unsuitable for mobile device scenario.To address this problem, we propose an offline/online lattice-based ciphertext policy attribute-based encryption scheme under the Ring Learning with Errors (R-LWE) assumption where the computations for the algorithms are split into two phases: offline and online. In the process of generating the private key, the offline stage generates the intermediate private key before the attributes are known, and the online stage generates the corresponding private key based on the attributes. In the encryption process, the offline stage generates the intermediate ciphertext before the plaintext message and access policy are known, and preprocesses the complex computations required for encryption. After the online stage knows the plaintext message and access policy, it only needs to perform a small amount of simple computations to generate the final ciphertext. Compared with the Learning with Errors (LWE) based attribute-based encryption scheme, our scheme has better computational performance. Compared with the regular lattice based attribute based encryption scheme, our scheme is suitable for mobile devices. Compared with the attribute-based encryption schemes based on bilinear pairing, our scheme is resistant against quantum computing attacks.
C1 [Fu, Xingbing; You, Lin] Hangzhou Dianzi Univ, Sch Cyberspace, Hangzhou 310018, Peoples R China.
   [Fu, Xingbing] Yibin Univ, Fac Sci, Yibin 644000, Peoples R China.
   [Fu, Xingbing] Sci & Technol Commun Networks Lab, Shijiazhuang, Peoples R China.
   [Fu, Xingbing] Guangxi Key Lab Cryptog & Informat Secur, Guilin, Guangxi, Peoples R China.
   [Wang, Yinglun] Hangzhou Dianzi Univ, Coll Comp Sci & Technol, Hangzhou 310018, Peoples R China.
   [Ning, Jianting] Fujian Normal Univ, Coll Comp & Cyber Secur, Fuzhou 350117, Peoples R China.
   [Hu, Ziquan] Southwest Med Univ, Sch Med Informat & Engn, Luzhou 646000, Peoples R China.
   [Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
C3 Hangzhou Dianzi University; Yibin University; Hangzhou Dianzi
   University; Fujian Normal University; Southwest Medical University;
   University of Electronic Science & Technology of China
RP Fu, XB (corresponding author), Hangzhou Dianzi Univ, Sch Cyberspace, Hangzhou 310018, Peoples R China.
EM ntufuxb@126.com
RI You, Lin/JVO-6774-2024
FU Zhejiang Provincial Natural Science Foundation of China [LY19F020045];
   Guangxi Key Laboratory of Cryptography and Information Security
   [GCIS201718]; Science and Technology on Communication Networks
   Laboratory [6142104180413]; Key Research Project of Zhejiang Province
   [2017C01062]; National Nat-ural Science Foundation of China [61772166,
   61972094, 62032005]
FX Acknowledgments This research was supported by Zhejiang Provincial
   Natural Science Foundation of China under Grant No. LY19F020045; Guangxi
   Key Laboratory of Cryptography and Information Security under Grant No.
   GCIS201718; Science and Technology on Communication Networks Laboratory
   under Grant No. 6142104180413; the Key Research Project of Zhejiang
   Province under Grant No. 2017C01062; the National Nat-ural Science
   Foundation of China under Grant No. 61772166, No. 61972094, and No.
   62032005. The authors gratefully acknowledge the anonymous reviewers for
   their valuable comments.
CR Agrawal S, 2012, LECT NOTES COMPUT SC, V7293, P280, DOI 10.1007/978-3-642-30057-8_17
   Agrawal S, 2010, LECT NOTES COMPUT SC, V6110, P553
   [Anonymous], 2015, IACR CRYPTOL EPRINT
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Boneh D, 2003, SIAM J COMPUT, V32, P586, DOI 10.1137/S0097539701398521
   Brakerski Z, 2017, J CRYPTOL, V30, P289, DOI 10.1007/s00145-015-9221-5
   Cousins DB, 2018, P IEEE S SECUR PRIV, P354, DOI 10.1109/SP.2018.00007
   Cui J, 2019, INFORM SCIENCES, V489, P63, DOI 10.1016/j.ins.2019.03.043
   Dai W, 2018, IEEE T INF FOREN SEC, V13, P1169, DOI 10.1109/TIFS.2017.2779427
   El Bansarkhani R, 2014, LECT NOTES COMPUT SC, V8282, P48, DOI 10.1007/978-3-662-43414-7_3
   Eltayieb N, 2019, J SYST ARCHITECT, V98, P165, DOI 10.1016/j.sysarc.2019.07.005
   Even S, 1996, J CRYPTOL, V9, P35, DOI 10.1007/BF02254791
   Fu X, 2022, COMPUT SCI REV, V43, DOI 10.1016/j.cosrev.2021.100438
   Fu XB, 2018, J SYST SOFTWARE, V135, P157, DOI 10.1016/j.jss.2017.10.020
   Genise N, 2018, LECT NOTES COMPUT SC, V10820, P174, DOI 10.1007/978-3-319-78381-9_7
   Gentry C, 2008, ACM S THEORY COMPUT, P197
   Gentry C, 2013, LECT NOTES COMPUT SC, V8042, P75, DOI 10.1007/978-3-642-40041-4_5
   Gorbunov S, 2015, LECT NOTES COMPUT SC, V9216, P503, DOI 10.1007/978-3-662-48000-7_25
   Goyal V., 2006, P 2006 INT C PRIVACY, P1
   Green M., 2011, USENIX Security Symposium
   Guo FC, 2008, LECT NOTES COMPUT SC, V5143, P247
   Gür KD, 2019, IEEE T COMPUT, V68, P570, DOI 10.1109/TC.2018.2874479
   Gür KD, 2018, WAHC'18: PROCEEDINGS OF THE 6TH WORKSHOP ON ENCRYPTED COMPUTING & APPLIED HOMOMORPHIC CRYPTOGRAPHY, P61, DOI 10.1145/3267973.3267975
   Hohenberger S, 2014, LECT NOTES COMPUT SC, V8383, P293, DOI 10.1007/978-3-642-54631-0_17
   Li H, 2022, IEEE J BIOMED HEALTH, V26, P1949, DOI 10.1109/JBHI.2021.3075995
   Lyubashevsky V, 2013, J ACM, V60, DOI 10.1145/2535925
   Micciancio D, 2012, LECT NOTES COMPUT SC, V7237, P700, DOI 10.1007/978-3-642-29011-4_41
   Micciancio Daniele, 2011, Post-quantum Cryptography, P713, DOI 10.1007/978-1-4419-5906-5417
   Nali D., 2005, INT J NETW SECURITY, V1, P173
   Ostrovsky R, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P195, DOI 10.1145/1315245.1315270
   Peikert C, 2010, LECT NOTES COMPUT SC, V6223, P80, DOI 10.1007/978-3-642-14623-7_5
   Regev O, 2004, J ACM, V51, P899, DOI 10.1145/1039488.1039490
   Regev O, 2004, SIAM J COMPUT, V33, P738, DOI 10.1137/S0097539703440678
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Waters B, 2011, LECT NOTES COMPUT SC, V6571, P53, DOI 10.1007/978-3-642-19379-8_4
   Zavattoni E, 2015, IEEE T COMPUT, V64, P1429, DOI 10.1109/TC.2014.2329681
   Zhang J, 2012, 7TH ACM SYMPOSIUM ON INFORMATION, COMPUTER AND COMMUNICATIONS SECURITY (ASIACCS 2012)
   Zhang XJ, 2021, IEEE T DEPEND SECURE, V18, P1019, DOI 10.1109/TDSC.2019.2914117
   Zhang XJ, 2019, INFORM SCIENCES, V494, P193, DOI 10.1016/j.ins.2019.04.051
NR 39
TC 6
Z9 6
U1 9
U2 34
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102684
DI 10.1016/j.sysarc.2022.102684
EA AUG 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4F5IT
UT WOS:000848546200002
DA 2024-07-18
ER

PT J
AU Wang, PF
   Yan, ZH
   Han, GJ
   Yang, H
   Zhao, Y
   Lin, C
   Wang, N
   Zhang, Q
AF Wang, Pengfei
   Yan, Zhaohong
   Han, Guangjie
   Yang, Hao
   Zhao, Yian
   Lin, Chi
   Wang, Ning
   Zhang, Qiang
TI A2E2: Aerial-assisted energy-efficient edge sensing in intelligent
   public transportation systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Intelligentpublictransportation; Dataoffloading; Charging; Edgesensing;
   Internetofvehicles
ID UAV; ALLOCATION; ALGORITHM; DESIGN; BUS
AB Emerging intelligent public transportation systems (IPTS) enable various smart services by collecting sensing data leveraging public transportation. However, existing researches ignore sensors are usually deployed in 3-D space, and a number of generated sensing data are dropped due to limited storage capacities of sensors. To solve the problem, we propose the A2E2 framework to ensure the sustainable sensing operation, i.e., collecting data and charging sensors assisted by UAVs in IPTS simultaneously. In A2E2 framework, UAVs could charge sensors and fly near them to collect sensing data. Meanwhile, they also could stop on vehicles to be charged and send collected data to smart services. The entire process is formulated as a collaborative task allocation and scheduling jointly optimization problem. We solve the problem by dividing it into two parts which are proved NP-hard, and propose two algorithms, i.e., the minimum transfer algorithm and shortest trajectory planning algorithm. The minimum transfer algorithm minimizes the number of UAV transfer times among vehicles, and the shortest trajectory planning algorithm ensures UAVs could execute the allocated task effectively. Extensive evaluations with large scale real world dataset are conducted showing that A2E2 outperforms the other three benchmarks significantly.
C1 [Wang, Pengfei; Yan, Zhaohong; Yang, Hao; Zhao, Yian; Zhang, Qiang] Dalian Univ Technol, Sch Comp Sci & Technol, Dalian 116024, Peoples R China.
   [Han, Guangjie] Hohai Univ, Changzhou Key Lab Internet Things Technol Intellig, Changzhou 213022, Peoples R China.
   [Lin, Chi] Dalian Univ Technol, Sch Software, Dalian 116600, Peoples R China.
   [Wang, Ning] Rowan Univ, Dept Comp Sci, Glassboro, NJ 08028 USA.
C3 Dalian University of Technology; Hohai University; Dalian University of
   Technology; Rowan University
RP Wang, PF; Zhang, Q (corresponding author), Dalian Univ Technol, Sch Comp Sci & Technol, Dalian 116024, Peoples R China.
EM wangpf@dlut.edu.cn; zhangq@dlut.edu.cn
RI Zhang, Qiang/IWU-5000-2023; Zhang, Qiang/GXF-3105-2022; Wang,
   Ning/JEO-4770-2023; zhang, qiang/HZJ-9551-2023; Zhao, YiAn/JFK-5881-2023
OI Wang, Pengfei/0000-0002-0906-4217
FU National Key Research and Development Program of China [2021ZD0112400];
   National Natural Science Foundation of China [U1908214, 62172069];
   CCF-Tencent Open Fund [IAGR20210116]; Fundamental Research Funds for the
   Central Universities, China [DUT20RC (3) 039, DUT21TD107, DUT21JC27];
   LiaoNing Revitalization Talents Program, China [XLYC2008017]; Liaoning
   Key Research and Development Program, China [2019JH2/10100030]; Special
   Project of Central Government Guiding Local Science and Technology
   Development, China [2021JH6/10500140]; Program for Innovative Research
   Team in University of Liaoning Province, China [LT2020015]; Support Plan
   for Key Field Innovation Team of Dalian, China [2021RT06]; Science and
   Technology Innovation Fund of Dalian, China [2020JJ25CY001]; Dalian
   Young Star of Science and Technology Project, China [2021RQ055]
FX This work was supported in part by the National Key Research and
   Development Program of China under Grant 2021ZD0112400, National Natural
   Science Foundation of China under Grants U1908214, 62172069, CCF-Tencent
   Open Fund under Grant IAGR20210116, the Fundamental Research Funds for
   the Central Universities, China under Grants DUT20RC (3) 039,
   DUT21TD107, DUT21JC27, LiaoNing Revitalization Talents Program, China
   under Grant XLYC2008017, the Liaoning Key Research and Development
   Program, China under Grant 2019JH2/10100030, Special Project of Central
   Government Guiding Local Science and Technology Development, China under
   Grant 2021JH6/10500140, Program for Innovative Research Team in
   University of Liaoning Province, China under Grant LT2020015, Support
   Plan for Key Field Innovation Team of Dalian, China under Grant
   2021RT06, Science and Technology Innovation Fund of Dalian, China under
   Grant 2020JJ25CY001, and Dalian Young Star of Science and Technology
   Project, China under Grant 2021RQ055.
CR Alan UD, 2018, IEEE INTEL TRANSP SY, V10, P30, DOI 10.1109/MITS.2017.2776102
   Baek J, 2020, IEEE INTERNET THINGS, V7, P1327, DOI 10.1109/JIOT.2019.2954530
   Chang C.-Y., 2020, IEEE SYST J
   Chen C, 2023, IEEE INTERNET THINGS, V10, P3215, DOI 10.1109/JIOT.2022.3143529
   Chen C, 2021, APPL SOFT COMPUT, V103, DOI 10.1016/j.asoc.2021.107108
   Chen CH, 2018, IEEE INTERNET THINGS, V5, P4231, DOI 10.1109/JIOT.2018.2863555
   Chen MQ, 2019, LECT NOTES ARTIF INT, V11745, P497, DOI 10.1007/978-3-030-27529-7_42
   Di Francesco M, 2011, ACM T SENSOR NETWORK, V8, DOI 10.1145/1993042.1993049
   Guo JW, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102219
   Hampshire P.R, 2020, IOT CONNECTIONS REAC
   Hartleb J, 2022, EUR J OPER RES, V298, P953, DOI 10.1016/j.ejor.2021.06.025
   He SB, 2013, IEEE T MOBILE COMPUT, V12, P1931, DOI 10.1109/TMC.2012.161
   Heinzelman WR, 2000, P 33 ANN HAW INT C S, V2, P10
   Helsgaun K, 2000, EUR J OPER RES, V126, P106, DOI 10.1016/S0377-2217(99)00284-2
   Hu ML, 2019, FUTURE GENER COMP SY, V94, P214, DOI 10.1016/j.future.2018.11.024
   Huang HL, 2021, IEEE T INTELL TRANSP, V22, P4941, DOI 10.1109/TITS.2020.2983491
   Huang HL, 2020, IEEE T TRANSP ELECTR, V6, P1368, DOI 10.1109/TTE.2020.3011682
   Huang HL, 2017, IEEE INTERNET THINGS, V4, P1528, DOI 10.1109/JIOT.2017.2707464
   Jiang M, 2019, IEEE T COMMUN, V67, P3806, DOI 10.1109/TCOMM.2019.2896973
   Jin Y, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102059
   KHATIB O, 1986, INT J ROBOT RES, V5, P90, DOI 10.1177/027836498600500106
   Lin C, 2018, INT CON DISTR COMP S, P311, DOI 10.1109/ICDCS.2018.00039
   Luo J, 2019, J SYST ARCHITECT, V97, P34, DOI 10.1016/j.sysarc.2019.01.019
   Luo WR, 2021, IEEE INTERNET THINGS, V8, P7833, DOI 10.1109/JIOT.2020.3041303
   M.A. Express, 2020, MAPS SCHED MOD AR EX
   Ma J, 2019, ATMOS ENVIRON, V214, DOI 10.1016/j.atmosenv.2019.116885
   Nguyen MA, 2022, EUR J OPER RES, V299, P910, DOI 10.1016/j.ejor.2021.07.008
   Pan CH, 2020, IEEE J SEL AREA COMM, V38, P1719, DOI 10.1109/JSAC.2020.3000802
   Ropero F, 2019, ENG APPL ARTIF INTEL, V78, P260, DOI 10.1016/j.engappai.2018.11.008
   Silva TH, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3301284
   Sun Y, 2019, IEEE T COMMUN, V67, P4281, DOI 10.1109/TCOMM.2019.2900630
   Trotta A, 2018, IEEE INFOCOM SER, P1043, DOI 10.1109/INFOCOM.2018.8485863
   Wang P., 2022, IEEE T INTELL TRANSP
   Wang PF, 2021, IEEE INTERNET THINGS, V8, P7562, DOI 10.1109/JIOT.2020.3039467
   Wang XQ, 2019, CLUSTER COMPUT, V22, P15439, DOI 10.1007/s10586-018-2625-x
   Wang YC, 2019, IEEE T MOBILE COMPUT, V18, P1527, DOI 10.1109/TMC.2018.2863293
   Wang Z, 2019, SWARM EVOL COMPUT, V51, DOI 10.1016/j.swevo.2019.100594
   Wei WT, 2022, IEEE T INTELL TRANSP, V23, P25536, DOI 10.1109/TITS.2021.3091321
   Wu QQ, 2018, IEEE T VEH TECHNOL, V67, P6663, DOI 10.1109/TVT.2018.2799947
   Xie LF, 2019, IEEE INTERNET THINGS, V6, P1690, DOI 10.1109/JIOT.2018.2875446
   Xu XY, 2018, EXPERT SYST APPL, V95, P324, DOI 10.1016/j.eswa.2017.11.043
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Zeng Y, 2019, IEEE T WIREL COMMUN, V18, P2329, DOI 10.1109/TWC.2019.2902559
   Zheng Y, 2014, ACM T INTEL SYST TEC, V5, DOI 10.1145/2629592
NR 44
TC 2
Z9 2
U1 3
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102617
DI 10.1016/j.sysarc.2022.102617
EA JUL 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3C8PK
UT WOS:000828879400001
DA 2024-07-18
ER

PT J
AU Zhang, MW
   Yang, MX
   Shen, G
AF Zhang, Mingwu
   Yang, Mingxuan
   Shen, Gang
TI SSBAS-FA: A secure sealed-bid e-auction scheme with fair arbitration
   based on time-released blockchain
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE e-auction; Sealed-bid; Time-released blockchain; Fair arbitration
AB Electronic auctions are becoming more and more popular in business activities, which provide the professionals with competitive prices for their products, pitching the suppliers directly against each other to allow suppliers to bid online against a published specification. In sealed-bid e-auctions, bidders send sealed-bid envelopes to auctioneer and auctioneer only can open them after a certain period of time to announce the highest bidder. In order to solve the issue of the opacity of whole sealed-bid auction process, researchers try to solve this problem by incorporating the blockchain technique into the e-auction systems with the properties of unforgeable transaction and public ledger of the blockchain. However, since the auctioneer might open the bid envelope before the deadline of the auction, it can tamper the bid price by colluding with malicious bidders for personal profit. In this paper, we propose a time-released blockchain-based sealed-bid e-auction scheme. We use time-lock encryption to ensure that the bidders' bid data will not be available to anyone until a specified time, thus guaranteeing the security of the bidders' data. At the same time, we use smart contracts for auction verification, which further improves the security of the scheme and avoids tampering by malicious auctioneers. In addition, we propose a secure sealed-bid e-auction scheme with fair arbitration (namely, SSBAS-FA), that is based on time-released blockchain to provide a fair arbitration mechanism in punishing malicious bidders. We give the deployment of a time-released blockchain that eliminates the demand of the trusted third party to perform the validation of the smart contract. We provide the fair arbitration for the bidder and auctioneer. The security analysis and performance evaluation indicate that our scheme is secure, fair and efficient in sealed-bid e-auction system.
C1 [Zhang, Mingwu; Yang, Mingxuan; Shen, Gang] Hubei Univ Technol, Sch Comp Sci, Wuhan 430068, Peoples R China.
   [Zhang, Mingwu; Shen, Gang] Hubei Univ Technol, Xiangyang Ind Inst, Xiangyang 441100, Peoples R China.
C3 Hubei University of Technology; Hubei University of Technology
RP Shen, G (corresponding author), Hubei Univ Technol, Sch Comp Sci, Wuhan 430068, Peoples R China.
EM mzhang@hbut.edu.cn; ymx@hbut.edu.cn; shengang@hbut.edu.cn
RI Zhang, Mingwu/Q-1571-2015
FU National Natural Science Foundation of China [62072134, U2001205]; Key
   Research and Development Program of Hubei Province [2021BEA163]
FX This work is supported by the National Natural Science Foundation of
   China under grants 62072134 and U2001205, and the Key Research and
   Development Program of Hubei Province under Grant 2021BEA163.
CR Adam MTP, 2017, INT J ELECTRON COMM, V21, P363, DOI 10.1080/10864415.2016.1319222
   Bag S, 2020, IEEE T INF FOREN SEC, V15, P2042, DOI 10.1109/TIFS.2019.2955793
   Bedoya JC, 2021, IEEE T SUSTAIN ENERG, V12, P1009, DOI 10.1109/TSTE.2020.3029977
   Berdik D, 2021, INFORM PROCESS MANAG, V58, DOI 10.1016/j.ipm.2020.102397
   Bitansky N, 2016, ITCS'16: PROCEEDINGS OF THE 2016 ACM CONFERENCE ON INNOVATIONS IN THEORETICAL COMPUTER SCIENCE, P345, DOI 10.1145/2840728.2840745
   Brakerski Z, 2019, LECT NOTES COMPUT SC, V11892, P407, DOI 10.1007/978-3-030-36033-7_16
   Brandt F., 2006, International Journal of Information Security, V5, P201, DOI DOI 10.1007/S10207-006-0001-Y
   Cathalo J, 2005, LECT NOTES COMPUT SC, V3783, P291
   Chae SW, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9040672
   Erfani S, 2019, 2019 INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS 2019), DOI 10.1109/isscs.2019.8801796
   Franklin MK, 1996, IEEE T SOFTWARE ENG, V22, P302, DOI 10.1109/32.502223
   Galal H. S., 2019, Financial Cryptography and Data Security, P265
   Galal HS, 2018, LECT NOTES COMPUT SC, V11025, P3, DOI 10.1007/978-3-030-00305-0_1
   Guo Z, 2017, EURASIP J INF SECUR, DOI 10.1186/s13635-017-0068-1
   Hernández C, 2020, RAND J ECON, V51, P868, DOI 10.1111/1756-2171.12343
   Katz J, 2020, LECT NOTES COMPUT SC, V12552, P390, DOI 10.1007/978-3-030-64381-2_14
   LAMPORT L, 1982, ACM T PROGR LANG SYS, V4, P382, DOI 10.1145/357172.357176
   Li C, 2018, SYM REL DIST SYST, P213, DOI 10.1109/SRDS.2018.00033
   Li HL, 2021, SECUR COMMUN NETW, V2021, DOI 10.1155/2021/5523394
   Liang RC, 2020, TRANSPORT RES B-METH, V133, P165, DOI 10.1016/j.trb.2020.01.002
   Liu J, 2018, DESIGN CODE CRYPTOGR, V86, P2549, DOI 10.1007/s10623-018-0461-x
   Liu TE, 2020, IEEE INTERNET THINGS, V7, P7928, DOI 10.1109/JIOT.2020.2990428
   Malavolta G, 2019, LECT NOTES COMPUT SC, V11692, P620, DOI 10.1007/978-3-030-26948-7_22
   Nakamoto S., 2008, DECENT BUS REV, V21260, DOI https://bitcoin.org/bitcoin.pdf
   Ning J., 2018, IACR Cryptol. ePrint Arch., V2018
   Reddy V., 2019, 2019 INT C ISSUES CH, V1, P1
   Rivest R. L., 1996, Time-Lock Puzzles and Timed-Release Crypto
   Shi RH, 2021, IEEE T CIRCUITS-I, V68, P4221, DOI 10.1109/TCSI.2021.3103857
   Shi RH, 2019, SCI REP-UK, V9, DOI 10.1038/s41598-019-44030-8
   Staff R., 2021, UKRAINIAN MINISTRY C
   Treleaven P, 2017, COMPUTER, V50, P14, DOI 10.1109/MC.2017.3571047
   Venkatesh VG, 2020, ROBOT CIM-INT MANUF, V63, DOI 10.1016/j.rcim.2019.101896
   Wang C, 2017, EUR J OPER RES, V261, P994, DOI 10.1016/j.ejor.2017.03.024
   Xiong J., 2019, ABS190303285 CORR
   Zhang MW, 2022, IEEE SYST J, V16, P4552, DOI 10.1109/JSYST.2021.3093415
   Zhang MW, 2021, IEEE INTERNET THINGS, V8, P10830, DOI 10.1109/JIOT.2021.3051060
   Zhang MW, 2022, IEEE SYST J, V16, P67, DOI 10.1109/JSYST.2020.3027758
   Zhang MW, 2020, WIREL COMMUN MOB COM, V2020, DOI 10.1155/2020/8888284
NR 38
TC 9
Z9 9
U1 4
U2 23
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102619
DI 10.1016/j.sysarc.2022.102619
EA JUL 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O9RS
UT WOS:000855031800009
DA 2024-07-18
ER

PT J
AU Riera, M
   Arnau, JM
   González, A
AF Riera, Marc
   Arnau, Jose Maria
   Gonzalez, Antonio
TI CREW: Computation reuse and efficient weight storage for
   hardware-accelerated MLPs and RNNs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Machine learning; Deep neural networks; Computation reuse; Accelerators;
   Low energy
ID NEURAL-NETWORKS
AB Deep Neural Networks (DNNs) have achieved tremendous success for cognitive applications. The core operation in a DNN is the dot product between quantized inputs and weights. Prior works exploit the weight/input repetition that arises due to quantization to avoid redundant computations in Convolutional Neural Networks (CNNs). However, in this paper we show that their effectiveness is severely limited when applied to FullyConnected (FC) layers, which are commonly used in state-of-the-art DNNs, as it is the case of modern Recurrent Neural Networks (RNNs) and Transformer models. To improve energy-efficiency of FC computation we present CREW, a hardware accelerator that implements Computation Reuse and an Efficient Weight Storage mechanism to exploit the large number of repeated weights in FC layers. CREW first performs the multiplications of the unique weights by their respective inputs and stores the results in an on-chip buffer. The storage requirements are modest due to the small number of unique weights and the relatively small size of the input compared to convolutional layers. Next, CREW computes each output by fetching and adding its required products. To this end, each weight is replaced offline by an index in the buffer of unique products. Indices are typically smaller than the quantized weights, since the number of unique weights for each input tends to be much lower than the range of quantized weights, which reduces storage and memory bandwidth requirements. Overall, CREW greatly reduces the number of multiplications and provides significant savings in model memory footprint and memory bandwidth usage. We evaluate CREW on a diverse set of modern DNNs. On average, CREW provides 2.61x speedup and 2.42x energy savings over a TPU-like accelerator. Compared to UCNN, a state-of-art computation reuse technique, CREW achieves 2.10x speedup and 2.08x energy savings on average.
C1 [Riera, Marc; Arnau, Jose Maria; Gonzalez, Antonio] Univ Politecn Catalunya UPC, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya
RP Riera, M (corresponding author), Univ Politecn Catalunya UPC, Barcelona, Spain.
EM mriera@ac.upc.edu
RI Riera, Marc/E-8350-2016
OI Riera, Marc/0000-0002-2768-5703
FU CoCoUnit ERC Advanced Grant of the EU's Horizon 2020 program [833057];
   Spanish State Research Agency (MCIN/AEI) [PID2020-113172RB-I00]; ICREA
   Academia program; Spanish Ministry of Education [FPU15/02294]; European
   Research Council (ERC) [833057] Funding Source: European Research
   Council (ERC)
FX This work has been supported by the CoCoUnit ERC Advanced Grant of the
   EU's Horizon 2020 program (grant No 833057), the Spanish State Research
   Agency (MCIN/AEI) under grant PID2020-113172RB-I00, the ICREA Academia
   program, and the Spanish Ministry of Education under grant FPU15/02294.
CR Akhlaghi V, 2018, CONF PROC INT SYMP C, P662, DOI 10.1109/ISCA.2018.00061
   Amodei D, 2016, PR MACH LEARN RES, V48
   [Anonymous], 2016, ARXIV
   [Anonymous], 2015, P 2015 C EMP METH NA, DOI [10.18653/v1/D15-1166, DOI 10.48550/ARXIV.1508.04025]
   Bahdanau D, 2016, Arxiv, DOI [arXiv:1409.0473, 10.48550/arXiv.1409.0473]
   Bojar O., 2016, P 1 C MACH TRANSL, V2, P131
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Cho K., 2014, PROCS C EMPIRICAL ME, P1724, DOI DOI 10.3115/V1/D14-1179
   Tran D, 2015, IEEE I CONF COMP VIS, P4489, DOI 10.1109/ICCV.2015.510
   Garland J, 2018, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3233300
   Gong YC, 2014, LECT NOTES COMPUT SC, V8695, P392, DOI 10.1007/978-3-319-10584-0_26
   Han S, 2015, ADV NEUR IN, V28
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hegde K, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P933, DOI [10.1109/MICRO.2018.00080, 10.1109/MICR0.2018.00080]
   Hegde K, 2018, CONF PROC INT SYMP C, P674, DOI 10.1109/ISCA.2018.00062
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Imani M, 2020, INT S HIGH PERF COMP, P1, DOI 10.1109/HPCA47549.2020.00011
   Jiao X, 2018, DES AUT TEST EUROPE, P1223, DOI 10.23919/DATE.2018.8342202
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kuchaiev O, 2018, NLP OPEN SOURCE SOFTWARE (NLP-OSS), P41
   KUNG HT, 1982, COMPUTER, V15, P37, DOI 10.1109/MC.1982.1653825
   KUNG SY, 1989, J PARALLEL DISTR COM, V6, P358, DOI 10.1016/0743-7315(89)90065-8
   Li S, 2011, ICCAD-IEEE ACM INT, P694, DOI 10.1109/ICCAD.2011.6105405
   Lu WY, 2017, INT S HIGH PERF COMP, P553, DOI 10.1109/HPCA.2017.29
   Micron, 2001, MICR LPDDR4 SYST POW
   Mittal S, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102041
   Moolchandani D, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101887
   Ning L, 2019, INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2019), P438, DOI 10.1145/3330345.3330384
   Panayotov V, 2015, INT CONF ACOUST SPEE, P5206, DOI 10.1109/ICASSP.2015.7178964
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Paszke A, 2019, ADV NEUR IN, V32
   Pattanayak S, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102031
   Povey D., 2011, IEEE 2011 WORKSH AUT
   Reagen B, 2016, CONF PROC INT SYMP C, P267, DOI 10.1109/ISCA.2016.32
   Riera M, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102336
   Riera M, 2018, CONF PROC INT SYMP C, P57, DOI 10.1109/ISCA.2018.00016
   Samajdar A., 2018, ARXIV
   Synopsys, 1986, SYN DES COMP DES LIB
   Vaswani A, 2017, ADV NEUR IN, V30
   Widrow B, 1996, IEEE T INSTRUM MEAS, V45, P353, DOI 10.1109/19.492748
   Xia M, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.101991
   Yasoubi A, 2017, IEEE COMPUT ARCHIT L, V16, P72, DOI 10.1109/LCA.2016.2521654
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
   Zaremba W., 2014, ARXIV
   Zhang DQ, 2018, LECT NOTES COMPUT SC, V11212, P373, DOI 10.1007/978-3-030-01237-3_23
   Zhang JJ, 2015, IEEE INTELL SYST, V30, P16, DOI 10.1109/MIS.2015.69
   Zhang SJ, 2016, INT SYMP MICROARCH
   Zhang XH, 2014, INT CONF ACOUST SPEE
   Zhou A., 2017, ARXIV
   Zhou S., 2016, arXiv
   Zhu C., 2016, ARXIV
NR 54
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102604
DI 10.1016/j.sysarc.2022.102604
EA JUN 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O9RS
UT WOS:000855031800007
OA Green Published, hybrid, Green Submitted
DA 2024-07-18
ER

PT J
AU Cassano, L
   Iamundo, M
   Lopez, TA
   Nazzari, A
   Di Natale, G
AF Cassano, Luca
   Iamundo, Mattia
   Lopez, Tomas Antonio
   Nazzari, Alessandro
   Di Natale, Giorgio
TI DETON: DEfeating hardware Trojan horses in microprocessors through
   software ObfuscatioN
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hardware security; Hardware Trojan detection; Hardware Trojan horses;
   Microprocessors; Software obfuscation
ID SECURITY
AB Hardware Trojan Horses (HTHs) represent today a serious issue not only for academy but also for industry because of the dramatic complexity and dangerousness attackers can count on. It has been shown that HTHs can be inserted in modern and complex microprocessors allowing the attacker to run malicious software, to acquire root privileges and to steal secret user information. In this paper we propose DETON, an automatic methodology for software manipulation aimed at introducing obfuscation in programs' execution to protect microprocessor-based systems against information stealing HTHs. The high-level goal of DETON is to produce an obfuscated version of the program under protection in order to allow a trusted execution over a (possibly) untrusted CPU-based system. The obfuscated program will then be the one actually executed on the target hardware platform. DETON is fully integrated in the classical software design flow since it takes the output of the compiler, i.e., the assembly code of the program to be protected, and it produces a modified version of the assembly code which is in turn fully compatible with the underlying target HW platform. DETON aims at (i) reducing the amount of sensitive information exposed to the attacker by spreading it through microprocessor's registers and by submerging it among garbage information, and (ii) reducing the time for which sensitive information is exposed to the attacker by scrambling data among microprocessor's registers. We present a set of guidelines, requirements and metrics aimed at driving and assessing software obfuscation against always-on information-stealing HTHs and we then present the DETON framework. We assessed DETON on the Ariane version of the 64 bit RISC-V microprocessor running a set of real-world benchmark programs for embedded systems.
C1 [Cassano, Luca; Iamundo, Mattia; Lopez, Tomas Antonio; Nazzari, Alessandro] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Milan, Italy.
   [Di Natale, Giorgio] Univ Grenoble Alpes, Inst Polytech Grenoble, TIMA, Grenoble, France.
C3 Polytechnic University of Milan; Communaute Universite Grenoble Alpes;
   Institut National Polytechnique de Grenoble; Universite Grenoble Alpes
   (UGA); Centre National de la Recherche Scientifique (CNRS)
RP Cassano, L (corresponding author), Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Milan, Italy.
EM luca.cassano@polimi.it; mattia.iamundo@polimi.it;
   tomasantonio.lopez@polimi.it; alessandro.nazzari@polimi.it;
   giorgio.di-natale@univ-grenoble-alpes.fr
RI CASSANO, LUCA/KHW-0015-2024
OI CASSANO, LUCA/0000-0003-3824-7714; Lopez,
   Tomas-Antonio/0000-0002-3071-8115
CR [Anonymous], 2022, PROJECTROSENBRIDGE
   [Anonymous], 2022, RISCV BENCHMARKS
   Becker GT, 2013, LECT NOTES COMPUT SC, V8086, P197, DOI 10.1007/978-3-642-40349-1_12
   Bhardwaj A, 2017, COMM COM INF SC, V711, P345, DOI 10.1007/978-981-10-7470-7_34
   Bhasin Shivam, 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS). Proceedings, P2021, DOI 10.1109/ISCAS.2015.7169073
   Bloom G, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P100, DOI 10.1109/HST.2009.5224959
   Bolat A, 2020, 2020 15TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2020), DOI 10.1109/dtis48698.2020.9080961
   Carelli A, 2018, IEEE INT CONF AUTO, DOI 10.1109/AQTR.2018.8402795
   Chattopadhyay S, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3288758
   Chuan X, 2017, 2017 2ND IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), P91, DOI 10.1109/ICAM.2017.8242145
   Courbon F, 2015, DES AUT TEST EUROPE, P788
   Demme J, 2012, CONF PROC INT SYMP C, P106, DOI 10.1109/ISCA.2012.6237010
   DIGITIMES, 2022, TRENDS GLOB IC DES S
   Domas Christopher., 2018, HARDWARE BACKDOORS X
   Flottes M., 2015, 2015 10th International Conference on Design Technology of Integrated Systems in Nanoscale Era, P1
   Forte D., 2017, Journal of Hardware and Systems Security, V1, P85, DOI [10.1007/s41635-017-0001-6, DOI 10.1007/S41635-017-0001-6]
   Guin U, 2017, IEEE VLSI TEST SYMP
   Guin U, 2014, P IEEE, V102, P1207, DOI 10.1109/JPROC.2014.2332291
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hoque T, 2020, IEEE CONSUM ELECTR M, V9, P72, DOI 10.1109/MCE.2020.2988048
   Hosseinzadeh S, 2018, INFORM SOFTWARE TECH, V104, P72, DOI 10.1016/j.infsof.2018.07.007
   Jin Y, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P51, DOI 10.1109/HST.2008.4559049
   Jin Y, 2012, PR IEEE COMP DESIGN, P131, DOI 10.1109/ICCD.2012.6378629
   Jyothi V, 2017, PR IEEE COMP DESIGN, P545, DOI 10.1109/ICCD.2017.95
   Kalayappan R, 2016, IEEE COMP SOC ANN, P379, DOI 10.1109/ISVLSI.2016.31
   Liu C, 2014, IEEE T EMERG TOP COM, V2, P461, DOI 10.1109/TETC.2014.2348182
   Liu YJ, 2017, PROC INT CONF ANTI, P196, DOI 10.1109/ICASID.2017.8285773
   Love E, 2012, IEEE T INF FOREN SEC, V7, P25, DOI 10.1109/TIFS.2011.2160627
   Malekpour A, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3365578
   Marchese A, 2018, BIOFOULING, V34, P630, DOI 10.1080/08927014.2018.1480756
   Palumbo A., 2021, 2021 IEEE INT S DEFE, P1
   Potkonjak M, 2009, DES AUT CON, P688
   Rajendran J, 2016, IEEE T VLSI SYST, V24, P2946, DOI 10.1109/TVLSI.2016.2530092
   Rostami M, 2013, ICCAD-IEEE ACM INT, P819, DOI 10.1109/ICCAD.2013.6691207
   Rostami M, 2014, P IEEE, V102, P1283, DOI 10.1109/JPROC.2014.2335155
   Salmani H, 2012, IEEE T INF FOREN SEC, V7, P76, DOI 10.1109/TIFS.2011.2164908
   Tehranipoor M, 2012, INTRODUCTION TO HARDWARE SECURITY AND TRUST, P1, DOI 10.1007/978-1-4419-8080-9
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Tsoutsos NG, 2014, IEEE T EMERG TOP COM, V2, P81, DOI 10.1109/TETC.2013.2287186
   Veeranna N, 2017, IEEE T EMERG TOP COM, V5, P576, DOI 10.1109/TETC.2016.2585046
   Wang N, 2018, IEEE COMP SOC ANN, P545, DOI 10.1109/ISVLSI.2018.00105
   Wang XH, 2012, PROCEEDING OF THE 4TH INTERNATIONAL CONFERENCE ON PULPING, PAPERMAKING AND BIOTECHNOLOGY (ICPPB '12), VOLS. I AND II, P55, DOI 10.1109/DFT.2012.6378199
   Wichelmann J, 2018, 34TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2018), P161, DOI 10.1145/3274694.3274741
   Xiao K, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2906147
   Zaruba F, 2019, IEEE T VLSI SYST, V27, P2629, DOI 10.1109/TVLSI.2019.2926114
   Zhang J, 2015, IEEE T COMPUT AID D, V34, P1148, DOI 10.1109/TCAD.2015.2422836
NR 46
TC 4
Z9 4
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102592
DI 10.1016/j.sysarc.2022.102592
EA JUN 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C5AX
UT WOS:000810882400002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chang, SS
   Sun, JH
   Liu, ZY
   Zhao, XF
   Deng, QX
AF Chang, Shuangshuang
   Sun, Jinghao
   Liu, Zhenyu
   Zhao, Xufeng
   Deng, Qingxu
TI Response time analysis of parallel tasks on accelerator-based
   heterogeneous platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Heterogeneous platform; Accelerator; Response time analysis; Directed
   acyclic graph; Offloaded workload
ID BOUNDS; PERFORMANCE; IMPACT
AB Due to the inherent high parallelism and heterogeneity, accelerator-based heterogeneous platforms have been regarded as promising solutions for computation-intensive applications. With respect to latency and power consumption, accelerator often performs better than general-purpose processors. The directed acyclic graph (DAG) model is widely used to represent parallel applications, where each vertex represents an independent workload and each edge represents the precedence constraint between two vertices. The response time analysis of DAG tasks is of paramount importance to the judgment of task schedulability. However, the existing response time analysis method of DAG tasks on accelerator-based heterogeneous platforms just offloading one vertex to the accelerator cannot comply with the actual application scenarios. The well-known worst-case response time (WCRT) bounds of DAG tasks on heterogeneous platforms are pessimistic for judging the task schedulability. This paper studies the response time analysis method of DAG tasks that offload multiple vertices to the accelerator. We transform the graph structure of the DAG task to reduce the interference of vertices running on the accelerator to vertices on the general-purpose processor. Finally, we propose a new WCRT bound for the transformed DAG. The experimental results show that the new WCRT bound is more precise than the existing bounds of DAG tasks.
C1 [Chang, Shuangshuang; Liu, Zhenyu; Zhao, Xufeng; Deng, Qingxu] Northeastern Univ, Shenyang, Liaoning, Peoples R China.
   [Sun, Jinghao] Dalian Univ Technol, Dalian, Liaoning, Peoples R China.
C3 Northeastern University - China; Dalian University of Technology
RP Deng, QX (corresponding author), Northeastern Univ, Shenyang, Liaoning, Peoples R China.
EM dengqx@mail.neu.edu.cn
OI Deng, Qingxu/0000-0002-5185-6306
FU National Natural Science Foundation of China [61972076, 62072085,
   U1908212]; Liaoning Revitalization Talents Program [XLYC1902017]; China
   Scholarship Council [202006080044]
FX Acknowledgments This work is supported by the National Natural Science
   Foundation of China (No. 61972076, No. 62072085, No. U1908212) , the
   Liaoning Revitalization Talents Program (No. XLYC1902017) , and the
   China Scholarship Council (No. 202006080044) .
CR Abadi Martin, 2016, arXiv
   [Anonymous], 2013, P 1 INT WORKSH MAN C
   Baruah S, 2014, EUROMICRO, P97, DOI 10.1109/ECRTS.2014.22
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bower FA, 2008, IEEE MICRO, V28, P17, DOI 10.1109/MM.2008.46
   Burgio P, 2013, DES AUT TEST EUROPE, P1504
   Casini D, 2018, REAL TIM SYST SYMP P, P421, DOI 10.1109/RTSS.2018.00056
   Chang SS, 2020, J SYST ARCHITECT, V105, DOI 10.1016/j.sysarc.2019.101704
   Chen P, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/33582360
   Dong Z., 2018, ARXIV PREPRINT ARXIV
   Fonseca J, 2016, INT SYM IND EMBED
   Gepner P, 2006, PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, P9
   GRAHAM RL, 1969, SIAM J APPL MATH, V17, P416, DOI 10.1137/0117039
   Guan N, 2009, REAL TIM SYST SYMP P, P387, DOI 10.1109/RTSS.2009.11
   Han M., 2020, J SYST ARCHIT
   Han ML, 2019, IEEE T PARALL DISTR, V30, P2567, DOI 10.1109/TPDS.2019.2916696
   JAFFE JM, 1980, SIAM J COMPUT, V9, P541, DOI 10.1137/0209040
   Jiang W, 2020, J CIRCUIT SYST COMP, V29, DOI 10.1142/S0218126620502527
   Jiang X, 2017, REAL TIM SYST SYMP P, P80, DOI 10.1109/RTSS.2017.00015
   Koufaty D, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P125
   Lakshmanan K, 2010, REAL TIM SYST SYMP P, P259, DOI 10.1109/RTSS.2010.42
   Li J, 2015, REAL-TIME SYST, V51, P395, DOI 10.1007/s11241-014-9213-9
   Li TT, 2018, J SYST ARCHITECT, V89, P118, DOI 10.1016/j.sysarc.2018.08.003
   Lv MS, 2010, REAL TIM SYST SYMP P, P339, DOI 10.1109/RTSS.2010.30
   Medina R, 2018, REAL TIM SYST SYMP P, P254, DOI 10.1109/RTSS.2018.00042
   Nan Guan, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P165, DOI 10.1109/RTAS.2010.39
   OpenMP Architecture Review Board, 2021, OpenMP Application Program Interface Version 5.2
   Serrano MA, 2018, DES AUT CON, DOI 10.1145/3195970.3196104
   Siegel HJ, 2000, J SYST ARCHITECT, V46, P627, DOI 10.1016/S1383-7621(99)00033-8
   Sun JH, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218744
   Trystram D., 2010, PROC SIMUTOOLS
   Tsog N, 2021, 2021 26 IEEE INT C E, P1
   Ueter N, 2018, REAL TIM SYST SYMP P, P482, DOI 10.1109/RTSS.2018.00061
   Van Craeynest K, 2012, CONF PROC INT SYMP C, P213, DOI 10.1109/ISCA.2012.6237019
   Yang KC, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P349, DOI 10.1145/2997465.2997486
   Yang T, 2019, J SYST ARCHITECT, V92, P1, DOI 10.1016/j.sysarc.2018.10.006
NR 36
TC 2
Z9 2
U1 2
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102484
DI 10.1016/j.sysarc.2022.102484
EA APR 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J2DL
UT WOS:000797732600002
DA 2024-07-18
ER

PT J
AU Chen, J
   Li, LY
   Cui, YG
   Shen, FK
   Qiu, MK
   Wei, TQ
AF Chen, Jun
   Li, Liying
   Cui, Yangguang
   Shen, Fuke
   Qiu, Meikang
   Wei, Tongquan
TI Utility-driven renewable energy sharing systems for community microgrid
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Community microgrid; Energy sharing; Game theory; Water filling
ID MANAGEMENT; NETWORK; STORAGE
AB Community microgrid has become a popular platform for managing renewable energy in power distribution networks. However, due to the intermittency of renewable energy, the unbalanced energy supply and demand in community microgrid has become an urgent problem. To solve the problem, this paper develops a grid and renewable energy sharing system, which consists of pricing and allocation stages. Specifically, we first propose a game theoretic pricing approach to explore an optimal energy price. With the obtained optimal price, the utility of community microgrid users is maximized. We then transform the energy allocation problem into a convex optimization by derivative analysis, and design an energy allocation method based on a water filling algorithm to solve the convex optimization problem. Experimental results show that as compare to benchmarking methods, our proposed electric energy sharing system can reduce the buyers' energy cost by up to 46.2% and increase the sellers' energy profit by up to 62.5%.
C1 [Chen, Jun; Li, Liying; Cui, Yangguang; Shen, Fuke; Wei, Tongquan] East China Normal Univ, Dept Comp Sci & Technol, Shanghai Key Lab Trustworthy Comp, Shanghai, Peoples R China.
   [Chen, Jun] East China Normal Univ, Shanghai Key Lab Multidimens Informat Proc, Shanghai, Peoples R China.
   [Qiu, Meikang] Texas A&M Univ Commerce, Dept Comp Sci & Informat Syst, Commerce, TX USA.
C3 East China Normal University; East China Normal University; Texas A&M
   University System; Texas A&M University Commerce
RP Wei, TQ (corresponding author), East China Normal Univ, Dept Comp Sci & Technol, Shanghai Key Lab Trustworthy Comp, Shanghai, Peoples R China.
EM tqwei@cs.ecnu.edu.cn
OI Qiu, Meikang/0000-0002-1004-0140; wei, tongquan/0000-0002-7421-1711
FU Shanghai Key Laboratory of Multidimensional Information Processing
   [MIP202102]; Funda-mental Research Funds for the Central Universities,
   Shanghai Trusted Industry Internet Software Collaborative Innovation
   Center; Open Project Program of the State Key Laboratory of Mathematical
   Engineering and Advanced Computing
FX This work was partially supported by Shanghai Key Laboratory of
   Multidimensional Information Processing (MIP202102) , the Funda-mental
   Research Funds for the Central Universities, Shanghai Trusted Industry
   Internet Software Collaborative Innovation Center, and the Open Project
   Program of the State Key Laboratory of Mathematical Engineering and
   Advanced Computing.
CR [Anonymous], 2007, MIMO Wireless Communications
   [Anonymous], INTRO GAME THEORY
   Asimakopoulou GE, 2013, IEEE T SMART GRID, V4, P1909, DOI 10.1109/TSG.2013.2256941
   Boyd S., 2004, CONVEX OPTIMIZATION
   Cornélusse B, 2019, APPL ENERG, V242, P547, DOI 10.1016/j.apenergy.2019.03.109
   Cui SC, 2019, IEEE T IND INFORM, V15, P2741, DOI 10.1109/TII.2018.2867878
   Cui SC, 2018, IET RENEW POWER GEN, V12, P380, DOI 10.1049/iet-rpg.2017.0570
   Din FU, 2019, J SYST ARCHITECT, V97, P197, DOI 10.1016/j.sysarc.2018.12.004
   ENERGYX, ENERGYX
   Gan L., 2020, SUSTAIN FUTURES, V2
   Ghadaksaz E, 2018, J SYST ARCHITECT, V89, P10, DOI 10.1016/j.sysarc.2018.03.005
   Hatziargyriou N, 2007, IEEE POWER ENERGY M, V5, P78, DOI 10.1109/MPAE.2007.376583
   Jablkowski B, 2017, J SYST ARCHITECT, V73, P17, DOI 10.1016/j.sysarc.2016.11.001
   Jadhav AM, 2019, IEEE T IND ELECTRON, V66, P1520, DOI 10.1109/TIE.2018.2815945
   Jadhav AM, 2017, IEEE T IND INFORM, V13, P3134, DOI 10.1109/TII.2017.2671923
   Jia LY, 2016, IEEE T SMART GRID, V7, P1128, DOI 10.1109/TSG.2016.2515641
   Jiang SF, 2018, CSEE J POWER ENERGY, V4, P263, DOI 10.17775/CSEEJPES.2018.00600
   Jindal N, 2005, IEEE T INFORM THEORY, V51, P1570, DOI 10.1109/TIT.2005.844082
   Karneyeva Y, 2017, ENERG POLICY, V106, P445, DOI 10.1016/j.enpol.2017.04.005
   Lasseter RH, 2002, 2002 IEEE POWER ENGINEERING SOCIETY WINTER MEETING, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, P305, DOI 10.1109/PESW.2002.985003
   Lee J, 2015, IEEE T IND ELECTRON, V62, P3524, DOI 10.1109/TIE.2014.2387340
   Lee W, 2014, IEEE J SEL AREA COMM, V32, P1398, DOI 10.1109/JSAC.2014.2332112
   Liu N, 2017, IEEE T IND INFORM, V13, P1088, DOI 10.1109/TII.2017.2654302
   Liu N, 2017, IEEE T POWER SYST, V32, P3569, DOI 10.1109/TPWRS.2017.2649558
   Long C, 2019, ENRGY PROCED, V159, P454, DOI 10.1016/j.egypro.2018.12.075
   Long C, 2017, IEEE POW ENER SOC GE
   Luna AC, 2016, IEEE T CONSUM ELECTR, V62, P235, DOI 10.1109/TCE.2016.7613189
   Luo L, 2020, J ENERGY STORAGE, V28, DOI 10.1016/j.est.2020.101306
   Maharjan S, 2016, IEEE T SMART GRID, V7, P189, DOI 10.1109/TSG.2015.2431324
   Manderscheid M, 2018, J SYST ARCHITECT, V88, P23, DOI 10.1016/j.sysarc.2018.05.004
   Palma-Behnke R, 2013, IEEE T SMART GRID, V4, P996, DOI 10.1109/TSG.2012.2231440
   Palomar DP, 2005, IEEE T SIGNAL PROCES, V53, P686, DOI 10.1109/TSP.2004.840816
   Park S, 2016, IEEE T IND ELECTRON, V63, P4255, DOI 10.1109/TIE.2016.2532842
   Parra D, 2017, RENEW SUST ENERG REV, V79, P730, DOI 10.1016/j.rser.2017.05.003
   Saad W., 2011, COMMUNICATIONS WORKS, P1
   Speidel S, 2016, RENEW SUST ENERG REV, V60, P1213, DOI 10.1016/j.rser.2015.12.325
   Suberu MY, 2014, RENEW SUST ENERG REV, V35, P499, DOI 10.1016/j.rser.2014.04.009
   Sun BL, 2016, J SYST ARCHITECT, V63, P48, DOI 10.1016/j.sysarc.2016.01.007
   Tehrani K, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101804
   Thirugnanam K, 2018, IEEE T IND ELECTRON, V65, P6772, DOI 10.1109/TIE.2018.2795585
   Tushar W, 2015, IEEE T IND ELECTRON, V62, P2487, DOI 10.1109/TIE.2014.2341556
   Veras JM, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18103207
   Wang LL, 2021, NEUROCOMPUTING, V427, P1, DOI 10.1016/j.neucom.2020.11.034
   Wang LL, 2020, INNOV SMART GRID TEC, DOI 10.1109/ISGT45199.2020.9087748
   Wei W, 2015, IEEE T SMART GRID, V6, P1364, DOI 10.1109/TSG.2014.2376522
   Xie Y, 2017, J SYST ARCHITECT, V81, P101, DOI 10.1016/j.sysarc.2017.10.008
   Yang ZY, 2016, IEEE T SMART GRID, V7, P857, DOI 10.1109/TSG.2015.2479260
   Yun Z, 2008, IEEE T POWER SYST, V23, P853, DOI 10.1109/TPWRS.2008.922249
   Zhu T, 2013, ACM IEEE INT CONF CY, P219, DOI 10.1109/ICCPS.2013.6604016
NR 49
TC 3
Z9 3
U1 2
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102492
DI 10.1016/j.sysarc.2022.102492
EA APR 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J2DL
UT WOS:000797732600001
DA 2024-07-18
ER

PT J
AU Tempel, S
   Herdt, V
   Drechsler, R
AF Tempel, Soeren
   Herdt, Vladimir
   Drechsler, Rolf
TI SymEx-VP: An open source virtual prototype for OS-agnostic concolic
   testing of IoT firmware
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Concolic testing; Virtual prototyping; SystemC; RISC-V; Internet of
   things
AB Constrained Internet of Things (IoT) devices with limited computing resource are increasingly employed in security critical areas. Therefore, it is important for the firmware of these devices to be tested sufficiently. On non-constrained conventional devices, dynamic testing techniques (e.g. fuzzing, symbolic execution, or concolic testing) are successfully utilized to discover critical bugs in tested software. Unfortunately, the diverse ecosystem and the dependence on low-level details of a wide range of peripherals makes it difficult to use these techniques in the IoT context. In order to address these challenges, we present SymEx-VP an open source emulation-based approach for concolic testing of IoT firmware. SymEx-VP is a virtual prototype for RISC-V hardware platforms and allows concolic testing of RISC-V machine code. To support a wide range of different peripherals, SymEx-VP utilizes SystemC, a hardware modeling language for C++. By employing a SystemC extension mechanism, SymEx-VP can inject concolic inputs into the emulated firmware through the memory mapped I/O peripheral interface of existing SystemC peripheral models. This allows us to support different operating systems and libraries used in the IoT with minimal integration effort. We provide an extensive description of SymEx-VP, illustrate peripheral modeling and firmware testing using it by example, and perform tests with four operating systems to demonstrate the advantages of our OS-agnostic firmware testing method.
C1 [Tempel, Soeren; Herdt, Vladimir; Drechsler, Rolf] Univ Bremen, Inst Comp Sci, Bremen, Germany.
   [Herdt, Vladimir; Drechsler, Rolf] DFKI GmbH, Cyber Phys Syst, Bremen, Germany.
C3 University of Bremen; German Research Center for Artificial Intelligence
   (DFKI)
RP Tempel, S (corresponding author), Univ Bremen, Inst Comp Sci, Bremen, Germany.
EM tempel@uni-bremen.de; vherdt@uni-bremen.de; drechsler@uni-bremen.de
RI Drechsler, Rolf/K-2508-2014
OI Drechsler, Rolf/0000-0002-9872-1740; Tempel, Soren/0000-0002-3076-893X
FU German Federal Ministry of Education and Research (BMBF) within the
   poject Scale4Edge [16ME0127, 01IW19001]
FX ? This work was supported in part by the German Federal Ministry of
   Education and Research (BMBF) within the poject Scale4Edge under
   contract no. 16ME0127 and within the project VerSys under contract no.
   01IW19001.
CR [Anonymous], 2006, IEEE Standard for Verilog Hardware Description Language, P1, DOI [DOI 10.1109/IEEESTD.2006.99495, DOI 10.1109/IEEESTD.2006.243731]
   [Anonymous], 1980, RFC 0768, DOI DOI 10.17487/RFC0768
   [Anonymous], 2019, IEEE Std 1076-2019, P1, DOI DOI 10.1109/IEEESTD.2019.8938196
   [Anonymous], 2018, IEEE Standard 1709-2018 (Revision of IEEE Std 1709-2010, P1, DOI [10.1109/IEEESTD.2018.8332112, DOI 10.1109/IEEESTD.2018.8332112]
   Aynsley John, 2009, OSCI TLM 2 0 LANGUAG, P1
   Baccelli E, 2018, IEEE INTERNET THINGS, V5, P4428, DOI 10.1109/JIOT.2018.2815038
   Baldoni R, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3182657
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Bormann C., 2014, RFC 7228, DOI DOI 10.17487/RFC7228
   Cadar C., 2008, OSDI, V8, P209, DOI DOI 10.5555/1855741.1855756
   Cadar C, 2013, COMMUN ACM, V56, P82, DOI 10.1145/2408776.2408795
   Cao C, 2020, ANN COMPUT SECURITY, P746, DOI 10.1145/3427228.3427280
   Chen DM, 2016, 23RD ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2016), DOI 10.14722/ndss.2016.23415
   Chipounov V, 2011, ACM SIGPLAN NOTICES, V46, P265, DOI [10.1145/1961296.1950396, 10.1145/1961295.1950396]
   Clements AA, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P1201
   Conta A., 2006, Internet control message protocol (ICMPv6) for the Internet protocol version 6 (IPv6) specification, DOI [10.17487/RFC4443, DOI 10.17487/RFC4443]
   Corteggiani N, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P309
   Davidson D, 2013, P 22 USENIX C SEC WA, P463
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Deering S., 2017, RFC 8200(S), DOI [DOI 10.17487/RFC8200, 10.17487/rfc8200]
   Devietti J, 2008, ACM SIGPLAN NOTICES, V43, P103, DOI 10.1145/1353536.1346295
   Elliott AS, 2018, 2018 IEEE CYBERSECURITY DEVELOPMENT CONFERENCE (SECDEV 2018), P53, DOI 10.1109/SecDev.2018.00015
   Feng B, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P1237
   Google Inc, SYZKALLER KERNEL FUZ
   Hahm O, 2016, IEEE INTERNET THINGS, V3, P720, DOI 10.1109/JIOT.2015.2505901
   Herdt V, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101756
   ITU-T ITU-T, Y4000Y2060 ITUT, DOI [11.1002/1000/11559, DOI 11.1002/1000/11559]
   Koscher K, 2015, P 9 USENIX WORKSH OF
   Lenders Martine, 2018, ARXIV180102833
   Levy A, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P234, DOI 10.1145/3132747.3132786
   Mera Alejandro, 2021, 2021 IEEE Symposium on Security and Privacy (SP), P1938, DOI 10.1109/SP40001.2021.00018
   MILLER BP, 1990, COMMUN ACM, V33, P32, DOI 10.1145/96267.96279
   Muench M, 2018, 25TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2018), DOI 10.14722/ndss.2018.23166
   Narten T., 2007, RFC 4861 (Draft Standard), DOI DOI 10.17487/RFC4861
   Nethercote N, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P89, DOI 10.1145/1250734.1250746
   Papp D, 2015, ANN CONF PRIV SECUR, P145, DOI 10.1109/PST.2015.7232966
   Romkey J., 1988, RFC 1055, DOI [10.17487/RFC1055, DOI 10.17487/RFC1055]
   Sadeghi AR, 2015, DES AUT CON, DOI 10.1145/2744769.2747942
   Sassaman L., 2011, USENIX;login, V36, P22
   Sen K., 2005, P 10 EUR SOFTW ENG C, V30, P263, DOI DOI 10.1145/1081706.1081750
   Serebryany Konstantin, 2012, USENIX, P309
   Shelby Z., 2014, The Constrained Application Protocol (CoAP), DOI [DOI 10.17487/RFC7252, 10.17487/RFC7252, 10.17487/rfc7252]
   SiFive Inc, 2021, SIFIVE FE310 G000 MA, P1
   System C Standardization Working Group, 2012, Tech. Rep., P1, DOI DOI 10.1109/IEEESTD.2012.6134619
   Szekeres L, 2013, P IEEE S SECUR PRIV, P48, DOI 10.1109/SP.2013.13
   Tempel S, 2021, DES AUT CON, P667, DOI 10.1109/DAC18074.2021.9586170
   Tempel S, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P218, DOI 10.23919/DATE51398.2021.9474149
   Tempel Sren, 2022, P 27 AS S PAC DES AU
   Zaddach J, 2014, 21ST ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2014), DOI 10.14722/ndss.2014.23229
   Zhang C, 2021, THE 12TH ASIA-PACIFIC SYMPOSIUM ON INTERNETWARE, INTERNETWARE 2020, P110, DOI 10.1145/3457913.3457934
NR 50
TC 3
Z9 3
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102456
DI 10.1016/j.sysarc.2022.102456
EA APR 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1B3GY
UT WOS:000792328200001
OA hybrid
DA 2024-07-18
ER

PT J
AU Chen, XN
   Yang, KH
   Liu, X
   Xu, Y
   Luo, J
   Zhang, SG
AF Chen, Xinning
   Yang, Kehua
   Liu, Xuan
   Xu, Ying
   Luo, Juan
   Zhang, Shigeng
TI Efficient and accurate identification of missing tags for large-scale
   dynamic RFID systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Radio frequency identification; Missing tag identification; Highly
   dynamic system; Time efficiency
ID PROTOCOL; LOCALIZATION
AB The future real-world applications is bound up with Radio frequency identification (RFID) technology as it develops dramatically fast, especially in the field of warehouse management and inventory control, etc. In such applications, identifying missing tags to determine which goods are missing is an important issue. However, since only static scenarios with no new tag movement are considered, existing missing tag identification protocols hardly work well in more common dynamic scenarios where there are tags entering the system or missing frequently. In highly dynamic RFID systems, identifying missing tags becomes more challenge under the interference of unknown tags. Existing methods suppress this interference by filtering unknown tags, which is time-consuming and inefficient. In this paper, for high dynamic RFID systems, we propose an efficiently and accurately protocol HDMI to identify missing tags. By combining the reply slot location of the tags and the reply bits, HDMI identifies missing tags and filters the unknown tags simultaneously, which maximizes the slot utilization. We also optimize the setting of key parameters to reduce execution time while ensuring recognition accuracy. Simulation results show that, compared with state-of-art protocols, HDMI has a higher accuracy rate and better time efficiency in identifying missing tags.
C1 [Chen, Xinning; Yang, Kehua; Liu, Xuan; Xu, Ying; Luo, Juan] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Peoples R China.
   [Zhang, Shigeng] Cent South Univ, Sch Comp Sci & Engn, Changsha, Peoples R China.
C3 Hunan University; Central South University
RP Yang, KH; Liu, X (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Peoples R China.
EM khyang@hnu.edu.cn; xuan_liu@hnu.edu.cn
RI Zhang, Shigeng/AGX-4817-2022; Zhang, Can/JUU-9511-2023
OI Luo, Juan/0000-0002-0858-427X
FU National Key Research and Development Program [2020YFB1713400]; National
   Natural Science Foundation of China [62172154]; Hunan Provincial Natural
   Science Foundation of China [2020JJ3016]; National Defense Science and
   Technology Innovation Special Zone Project of China
FX This work is partially supported by the National Key Research and
   Development Program (No. 2020YFB1713400), the National Natural Science
   Foundation of China (Grant Nos. 62172154), the Hunan Provincial Natural
   Science Foundation of China under grant No. 2020JJ3016. Dr. Xuan Lius
   work is partially supported by the National Defense Science and
   Technology Innovation Special Zone Project of China.
CR Chen HL, 2018, IEEE INTERNET THINGS, V5, P2915, DOI 10.1109/JIOT.2017.2752239
   Chen HL, 2017, IEEE INTERNET THINGS, V4, P736, DOI 10.1109/JIOT.2017.2664810
   Global E, 2014, EPC RADIO FREQUENCY, V1
   Hou YL., 2017, 2017 IEEE International Conference on Signal Processing, Communications and Computing ICSPCC, P1
   Li Tan, 2010, Proceedings of the 2010 International Conference on Intelligent Control and Information Processing (ICICIP 2010), P1, DOI 10.1109/ICICIP.2010.5564286
   Liu H, 2020, IEEE INTERNET THINGS, V7, P10324, DOI 10.1109/JIOT.2020.2986352
   Liu J, 2019, IEEE ACM T NETWORK, V27, P948, DOI 10.1109/TNET.2019.2906802
   Liu X., 2021, P INT C MOB COMP NET, P296
   Liu X., 2020, IEEE T SYST MAN CY-S, P1, DOI DOI 10.1109/TSMC.2020.3035612
   Liu X., 2021, IEEE T MOBILE COMPUT
   Liu XL, 2021, IEEE T MOBILE COMPUT, V20, P1273, DOI 10.1109/TMC.2019.2962129
   Liu XL, 2015, IEEE T COMPUT, V64, P87, DOI 10.1109/TC.2013.197
   Liu X, 2021, IEEE T MOBILE COMPUT, V20, P2891, DOI 10.1109/TMC.2020.2992256
   Liu X, 2019, IEEE INTERNET THINGS, V6, P753, DOI 10.1109/JIOT.2018.2856267
   Liu X, 2016, IEEE T MOBILE COMPUT, V15, P840, DOI 10.1109/TMC.2014.2381252
   Luo W, 2014, IEEE ACM T NETWORK, V22, P1079, DOI 10.1109/TNET.2013.2270444
   Maguire Y, 2009, IEEE T AUTOM SCI ENG, V6, P16, DOI 10.1109/TASE.2008.2007266
   Pan L, 2009, IEEE INFOCOM SER, P2571, DOI 10.1109/INFCOM.2009.5062189
   SCHOUTE FC, 1983, IEEE T COMMUN, V31, P565, DOI 10.1109/TCOM.1983.1095854
   Shahzad Muhammad, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P1939, DOI 10.1109/INFOCOM.2015.7218577
   Shahzad M, 2015, IEEE ACM T NETWORK, V23, P796, DOI 10.1109/TNET.2014.2308873
   Shigeng Zhang, 2020, Mobihoc '20: Proceedings of the Twenty-First International Symposium on Theory, Algorithmic Foundations, and Protocol Design for Mobile Networks and Mobile Computing, P211, DOI 10.1145/3397166.3409143
   Smith A.D., 2011, International Journal of Electronic Finance, V5, P209, DOI DOI 10.1504/IJEF.2011.041337
   Tan CC, 2010, IEEE T WIREL COMMUN, V9, P1882, DOI 10.1109/TWC.2010.06.081301
   Wang J, 2012, ACM SIGCOMM COMP COM, V42, P61, DOI 10.1145/2377677.2377685
   Xiao QJ, 2013, IEEE INFOCOM SER, P295
   Xinning Chen, 2021, Edge Computing and IoT: Systems, Management and Security. First EAI International Conference, ICECI 2020. Proceedings. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering (LNICST 368), P141, DOI 10.1007/978-3-030-73429-9_9
   Yu JH, 2020, IEEE T MOBILE COMPUT, V19, P130, DOI 10.1109/TMC.2018.2889068
   Yu JH, 2019, IEEE ACM T NETWORK, V27, P42, DOI 10.1109/TNET.2018.2879979
   Yu JH, 2017, IEEE T COMMUN, V65, P2036, DOI 10.1109/TCOMM.2017.2666790
   Yu JH, 2017, IEEE T MOBILE COMPUT, V16, P1371, DOI 10.1109/TMC.2016.2592902
   Zhang SG, 2018, IEEE INT CONF SENS, P448
   Zheng YQ, 2013, IEEE ACM T NETWORK, V21, P924, DOI 10.1109/TNET.2012.2212454
NR 33
TC 6
Z9 7
U1 4
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102394
DI 10.1016/j.sysarc.2022.102394
EA FEB 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200006
DA 2024-07-18
ER

PT J
AU Zhang, YH
   Liu, B
   Jia, ZP
   Chen, RH
   Shen, ZY
AF Zhang, Yuhao
   Liu, Bing
   Jia, Zhiping
   Chen, Renhai
   Shen, Zhaoyan
TI An efficient highly parallelized ReRAM-based architecture for motion
   estimation of HEVC
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Resistive random access memory (ReRAM); Processing-in-memory (PIM);
   Motion estimation; High efficiency video coding (HEVC)
AB Motion estimation (ME) is a high efficiency video coding (HEVC) process for determining motion vectors that describe the blocks transformation direction from one adjacent frame to a future frame in a video sequence. ME is a memory and computation consuming process which accounts for more than 50% of the total running time of HEVC. To conquer the memory and computation challenges, this paper presents ReME, a highly paralleled processing-in-memory (PIM) architecture for the ME process based on resistive random access memory (ReRAM).
   In ReME, the space of ReRAM is mainly separated into storage engine and ME processing engine. The storage engine is used as conventional memory to store video frames and intermediate data, while the computation operations of ME are performed in ME processing engines. Each ME processing engine in ReME consists of Sum of Absolute Differences (SAD) modules, interpolation modules, and Sum of Absolute Transformed Difference (SATD) modules that transfer ME functions into ReRAM-based logic analog computation units. ReME further cooperates these basic computation units to perform ME processes in a highly parallel manner. Simulation results show that the proposed ReME accelerator significantly outperforms other implementations with time consuming and energy saving.
C1 [Zhang, Yuhao; Liu, Bing; Jia, Zhiping; Shen, Zhaoyan] Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.
   [Chen, Renhai] Tianjin Univ, Shenzhen Res Inst, Coll Intelligence & Comp, Tianjin, Peoples R China.
C3 Shandong University; Tianjin University
RP Jia, ZP (corresponding author), Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.; Chen, RH (corresponding author), Tianjin Univ, Shenzhen Res Inst, Coll Intelligence & Comp, Tianjin, Peoples R China.
EM jzp@sdu.edu.cn; renhai.chen@tju.edu.cn
RI Zhang, Yuhao/HHN-6356-2022
FU Shenzhen Science and Technology Foundation [JCYJ20170816093943197];
   National Science Foundation for Young Scientists of China [61902218]
FX The work described in this paper is partially supported by Shenzhen
   Science and Technology Foundation (JCYJ20170816093943197), and the
   grants from the National Science Foundation for Young Scientists of
   China (Grant No. 61902218).
CR Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P105, DOI 10.1145/2749469.2750386
   Alibart F, 2013, NAT COMMUN, V4, DOI 10.1038/ncomms3072
   [Anonymous], **NON-TRADITIONAL**
   Babionitakis K, 2008, J REAL-TIME IMAGE PR, V3, P3, DOI 10.1007/s11554-007-0070-9
   Bojnordi MN, 2016, INT S HIGH PERF COMP, P1, DOI 10.1109/HPCA.2016.7446049
   Bossen F., 2013, JCTVC L1100 12 JCT V
   Chen WH, 2018, ISSCC DIG TECH PAP I, P494, DOI 10.1109/ISSCC.2018.8310400
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Han L, 2018, ACM T STORAGE, V14, DOI 10.1145/3177916
   Hu M, 2016, DES AUT CON, DOI 10.1145/2897937.2898010
   JCT-VC, 2018, HEVC TEST MOD HM
   Kim Y., 2012, 2012 IEEE INT SOC C
   Kim Y, 2015, ACM J EMERG TECH COM, V11, DOI 10.1145/2700234
   Lin JL, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P639, DOI 10.1145/3287624.3287715
   Luo FL, 2019, IEEE T MULTIMEDIA, V21, P851, DOI 10.1109/TMM.2018.2867260
   Silva DRD, 2020, IND INNOV, V27, P235, DOI 10.1080/13662716.2019.1576507
   Niu D., 2012, PROCEEDINGS OF 2012 IEEE 14TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY
   Niu DM, 2013, ICCAD-IEEE ACM INT, P17, DOI 10.1109/ICCAD.2013.6691092
   Ohm JR, 2012, IEEE T CIRC SYST VID, V22, P1669, DOI 10.1109/TCSVT.2012.2221192
   Penny W, 2019, IEEE I C ELECT CIRC, P162, DOI [10.1109/icecs46596.2019.8965050, 10.1109/ICECS46596.2019.8965050]
   Prezioso M, 2015, NATURE, V521, P61, DOI 10.1038/nature14441
   Pugsley SH, 2014, INT SYM PERFORM ANAL, P190, DOI 10.1109/ISPASS.2014.6844483
   Radicke S, 2014, I SYMP CONSUM ELECTR, P189
   Sampaio F, 2014, DES AUT TEST EUROPE
   Sampaio F, 2014, ICCAD-IEEE ACM INT, P132, DOI 10.1109/ICCAD.2014.7001343
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shafique M, 2012, DES AUT CON, P866
   Song LH, 2018, INT S HIGH PERF COMP, P531, DOI 10.1109/HPCA.2018.00052
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Sullivan GJ, 2012, IEEE T CIRC SYST VID, V22, P1649, DOI 10.1109/TCSVT.2012.2221191
   Sze V, 2014, Integr. Circ. Syst. Algor. Archit, V39, P40
   Wang F, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P615, DOI 10.1145/3287624.3287656
   Wang PQ, 2018, DES AUT CON, DOI 10.1145/3195970.3196116
   Wang Y, 2020, IEEE T COMPUT AID D, V39, P4611, DOI 10.1109/TCAD.2020.2982623
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Yakopcic C, 2017, IEEE IJCNN, P1696, DOI 10.1109/IJCNN.2017.7966055
   Yang T.-H., 2019, ACM INT S COMP ARCH
   Zatt B, 2011, DES AUT CON, P1026
   Zhang D., 2014, IEEE INT ACM S HIGH
   Zheng L., 2020, IEEE INT PAR DISTR P
   Zhou MX, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P591, DOI 10.1145/3287624.3287711
NR 42
TC 0
Z9 0
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SO1ZJ
UT WOS:000658777300007
DA 2024-07-18
ER

PT J
AU Wang, CY
   Li, RB
   Li, WK
   Qiu, C
   Wang, XF
AF Wang, Chenyang
   Li, Ruibin
   Li, Wenkai
   Qiu, Chao
   Wang, Xiaofei
TI SimEdgeIntel: A open-source simulation platform for resource management
   in
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Simulator; Handover strategy; Resource management; Edge intelligence;
   Deep reinforcement learning
ID EDGE; INTERNET; TOOLKIT; THINGS
AB To meet the challenges posed by the explosive growth of mobile traffic, data caching at the network edge has been considered a key technology in future mobile networks, while the potential of device-to-device (D2D) communications in areas such as traffic offloading is also of great interest. Existing work does not have network switching mechanism, which would ensure load balancing and improve quality of service are also ignored. Existing simulators perform poorly in terms of algorithmic compatibility, and require a high level of coding ability which are difficult to get started. In this paper, an edge simulator called SimEdgeIntel is presented for resource management that opens up detailed configuration options, enabling researchers quickly deploy mobile with edge intelligence. It supports researchers to customize the development of mobility models, caching algorithms and switching strategies. The interface-oriented system architecture helps researchers achieve cross-platform and cross-language algorithm import with machine learning techniques. In the experimental section, we perform a comprehensive evaluation of SimEdgeIntel based on real-world tracing, proving its scalability and effectiveness in terms of cache hit rate, delivery latency, and backhaul traffic, and evaluating its performance in terms of CPU and memory, respectively.
C1 [Wang, Chenyang; Li, Ruibin; Li, Wenkai; Qiu, Chao; Wang, Xiaofei] Tianjin Univ, Coll Intelligence & Comp, Tianjin, Peoples R China.
C3 Tianjin University
RP Qiu, C (corresponding author), Tianjin Univ, Coll Intelligence & Comp, Tianjin, Peoples R China.
EM chenyangwang@tju.edu.cn; leeruibin@tju.edu.cn; wenkaili@tju.edu.cn;
   chao.qiu@tju.edu.cn; xiaofeiwang@tja.edu.cn
RI Wang, Xiaofei/HJG-7044-2022; Qiu, Chao/GZH-2155-2022
OI Wang, Xiaofei/0000-0001-7783-4204; 
FU National Key Research and Development Program of China [2019YFB2101901,
   2018YFC0809803]; National Science Foundation of China [62072332]; China
   NSFC (Youth) [62002260]; China Postdoctoral Science Foundation
   [2020M670654]
FX This work was supported in part by the National Key Research and
   Development Program of China under Grant No. 2019YFB2101901, No.
   2018YFC0809803; the National Science Foundation of China under Grant No.
   62072332, China NSFC (Youth) through grant No. 62002260; and the China
   Postdoctoral Science Foundation under Grant No. 2020M670654.
CR An H, 2019, I C INF COMM TECH CO, P224
   [Anonymous], FURTH ADV E UTRA PHY
   Barbarossa S, 2014, IEEE SIGNAL PROC MAG, V31, P45, DOI 10.1109/MSP.2014.2334709
   Calheiros RN, 2011, SOFTWARE PRACT EXPER, V41, P23, DOI 10.1002/spe.995
   Chen XF, 2019, IEEE INTERNET THINGS, V6, P4005, DOI 10.1109/JIOT.2018.2876279
   Chen X, 2016, IEEE ACM T NETWORK, V24, P2827, DOI 10.1109/TNET.2015.2487344
   Deng XH, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101778
   Dolui K, 2017, 2017 GLOBAL INTERNET OF THINGS SUMMIT (GIOTS 2017), P19
   Dou CF, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101834
   Feng DQ, 2014, IEEE COMMUN MAG, V52, P49, DOI 10.1109/MCOM.2014.6807946
   Fiandrino C, 2017, IEEE ACCESS, V5, P3490, DOI 10.1109/ACCESS.2017.2671678
   Gupta H, 2017, SOFTWARE PRACT EXPER, V47, P1275, DOI 10.1002/spe.2509
   Han SN, 2014, 2014 IEEE WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P544, DOI 10.1109/WF-IoT.2014.6803226
   Hefeeda M, 2008, IEEE ACM T NETWORK, V16, P1447, DOI 10.1109/TNET.2008.918081
   Lavric A, 2020, 2020 15TH INTERNATIONAL CONFERENCE ON DEVELOPMENT AND APPLICATION SYSTEMS (DAS), P94, DOI [10.1109/das49615.2020.9108921, 10.1109/DAS49615.2020.9108921]
   Li DX, 2020, PLANT SOIL, V457, P83, DOI 10.1007/s11104-019-04274-9
   Li W, 2020, SURF ENG, V36, P574, DOI 10.1080/02670844.2019.1603811
   Li XH, 2018, IEEE J SEL AREA COMM, V36, P1768, DOI 10.1109/JSAC.2018.2844658
   Mayer Ruben, 2017, P 1 WORKSH DISTR INF, P1, DOI DOI 10.1109/FWC.2017.8368525
   Mehmood M.U., 2019, INT C EL COMM COMP E, P1, DOI DOI 10.1109/ICECCE47252.2019.8940686
   Müller S, 2017, IEEE T WIREL COMMUN, V16, P1024, DOI 10.1109/TWC.2016.2636139
   Naik KP, 2017, 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING, INSTRUMENTATION AND CONTROL TECHNOLOGIES (ICICICT), P547, DOI 10.1109/ICICICT1.2017.8342622
   Pflanzner T, 2016, 2016 IEEE 4TH INTERNATIONAL CONFERENCE ON FUTURE INTERNET OF THINGS AND CLOUD WORKSHOPS (FICLOUDW), P21, DOI 10.1109/W-FiCloud.2016.21
   Satyanarayanan M, 2009, IEEE PERVAS COMPUT, V8, P14, DOI 10.1109/MPRV.2009.82
   Singh J, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101782
   Sonmez C, 2017, 2017 SECOND INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P39, DOI 10.1109/FMEC.2017.7946405
   Sotiriadis S, 2014, 2014 28TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS WORKSHOPS (WAINA), P444, DOI 10.1109/WAINA.2014.74
   Wang C, 2018, IFAC PAPERSONLINE, V51, P55, DOI 10.1016/j.ifacol.2018.11.677
   Wang XF, 2020, IEEE INTERNET THINGS, V7, P9441, DOI 10.1109/JIOT.2020.2986803
   Wang XH, 2017, PERSP RETHINK REFORM, P1, DOI 10.1007/978-981-10-4020-7_1
   Wu Q., 2019, IEEE INTERNET THINGS, V6
   Yang YC, 2017, IEEE INTERNET THINGS, V4, P1250, DOI 10.1109/JIOT.2017.2694844
   Yuan PY, 2019, IEEE INTERNET THINGS, V6, P10610, DOI 10.1109/JIOT.2019.2940067
   Zeng LK, 2019, IEEE NETWORK, V33, P96, DOI 10.1109/MNET.001.1800506
   Zeng XZ, 2017, J SYST ARCHITECT, V72, P93, DOI 10.1016/j.sysarc.2016.06.008
   Zhang MW, 2019, IEEE SYST J, V13, P1478, DOI 10.1109/JSYST.2019.2900723
NR 36
TC 13
Z9 13
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 102016
DI 10.1016/j.sysarc.2021.102016
EA JAN 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RN5XI
UT WOS:000640425900008
DA 2024-07-18
ER

PT J
AU Khernache, MBA
   Benmoussa, Y
   Boukhobza, J
   Menard, D
AF Khernache, Mohammed Bey Ahmed
   Benmoussa, Yahia
   Boukhobza, Jalil
   Menard, Daniel
TI HEVC hardware vs software decoding: An objective energy consumption and
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Power consumption; Mobile platform; HEVC; Software video decoding;
   Hardware video decoding; Heterogeneous architecture
ID PERFORMANCE; MODEL
AB Web data are experiencing a proliferation of video content for mobile platforms. This is accompanied by new advances in heterogeneous general purpose processor (GPP) cores embedded in mobile devices which offer a great opportunity to enhance both performance and energy efficiency of software (SW) video decoding. On the other hand, hardware (HW) video accelerators are more energy-efficient but are not flexible and their time to-market is significant. In this context, this paper proposes a characterization methodology to investigate the performance and power consumption of two video decoding approaches on mobile platforms. The first one uses a HW decoder intellectual property (HDIP) in addition to a GPP (for the control). The second one is SW-based and uses only a heterogeneous multi-core GPP. The objective is to study the behavior of both video decoding approaches by comparing them and to understand why and in which case it is worth relying on the GPP rather than the HDIP. We also derive the optimal GPP configuration (number of cores and their frequency) that minimizes the energy consumption for a given video bit-stream on a given platform. The proposed methodology was applied on the HEVC video codec standard. In some state-of-the-art work figures, the SW video decoding consumes up to 1000? more energy than HDIPs. Our results show that, for video resolutions of 1080p and lower and at the operating system perspective point of view, the HEVC SW decoding consumes on average less than 4? more energy (mJ/Frame) than the HW one. Then, the more we scale up the resolution, the more we get the advantage of using the HW video decoding. Furthermore, the HEVC HW and SW decoders consume effectively less than 30% and 50% of the global power consumption of the tested platforms, respectively.
C1 [Khernache, Mohammed Bey Ahmed] Univ Bretagne Sud, CNRS, Lab STICC, F-56100 Lorient, France.
   [Benmoussa, Yahia] Univ Mhamed Bougara, LMSS, Boumerdes, Algeria.
   [Boukhobza, Jalil] ENSTA Bretagne, CNRS, UMR 6285, Lab STICC, F-29200 Brest, France.
   [Menard, Daniel] INSA Rennes, CNRS, UMR 6164, IETR Image Grp, F-35000 Rennes, France.
C3 Centre National de la Recherche Scientifique (CNRS); Universite de
   M'hammed Bougara Boumerdes; ENSTA Bretagne; Centre National de la
   Recherche Scientifique (CNRS); Universite de Bretagne Occidentale;
   Centre National de la Recherche Scientifique (CNRS); CNRS - Institute
   for Engineering & Systems Sciences (INSIS); Institut National des
   Sciences Appliquees de Rennes; Universite de Rennes
RP Khernache, MBA (corresponding author), Univ Bretagne Sud, CNRS, Lab STICC, F-56100 Lorient, France.
EM mohammed.bey-ahmed-khernache@univ-ubs.fr; y.benmoussa@univ-boumerdes.dz;
   jalil.boukhobza@ensta-bretagne.fr; daniel.menard@insa-rennes.fr
RI Boukhobza, Jalil/I-4595-2019
OI Boukhobza, Jalil/0000-0002-2194-4006
FU BPI France; Cap Digital; Region Ile de France through the French project
   EFIGI
FX This work was supported by BPI France, Cap Digital, and Region Ile de
   France through the French project EFIGI.
CR Amish F, 2016, J SYST ARCHITECT, V64, P133, DOI 10.1016/j.sysarc.2015.10.002
   [Anonymous], 2018, DOWNL FFMPEG
   [Anonymous], 2019, MED
   [Anonymous], 2018, GITHUB OPENHEVC
   [Anonymous], QUALC ROB RB3
   [Anonymous], 2019, MOB SCREEN RES STAT
   [Anonymous], 2018, OPT DOZ APP STAND
   [Anonymous], 2019, MOR 75 WORLDW VID VI
   [Anonymous], 2018, JELL BITR TEST FIL
   [Anonymous], 2017, DEV VPU
   [Anonymous], 2019, DEV VPU
   [Anonymous], 2018, APQ8094
   Benmoussa Yahia, 2014, 2014 22nd Annual IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS). Proceedings, P498, DOI 10.1109/MASCOTS.2014.72
   Benmoussa Y, 2013, I S MOD ANAL SIM COM, P273, DOI 10.1109/MASCOTS.2013.35
   Blume H, 2008, J SYST ARCHITECT, V54, P1019, DOI 10.1016/j.sysarc.2008.04.001
   Bossen F, 2013, P JOINT COLL TEAM VI
   Bossen F, 2012, IEEE T CIRC SYST VID, V22, P1685, DOI 10.1109/TCSVT.2012.2221255
   Broussely M, 2004, J POWER SOURCES, V136, P386, DOI 10.1016/j.jpowsour.2004.03.031
   Burd T. D., 1995, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, P288, DOI 10.1109/HICSS.1995.375385
   Butts JA, 2000, INT SYMP MICROARCH, P191, DOI 10.1109/MICRO.2000.898070
   Chandrakasan A.P., 1998, LOW POWER CMOS DESIG, P36, DOI [10.1109/9780470545058.part1, DOI 10.1109/9780470545058.PART1]
   Chavarrías M, 2015, IEEE T CONSUM ELECTR, V61, P236, DOI 10.1109/TCE.2015.7150599
   Choi K, 2012, IEEE MULTIMEDIA, V19, P7, DOI 10.1109/MMUL.2012.36
   CISCO, 2019, CISC VIS NETW IND FO
   Golston J, 2003, P SOC PHOTO-OPT INS, V5022, P719, DOI 10.1117/12.476330
   Hameed R, 2010, CONF PROC INT SYMP C, P37, DOI 10.1145/1816038.1815968
   Herglotz C, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8350964
   Herglotz C, 2018, IEEE T CIRC SYST VID, V28, P217, DOI 10.1109/TCSVT.2016.2598705
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   ITU-T Study Group and others, 2005, AUD MULT SYST INFR S, P264
   Li L, 2019, J SYST ARCHITECT, V93, P1, DOI 10.1016/j.sysarc.2018.12.010
   Markovic D, 2004, IEEE J SOLID-ST CIRC, V39, P1282, DOI 10.1109/JSSC.2004.831796
   Moyer B, 2013, REAL WORLD MULTICORE, P447
   Nilsson P, 2006, IEEE I C ELECT CIRC, P656
   Nogues E, 2019, INT CONF ACOUST SPEE, P1557, DOI 10.1109/ICASSP.2019.8682317
   Ostermann J., 2004, IEEE Circuits and Systems Magazine, V4, P7, DOI 10.1109/MCAS.2004.1286980
   Qadeer W., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA), P24
   Raffin E, 2016, J REAL-TIME IMAGE PR, V12, P495, DOI 10.1007/s11554-015-0512-8
   Sidaty N, 2017, EUR SIGNAL PR CONF, P1026, DOI 10.23919/EUSIPCO.2017.8081363
   Sjöberg R, 2012, IEEE T CIRC SYST VID, V22, P1858, DOI 10.1109/TCSVT.2012.2223052
   Tikekar M, 2014, IEEE J SOLID-ST CIRC, V49, P61, DOI 10.1109/JSSC.2013.2284362
   Xiph.org, 2015, XIPH
   Xu K, 2010, J SIGNAL PROCESS SYS, V60, P131, DOI 10.1007/s11265-009-0408-6
NR 43
TC 4
Z9 4
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 102004
DI 10.1016/j.sysarc.2021.102004
EA JAN 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM7TT
UT WOS:000639862100010
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Umesh, S
   Mittal, S
AF Umesh, Sumanth
   Mittal, Sparsh
TI A survey of techniques for intermittent computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Review; Incidental computing; Energy harvesting; DVFS; Checkpointing;
   Debugging; Approximate computing; IoT
ID NONVOLATILE SRAM; IN-MEMORY; ENERGY; BACKUP; STORAGE; DESIGN
AB Intermittent computing (ImC) refers to the scenario where periods of program execution are separated by reboots. ImC systems are generally powered by energy-harvesting (EH) devices: they start executing a program when the accumulated energy reaches a threshold and stop when the energy buffer is exhausted. Since ImC does not depend on a fixed supply of power, it can be used in a wide range of scenarios/devices such as medical implants, wearables, IoT sensors, extraterrestrial systems and so on. Although attractive, ImC also brings challenges such as avoiding data-loss and data inconsistency, and striking the right balance between performance, energy and quality of the result. In this paper, we present a survey of techniques and systems for ImC. We organize the works on key metrics to expose their similarities and differences. This paper will equip researchers with the knowledge of recent developments in ImC and also motivate them to address the remaining challenges for reaping the full potential of ImC.
C1 [Umesh, Sumanth] IIT Jodhpur, Elect Engn Dept, Jodhpur, Rajasthan, India.
   [Mittal, Sparsh] IIT Roorkee, Elect & Commun Engn Dept, Roorkee, Uttar Pradesh, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Jodhpur; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Roorkee
RP Mittal, S (corresponding author), IIT Roorkee, Elect & Commun Engn Dept, Roorkee, Uttar Pradesh, India.
EM sumanth.2@iitj.ac.in; sparshfec@iitr.ac.in
RI Mittal, Sparsh/B-4378-2013
OI Umesh, Sumanth/0000-0003-1893-2845; Mittal, Sparsh/0000-0002-2908-993X
FU Science and Engineering Research Board (SERB), India [ECR/2017/000622]
FX Support for this work was provided by Science and Engineering Research
   Board (SERB), India, award number ECR/2017/000622.
CR [Anonymous], 2014, P 2014 INT C HARDWAR
   [Anonymous], 2019, ARXIV190503854
   Aouda FaycalAit., 2014, 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), P1
   Arreola AR, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18010172
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P1968, DOI 10.1109/TCAD.2016.2547919
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P738, DOI 10.1109/TCAD.2016.2527713
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Berthou G, 2017, 2017 GLOBAL INTERNET OF THINGS SUMMIT (GIOTS 2017), P189
   Bhatti NA, 2017, 2017 16TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P209, DOI 10.1145/3055031.3055082
   Branco A, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P55, DOI 10.1145/3356250.3360033
   Chen W.-M., 2019, ICCAD-IEEE ACM INT, P1, DOI DOI 10.1109/iccad45719.2019.8942154
   Chen W.-M., 2019, ARXIV191004949
   Chiu PF, 2012, IEEE J SOLID-ST CIRC, V47, P1483, DOI 10.1109/JSSC.2012.2192661
   Choi J, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P399, DOI 10.1145/3352460.3358279
   Choi J, 2019, IEEE REAL TIME, P331, DOI 10.1109/RTAS.2019.00035
   Choi Y, 2007, IEEE T COMPUT AID D, V26, P1367, DOI 10.1109/TCAD.2007.890837
   Chowdhury Z, 2018, IEEE COMPUT ARCHIT L, V17, P42, DOI 10.1109/LCA.2017.2751042
   Colin A, 2018, ACM SIGPLAN NOTICES, V53, P767, DOI [10.1145/3296957.3173210, 10.1145/3173162.3173210]
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P577, DOI 10.1145/2954679.2872409
   de Kruijf M, 2012, ACM SIGPLAN NOTICES, V47, P475, DOI 10.1145/2345156.2254120
   Ganesan K, 2019, INT S HIGH PERF COMP, P211, DOI 10.1109/HPCA.2019.00039
   Gobieski G, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P199, DOI 10.1145/3297858.3304011
   Gupta P, 2011, NANOELECTRONIC CIRCUIT DESIGN, P409, DOI 10.1007/978-1-4419-7609-3_12
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131673
   Hester J, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2903140
   Hester J, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P5, DOI 10.1145/2809695.2809707
   Hicks M., 2016, THUMBULATOR CYCLE AC
   Hicks M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P228, DOI 10.1145/3079856.3080238
   Hoseinghorban A., 2019, IEEE T EMERG TOP COM
   Jayakumar H, 2014, I CONF VLSI DESIGN, P330, DOI 10.1109/VLSID.2014.63
   Jian-De Li, 2017, 2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), DOI 10.1109/DFT.2017.8244448
   Lee S., 2019, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V3, P1
   Li HH, 2015, DES AUT TEST EUROPE, P7
   Li JY, 2018, IEEE T VLSI SYST, V26, P1671, DOI 10.1109/TVLSI.2018.2825605
   Li Z., 2016, Proc. DAC, P1
   Lin X, 2013, I SYMPOS LOW POWER E, P70, DOI 10.1109/ISLPED.2013.6629269
   Lin YC, 2019, I SYMPOS LOW POWER E, DOI 10.1109/islped.2019.8824923
   Liu Q, 2016, BIOMED RES INT-UK, V2016, P1
   Liu YP, 2019, IEEE J SOLID-ST CIRC, V54, P885, DOI 10.1109/JSSC.2018.2884349
   Liu YP, 2017, IEEE T COMPUT AID D, V36, P1660, DOI 10.1109/TCAD.2017.2648841
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Lukosevicius Giedrius., 2017, Proceedings of the Fifth ACM International Workshop on Energy Harvesting and Energy-Neutral Sensing Systems, P31
   Ma K., 2015, NONV MEM TECHN S NVM
   Ma KS, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P204, DOI 10.1145/3123939.3124533
   Ma KS, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3077575
   Ma KS, 2017, ASIA S PACIF DES AUT, P678, DOI 10.1109/ASPDAC.2017.7858402
   Ma KS, 2015, ICCAD-IEEE ACM INT, P670, DOI 10.1109/ICCAD.2015.7372634
   Ma XJ, 2017, COMP MED SY, P1, DOI 10.1109/CBMS.2017.12
   Maeng K., 2019, ARXIV190906951
   Maeng K, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P1101, DOI 10.1145/3314221.3314613
   Maeng Kiwan., 2018, USENIX Symposium on Operating Systems Design and Implementation (OSDI), P129
   Maioli Andrea, 2019, 20 ACM SIGPLANSIGBED, P203
   Miguel JS, 2016, CONF PROC INT SYMP C, P545, DOI 10.1109/ISCA.2016.54
   Mirhoseini A, 2016, IEEE T MULTI-SCALE C, V2, P277, DOI 10.1109/TMSCS.2016.2550442
   Mirhoseini A, 2013, I SYMPOS LOW POWER E, P27, DOI 10.1109/ISLPED.2013.6629262
   Mirhoseini A, 2013, INT CONF PERVAS COMP, P216, DOI 10.1109/PerCom.2013.6526735
   Mittal Sparsh, 2014, International Journal of Computer Aided Engineering and Technology, V6, P440, DOI 10.1504/IJCAET.2014.065419
   Mittal S., 2014, IEEE Transactions on Parallel and Distributed Systems (TPDS)
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Mittal S, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101635
   Mittal S, 2019, J SYST ARCHITECT, V98, P135, DOI 10.1016/j.sysarc.2019.07.006
   Mittal S, 2019, J SYST ARCHITECT, V97, P428, DOI 10.1016/j.sysarc.2019.01.011
   Mittal S, 2019, J SYST ARCHITECT, V97, P373, DOI 10.1016/j.sysarc.2018.11.001
   Mittal S, 2018, J SYST ARCHITECT, V91, P11, DOI 10.1016/j.sysarc.2018.09.004
   Mittal S, 2019, CONCURR COMP-PRACT E, V31, DOI 10.1002/cpe.4666
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mittal S, 2016, ACM J EMERG TECH COM, V12, DOI 10.1145/2821510
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1524, DOI 10.1109/TPDS.2015.2435788
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1537, DOI 10.1109/TPDS.2015.2442980
   Mittal S, 2015, IEEE COMPUT ARCHIT L, V14, P115, DOI 10.1109/LCA.2014.2355193
   Pan C, 2019, ACM TRANS CYBER-PHYS, V3, DOI 10.1145/3324609
   Resch S., 2019, ARXIV190811373
   Ruppel E, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P1085, DOI 10.1145/3314221.3314583
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Song WN, 2019, IEEE T COMPUT, V68, P498, DOI 10.1109/TC.2018.2879103
   Surbatovich M., 2019, P ACM PROGR LANG, V3, P1
   Umesh S, 2019, J SYST ARCHITECT, V97, P349, DOI 10.1016/j.sysarc.2018.11.005
   van der Merwe JR, 2016, EUROP RADAR CONF, P17
   Wi JH, 2018, ZOOKEYS, P1, DOI 10.3897/zookeys.739.21580
   Xie M., 2016, P CODES ISSS, P22
   Xie M., 2015, Proceedings of the 52nd Annual Design Automation Conference, P184
   Ye R, 2013, ICCAD-IEEE ACM INT, P48, DOI 10.1109/ICCAD.2013.6691096
   Younghyun Kim, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P307
   Zhang LL, 2018, J EXP CLIN CANC RES, V37, DOI 10.1186/s13046-018-0679-5
   Zhao M., 2016, IEEE INTERNET THINGS, P1
   Zhao MY, 2017, IEEE T COMPUT AID D, V36, P1804, DOI 10.1109/TCAD.2017.2666606
   Zhao MY, 2015, DES AUT TEST EUROPE, P567
NR 88
TC 9
Z9 9
U1 3
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101859
DI 10.1016/j.sysarc.2020.101859
EA JAN 2021
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600002
DA 2024-07-18
ER

PT J
AU Tehrani, K
AF Tehrani, Kambiz
TI A smart cyber physical multi-source energy system for an electric
   vehicle prototype
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cyber physical systems; multi-source; genetic; Algorithms; NSGA-II;
   energy management; electric vehicles
ID FUEL-CELL; POWER MANAGEMENT; MODEL; SUPERCAPACITOR; PERFORMANCE
AB This paper introduces a smart cyber physical multi-source energy system for electric vehicle applications. This system is realized in order to increase the autonomy of the vehicle as well as a good self-dispatch energy system. In this paper, three energy sources have modeled and integrated in the energy conversion chain of the vehicle. Moreover, the design of cyber energy dispatching system is proposed based on the genetic algorithm NSGA-II. Finally, the simulation and experimental results are demonstrated.
C1 [Tehrani, Kambiz] UNIROUEN, Normandy Univ, ESIGELEC, IRSEEM, F-76000 Rouen, France.
C3 Universite de Rouen Normandie
RP Tehrani, K (corresponding author), UNIROUEN, Normandy Univ, ESIGELEC, IRSEEM, F-76000 Rouen, France.
EM kambiz.tehrani@ieee.org
FU European Union; Normandy Region
FX The author would like to thank European Union and Normandy Region for
   their valuable support of this electric vehicle project, VIRTUOSE
   project.
CR Ali I, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101636
   AMPHLETT JC, 1995, J ELECTROCHEM SOC, V142, P1, DOI 10.1149/1.2043866
   Antsaklis PJ, 2000, P IEEE, V88, P879, DOI 10.1109/JPROC.2000.871299
   Anvari-Moghaddam A., 2013, 28 INT POW SYST C PS
   Aoun A, 2019, ENERGIES, V12, DOI 10.3390/en12224351
   Asgher U, 2018, ENERGIES, V11, DOI 10.3390/en11123494
   Benrabeh A., 2013, POW EL APPL EPE 2013, P2
   Blaiech AG, 2019, J SYST ARCHITECT, V98, P331, DOI 10.1016/j.sysarc.2019.01.007
   Burke A, 2000, J POWER SOURCES, V91, P37, DOI 10.1016/S0378-7753(00)00485-7
   Cao J, 2012, IEEE T POWER ELECTR, V27, DOI 10.1109/TPEL.2011.2151206
   Cheng R, 2017, IEEE TETCI, V1, P97, DOI 10.1109/TETCI.2017.2669104
   Cheng X, 2016, IEEE INTELL SYST, V31, P97, DOI 10.1109/MIS.2016.52
   Chetto M, 2019, J SYST ARCHITECT, V98, P243, DOI 10.1016/j.sysarc.2019.06.002
   CONWAY BE, 1991, J ELECTROCHEM SOC, V138, P1539, DOI 10.1149/1.2085829
   Driouich Y, 2018, 2018 IEEE WORKSHOP ON ENVIRONMENTAL, ENERGY, AND STRUCTURAL MONITORING SYSTEMS (EESMS), P99
   Ehsani M., 2009, Modern Electric, Hybrid Electric, and Fuel Cell Vehicles: Fundamentals, Theory, and Design, V2nd
   Emadi A, 2008, IEEE T IND ELECTRON, V55, P2237, DOI 10.1109/TIE.2008.922768
   Ge Y., 2012, 12 INT C QUAL SOFTW
   Gurusinghe N, 2017, IEEE T POWER ELECTR, V32, P911, DOI 10.1109/TPEL.2016.2590561
   Haque M., 2018, 2018 IEEE TRANSP EL
   Huang JY, 2008, RENEW SUST ENERG REV, V12, P2472, DOI 10.1016/j.rser.2007.06.004
   Hussain S, 2019, ENERGIES, V12, DOI 10.3390/en12244662
   Ippolito L, 2003, CCA 2003: PROCEEDINGS OF 2003 IEEE CONFERENCE ON CONTROL APPLICATIONS, VOLS 1 AND 2, P115
   Jamshidi M., 2008, 2008 ICIIS 2008 IEEE
   Kachroudi S, 2012, IEEE T VEH TECHNOL, V61, P3909, DOI 10.1109/TVT.2012.2212735
   Khan B, 2017, IEEE ACCESS, V5, P13951, DOI 10.1109/ACCESS.2017.2728683
   Kroeze RC, 2008, IEEE POWER ELECTRON, P1336, DOI 10.1109/PESC.2008.4592119
   Lee JM, 2009, APPL POWER ELECT CO, P720, DOI 10.1109/APEC.2009.4802740
   Lee JH, 1998, J POWER SOURCES, V70, P258, DOI 10.1016/S0378-7753(97)02683-9
   Li L, 2019, J SYST ARCHITECT, V93, P1, DOI 10.1016/j.sysarc.2018.12.010
   Li TT, 2019, J SYST ARCHITECT, V98, P79, DOI 10.1016/j.sysarc.2019.07.001
   Liu YQ, 2019, J SYST ARCHITECT, V98, P231, DOI 10.1016/j.sysarc.2019.08.001
   MACANA CA, 2011, INN SMAT GRID TECHN
   Medagam P., 2006, POW S 2006 NAPS 2006
   Mehboob N, 2019, IEEE T SMART GRID, V10, P2999, DOI 10.1109/TSG.2018.2816404
   Morris S.T., 2009, P IEEE N AM POW S OC
   Nasri O, 2019, J SYST ARCHITECT, V98, P249, DOI 10.1016/j.sysarc.2019.01.009
   Onoda S, 2004, IEEE T VEH TECHNOL, V53, P390, DOI 10.1109/TVT.2004.823500
   Piccolo A, 2001, IEEE ASME INT C ADV, P434, DOI 10.1109/AIM.2001.936493
   Rahimi AM, 2009, IEEE T IND ELECTRON, V56, P1428, DOI 10.1109/TIE.2009.2013748
   Rezvanizaniani SM, 2014, J POWER SOURCES, V256, P110, DOI 10.1016/j.jpowsour.2014.01.085
   Rezzak D., 2011, P INT C POW ENG EN E
   Sakamoto N., 2007, AM CONTR C 2007 ACC
   Schupbach RM, 2003, IEEE POWER ELECTRON, P88
   She YG, 2009, 2009 INTERNATIONAL CONFERENCE ON BUSINESS INTELLIGENCE AND FINANCIAL ENGINEERING, PROCEEDINGS, P74, DOI 10.1109/BIFE.2009.27
   Srithapon C, 2020, ENERGIES, V13, DOI 10.3390/en13020349
   Su Z, 2019, IEEE INTERNET THINGS, V6, P4601, DOI 10.1109/JIOT.2018.2869297
   Su1 J., 2014, ICUE, P19
   TAKAM GT, 2018, ELSEVIER J SYSTEMS A, V82, P24
   Tehrani K, 2017, 2017 12TH SYSTEM OF SYSTEMS ENGINEERING CONFERENCE (SOSE)
   Tie SF, 2013, RENEW SUST ENERG REV, V20, P82, DOI 10.1016/j.rser.2012.11.077
   TOLEDANO MTH, 2017, IEEE T IND INFORM, V13, P680
   Torquato M, 2019, 2019 15TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2019), P1, DOI 10.1109/EDCC.2019.00014
   Tremblay O., 2009, World Electr. Veh. J., V3, P289, DOI 10.3390/wevj3020289
   Tremblay O, 2007, 2007 IEEE VEHICLE POWER AND PROPULSION CONFERENCE, VOLS 1 AND 2, P284
   WENZHONG G, 2005, P IEEE VEH POW PROP, V5, P530
   Xia T, 2019, J SYST ARCHITECT, V98, P453, DOI 10.1016/j.sysarc.2019.05.003
   Yoon BJ, 2004, CHEM PHYS LETT, V388, P170, DOI 10.1016/j.cplett.2004.02.071
   Zhang Q, 2017, IEEE T AUTOM SCI ENG, V14, P608, DOI 10.1109/TASE.2016.2645780
   Zhang YW, 2018, J SYST ARCHITECT, V83, P12, DOI 10.1016/j.sysarc.2017.11.004
   Zhu YH, 2019, INT J REFRIG, V101, P1, DOI 10.1016/j.ijrefrig.2019.03.002
NR 61
TC 24
Z9 24
U1 1
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2020
VL 111
AR 101804
DI 10.1016/j.sysarc.2020.101804
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PK4IW
UT WOS:000602411800003
OA Bronze
DA 2024-07-18
ER

PT J
AU Zhao, LP
   Li, YM
   Fogelman-Soulié, F
   Li, KQ
AF Zhao, Laiping
   Li, Yiming
   Fogelman-Soulie, Francoise
   Li, Keqiu
TI A holistic cross-layer optimization approach for mitigating stragglers
   in in-memory data processing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Straggler mitigation; Spark; Scheduling; Key partitioning
ID DATA SKEW; MAPREDUCE; ALLOCATION; ALGORITHM
AB In-memory data processing frameworks (e.g., Spark) make big data analysis greatly simpler and efficient. However, stragglers that take much longer to finish than other tasks significantly degrade performance. There exist multiple factors that cause stragglers , either from the hardware resource layer or application layer, e.g. hardware heterogeneity, interference, data locality and data skew. While state-of-the-art straggler mitigation techniques have presented partial solutions on data skew and data locality, we experimentally demonstrate that the other factors can also result in serious problems.
   We present Clio, a cross-layer interference-aware optimization system that can effectively mitigate stragglers for data processing frameworks. Clio supports the scheduling of both map and reduce tasks. It heuristically dispatches intermediate data in proportion to the actual computing ability of each worker node, which is estimated considering various straggler factors, to balance the completion times of tasks in a much finer way. We implement Clio in Apache Spark, and evaluate its performance using both synthetic and real datasets. Experiment results show that, Clio can speed up the execution of applications by up to 67%, compared with the existing algorithms.
C1 [Zhao, Laiping; Li, Yiming; Li, Keqiu] Tianjin Key Lab Adv Networking, Tianjin, Peoples R China.
   [Zhao, Laiping; Li, Yiming; Fogelman-Soulie, Francoise; Li, Keqiu] Tianjin Univ, Coll Intelligence & Comp, Tianjin, Peoples R China.
C3 Tianjin University
RP Li, YM (corresponding author), Tianjin Key Lab Adv Networking, Tianjin, Peoples R China.; Li, YM (corresponding author), Tianjin Univ, Coll Intelligence & Comp, Tianjin, Peoples R China.
EM laiping@tju.edu.cn; l_ym@tju.edu.cn; keqiu@tju.edu.cn
FU National Key Research and Development Program of China [2016YFB1000205];
   National Natural Science Foundation of China [61872265, U1836214]; new
   Generation of Artificial Intelligence Science and Technology Major
   Project of Tianjin [18ZXZNGX00190, 19ZXZNGX00010]
FX This work is supported by the National Key Research and Development
   Program of China No. 2016YFB1000205; the National Natural Science
   Foundation of China under grant 61872265, U1836214; the new Generation
   of Artificial Intelligence Science and Technology Major Project of
   Tianjin under grant 18ZXZNGX00190, 19ZXZNGX00010.
CR Ananthanarayanan G., 2013, PROC USENIX S NETW S, V13, P185
   Ananthanarayanan G., 2012, P ACM S CLOUD COMP, P1
   [Anonymous], 2011, Proceedings of the 3rd USENIX Conference on Hot Topics in Cloud Computing (HotCloud'11)
   Baker IF, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON ENVIRONMENTAL SCIENCE AND TECHNOLOGY (ICEST 2010), P178, DOI 10.3850/978-981-08-5716-5_T071
   Bu X., 2013, P 22 INT S HIGH PERF, P227, DOI DOI 10.1145/2493123.2462904
   Cai ZP, 2019, INT CON DISTR COMP S, P144, DOI 10.1109/ICDCS.2019.00023
   Cai ZP, 2020, IEEE T NETW SCI ENG, V7, P766, DOI 10.1109/TNSE.2018.2830307
   Chen Q, 2015, IEEE T PARALL DISTR, V26, P2520, DOI 10.1109/TPDS.2014.2350972
   Chen Q, 2014, IEEE T COMPUT, V63, P954, DOI 10.1109/TC.2013.15
   Dean J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE SIXTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDE '04), P137
   Dean J., 2012, Achieving rapid response times in large online services
   Delimitrou C, 2014, ACM SIGPLAN NOTICES, V49, P127, DOI 10.1145/2541940.2541941
   Fu Z., 2019, IEEE T CLOUD COMPUT
   Ghodsi An, 2011, Computer Communication Review, V41, P507, DOI 10.1145/2018584.2018586
   Gufler Benjamin, 2011, Proceedings of the 1st International Conference on Cloud Computing and Services Science. CLOSER 2011, P574
   Gufler B, 2012, PROC INT CONF DATA, P522, DOI 10.1109/ICDE.2012.58
   Isard M., 2007, Operating Systems Review, V41, P59, DOI 10.1145/1272998.1273005
   Kolagunta V, 2012, IEEE INT C MICROELEC, P9, DOI 10.1109/ICMTS.2012.6190603
   Kwon Y., 2011, OPEN CIRRUS SUMMIT, V11
   Kwon Y., 2012, SIGMOD 12, P25
   Liu GP, 2018, FUTURE GENER COMP SY, V86, P1054, DOI 10.1016/j.future.2017.07.014
   Liu ZH, 2016, IEEE T COMPUT, V65, P3304, DOI 10.1109/TC.2016.2532860
   Melnik S, 2011, COMMUN ACM, V54, P114, DOI 10.1145/1953122.1953148
   Newman MEJ, 2005, CONTEMP PHYS, V46, P323, DOI 10.1080/00107510500052444
   O'Grady NP, 2002, CLIN INFECT DIS, V35, P1281, DOI 10.1086/502007
   Polo J, 2010, IEEE IFIP NETW OPER, P373, DOI 10.1109/NOMS.2010.5488494
   Ren YZ, 2014, J INTERNET TECHNOL, V15, P453, DOI 10.6138/JIT.2014.15.3.14
   Shi T, 2019, INT CON DISTR COMP S, P338, DOI 10.1109/ICDCS.2019.00041
   Tang Z, 2018, FUTURE GENER COMP SY, V78, P287, DOI 10.1016/j.future.2016.06.027
   Tang Z, 2013, CLUSTER COMPUT, V16, P651, DOI 10.1007/s10586-012-0236-5
   Verma A., 2011, P 8 ACM INT C AUT CO, P235, DOI DOI 10.1145/1998582.1998637
   Wolf J, 2010, LECT NOTES COMPUT SC, V6452, P1, DOI 10.1007/978-3-642-16955-7_1
   Xu F, 2016, IEEE T COMPUT, V65, P2470, DOI 10.1109/TC.2015.2481403
   Xu R, 2018, MIDDLEWARE'18: PROCEEDINGS OF THE 2018 ACM/IFIP/USENIX MIDDLEWARE CONFERENCE, P146, DOI 10.1145/3274808.3274820
   Yadwadkar N. J., 2014, P ACM S CLOUD COMP, P1
   Yu YA, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P247
   Zaharia M., 2008, P 8 USENIX C OP SYST, P29
   Zaharia M, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P265
   Zaharia Matei., 2012, NSDI 12
NR 39
TC 1
Z9 1
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2020
VL 111
AR 101801
DI 10.1016/j.sysarc.2020.101801
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PK4IW
UT WOS:000602411800006
DA 2024-07-18
ER

PT J
AU Tiku, S
   Pasricha, S
   Notaros, B
   Han, Q
AF Tiku, Saideep
   Pasricha, Sudeep
   Notaros, Branislav
   Han, Qi
TI A Hidden Markov Model based smartphone heterogeneity resilient portable
   indoor localization framework
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Indoor localization; Indoor navigation; HMM; Heterogeneity; Wi-Fi;
   Fingerprinting
ID SYSTEM
AB Indoor localization is an emerging application domain that promises to enhance the way we navigate in various indoor environments, as well as track equipment and people. Wireless signal-based fingerprinting is one of the leading approaches for indoor localization. Using ubiquitous Wi-Fi access points and Wi-Fi transceivers in smartphones has enabled the possibility of fingerprinting-based localization techniques that are scalable and low-cost. But the variety of Wi-Fi hardware modules and software stacks used in today's smartphones introduce errors when using Wi-Fi based fingerprinting approaches across devices, which reduces localization accuracy. We propose a framework called SHERPA-HMM that enables efficient porting of indoor localization techniques across mobile devices, to maximize accuracy. An in-depth analysis of our framework shows that it can deliver up to 8 x more accurate results as compared to state-of-the-art localization techniques for a variety of environments.
C1 [Tiku, Saideep; Pasricha, Sudeep; Notaros, Branislav] Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA.
   [Han, Qi] Colorado Sch Mines, Dept Comp Sci, Golden, CO 80401 USA.
C3 Colorado State University; Colorado School of Mines
RP Tiku, S; Pasricha, S (corresponding author), Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA.
EM saideep@colostate.edu; sudeep@colostate.edu; notaros@colostate.edu;
   qhan@mines.edu
RI Pasricha, Sudeep/AAJ-9463-2020
OI Pasricha, Sudeep/0000-0002-0846-0066; tiku, saideep/0000-0003-4017-1392
CR [Anonymous], 2016, ENTERPRISE INDOOR LB
   [Anonymous], 2018, ANDROID STEP COUNTER
   Ascher C., 2012, P INT C IND POS IND
   Bolat U, 2017, WORKS POSIT NAVIGAT
   Browning RC, 2006, J APPL PHYSIOL, V100, P390, DOI 10.1152/japplphysiol.00767.2005
   Chintalapudi K., 2010, P MOB COMP NETW
   Coolidge F.L., 2012, STAT GENTLE INTRO, P211
   Donohoo B., 2011, P INT C COMP DES ICC
   Donohoo B., 2012, P DES AUT C DAC
   Donohoo BK, 2014, IEEE T MOBILE COMPUT, V13, P1720, DOI 10.1109/TMC.2013.94
   Fang S., 2012, P VEH TECHN C VTC
   Figuera C, 2011, IEEE T MOBILE COMPUT, V10, P913, DOI 10.1109/TMC.2011.84
   Haeberlen A., 2004, P MOB COMP NETW MOBI
   Han D., 2018, P INT C FUT INT THIN
   Hossain AKMM, 2013, IEEE T MOBILE COMPUT, V12, P65, DOI 10.1109/TMC.2011.243
   Hu Y., 2016, P INT C COMM CHIN IC
   Kjaergaard M.B., 2008, P PERV COMP COMM PER
   Kjærgaard MB, 2011, PERVASIVE MOB COMPUT, V7, P31, DOI 10.1016/j.pmcj.2010.04.005
   Lamy-Perbal S, 2015, INT C INDOOR POSIT
   Langlois C., 2017, IEEE CONSUM ELECT, V6
   Li F., 2012, P UB COMP COMP UBICO
   Li Y, 2019, IEEE SENS J, V19, P6822, DOI 10.1109/JSEN.2019.2911707
   Lin Z, 2019, 12TH WORKSHOP ON GENERAL PURPOSE PROCESSING USING GPUS (GPGPU 12), P2, DOI 10.1145/3300053.3319415
   Lu Q., 2016, P ANN INT S PERS IND
   Machaj J, 2011, INT C INDOOR POSIT, DOI 10.1109/IPIN.2011.6071929
   Mathur A., 2018, P INT C INF PROC SEN
   Mittal A., 2018, P GREAT LAK S VLSI G
   Mohd-Yusoff M.I., 2014, P INT C INF TECHN MU
   Oura K., 2010, P INT C AC SPEECH SI
   Park J., 2011, P INFOCOM
   Pasricha S., 2015, P INT C HARDW SOFTW
   Pasricha S, 2017, 2017 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/3125502.3125560
   Pasricha S, 2015, PERVASIVE MOB COMPUT, V20, P47, DOI 10.1016/j.pmcj.2015.01.004
   Poh S., 2019, P INF TECHN NETW EL
   Schmitz J., 2016, P INF PROC SENS NETW
   Singh V, 2018, IEEE ICCE
   Soltanaghaei E., 2018, P MOB SYST APPL SERV
   Tiku S., 2017, P INT S RAP SYST PRO
   Tiku S, 2019, IEEE I C EMBED SOFTW, DOI 10.1109/ICESS.2019.8782496
   Wang X., 2017, P INT C COMM ICC
   Xiong J., 2012, P MOB COMP SYST APPL
   Xue WX, 2018, IEEE SENSOR LETT, V2, DOI 10.1109/LSENS.2018.2818161
   Yoon BJ, 2006, IEEE T SIGNAL PROCES, V54, P4169, DOI 10.1109/TSP.2006.880252
   Zou H, 2017, IEEE T WIREL COMMUN, V16, P8118, DOI 10.1109/TWC.2017.2757472
   Zou H, 2016, IEEE T WIREL COMMUN, V15, P1252, DOI 10.1109/TWC.2015.2487963
NR 45
TC 6
Z9 8
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2020
VL 108
AR 101806
DI 10.1016/j.sysarc.2020.101806
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NO2QF
UT WOS:000569328400012
DA 2024-07-18
ER

PT J
AU Horga, A
   Chattopadhyay, S
   Eles, P
   Peng, ZB
AF Horga, Adrian
   Chattopadhyay, Sudipta
   Eles, Petru
   Peng, Zebo
TI Genetic algorithm based estimation of non-functional properties for
   GPGPU programs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Worst case execution time; Software security; GPU; Side-channel leakage;
   Software safety
AB Non-functional properties, like execution time or memory access information, of programs running on graphics processing unit (GPUs) can raise safety and security concerns. For example, understanding the execution time is critical for embedded and real-time applications. To this end, worst-case execution time (WCET) is an important metric to check the real-time constraints imposed on embedded applications. For complex execution platforms, such as GPUs, analysis of WCET imposes great challenges due to the complex characteristics of GPU architecture as well as GPU program semantics. GPUs also have specific memory access behavior. Observing such memory access behavior may reveal sensitive information (e.g. a secret key). This, in turn, may be exploited to launch a side-channel attack on the underlying program.
   In this paper, we propose GDivAn, a measurement-based analysis framework for investigating the non-functional aspects of GPU programs, specifically, their execution time and side-channel leakage capacity. GDivAn is built upon a novel instantiation of genetic algorithm (GA). Moreover, GDivAn improves the effectiveness of GA using symbolic execution, when possible. Our evaluation with several open-source GPU kernels, including GPU kernels from the OpenSSL and MRTC benchmark suite, reveals the effectiveness of GDivAn both in terms of finding WCET and side-channel leakage.
C1 [Horga, Adrian] Linkoping Univ, Dept Comp & Informat Sci IDA, Linkoping, Sweden.
   [Eles, Petru] Linkoping Univ, Dept Comp & Informat Sci IDA, Embedded Comp Syst, Linkoping, Sweden.
   [Peng, Zebo] Linkoping Univ, Comp Syst, Linkoping, Sweden.
   [Peng, Zebo] Linkoping Univ, Embedded Syst Lab, Linkoping, Sweden.
   [Peng, Zebo] Linkoping Univ, Dept Comp Sci, Linkoping, Sweden.
   [Chattopadhyay, Sudipta] Singapore Univ Tech & Design, ISTD, Singapore, Singapore.
C3 Linkoping University; Linkoping University; Linkoping University;
   Linkoping University; Linkoping University; Singapore University of
   Technology & Design
RP Horga, A (corresponding author), Linkoping Univ, Dept Comp & Informat Sci IDA, Linkoping, Sweden.; Horga, A (corresponding author), Linkoping Univ, Dept Comp & Informat Sci IDA, Embedded Comp Syst, Linkoping, Sweden.; Horga, A (corresponding author), Linkoping Univ, Comp Syst, Linkoping, Sweden.; Horga, A (corresponding author), Linkoping Univ, Embedded Syst Lab, Linkoping, Sweden.; Horga, A (corresponding author), Linkoping Univ, Dept Comp Sci, Linkoping, Sweden.
EM adrian.horga@liu.se; sudipta_chattopadhyay@sutd.edu.sg;
   petru.eles@liu.se; zebo.peng@liu.se
RI Chattopadhyay, Sudipta/ADP-6499-2022
OI Chattopadhyay, Sudipta/0000-0002-4843-5391
FU Swedish Research Council (VR) [NT-2017-04194]; Ministry of Education of
   Singapore [MOE2018-T2-1-098]; Swedish Research Council [2017-04194]
   Funding Source: Swedish Research Council
FX This work is partially supported by the Swedish Research Council (VR)
   under the grant NT-2017-04194 and partially supported by the Ministry of
   Education of Singapore under the grant MOE2018-T2-1-098.
CR Anand S, 2013, J SYST SOFTWARE, V86, P1978, DOI 10.1016/j.jss.2013.02.061
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], 2017, CUDA TOOLK DOC
   Ashraf I., 2010, 2010 6th International Conference on Emerging Technologies (ICET), P7, DOI 10.1109/ICET.2010.5638389
   Baars A., 2011, 2011 26th IEEE/ACM International Conference on Automated Software Engineering, P53, DOI 10.1109/ASE.2011.6100119
   Basu T, 2017, IEEE ICST WORKSHOP, P51, DOI 10.1109/ICSTW.2017.16
   Berezovskyi Kostiantyn, 2016, Architecture of Computing Systems - ARCS 2016. 29th International Conference. Proceedings: LNCS 9637, P223, DOI 10.1007/978-3-319-30695-7_17
   Berezovskyi K., 2014, P 22 INT C REAL TIM, P279
   Betts A, 2013, EUROMICRO, P193, DOI 10.1109/ECRTS.2013.29
   Cazorla FJ, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465796
   Chattopadhyay S, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584654
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Demme J, 2012, CONF PROC INT SYMP C, P106, DOI 10.1109/ISCA.2012.6237010
   Di Pietro R, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2801153
   Doychev G, 2015, ACM T INFORM SYST SE, V18, DOI 10.1145/2756550
   Elliott GA, 2013, REAL TIM SYST SYMP P, P33, DOI 10.1109/RTSS.2013.12
   Galeotti JP, 2013, PROC INT SYMP SOFTW, P360, DOI 10.1109/ISSRE.2013.6698889
   Gil SJ, 2017, IEEE EMBED SYST LETT, V9, P69, DOI 10.1109/LES.2017.2712858
   Gilger Johannes, 2012, Information Security. Proceedings of the 15th International Conference, ISC 2012, P338, DOI 10.1007/978-3-642-33383-5_21
   Gustafsson Jan., 2010, WCET2010, P137
   Horga A, 2018, 2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), P30, DOI 10.1109/DSD.2018.00021
   Jiang ZH, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P167, DOI 10.1145/3060403.3060462
   Jiang ZH, 2016, INT S HIGH PERF COMP, P394, DOI 10.1109/HPCA.2016.7446081
   Kopf Boris, 2012, Computer Aided Verification. Proceedings 24th International Conference, CAV 2012, P564, DOI 10.1007/978-3-642-31424-7_40
   Li GD, 2012, ACM SIGPLAN NOTICES, V47, P215, DOI 10.1145/2370036.2145844
   Lima G, 2016, PROC EUROMICR, P200, DOI 10.1109/ECRTS.2016.20
   Luo C, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P281, DOI 10.1109/ICCD.2015.7357115
   Manavski SA, 2007, ICSPC: 2007 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, P65
   Otterness N, 2017, IEEE REAL TIME, P353, DOI 10.1109/RTAS.2017.3
   Pasareanu CS, 2016, P IEEE CSFW, P387, DOI 10.1109/CSF.2016.34
   Rosén J, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P49, DOI 10.1109/RTSS.2007.24
   Talbi E.-G., 2009, METAHEURISTICS DESIG, V74
   Tfili M, 2006, GECCO 2006: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOL 1 AND 2, P1917
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
NR 35
TC 1
Z9 1
U1 2
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2020
VL 103
AR 101697
DI 10.1016/j.sysarc.2019.101697
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KO0AO
UT WOS:000515208600002
DA 2024-07-18
ER

PT J
AU Zhang, Y
   Zhou, JL
   Sun, J
AF Zhang, Yi
   Zhou, Junlong
   Sun, Jin
TI Scheduling bag-of-tasks applications on hybrid clouds under due date
   constraints
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Bag-of-tasks scheduling; Hybrid clouds; Due date; Cost minimization
ID COST MINIMIZATION; TIME
AB Bag-of-tasks (BoT) applications consisting of multiple tasks are widely used in a variety of application fields. Different from the traditional deadline constraint in scheduling problems, a due date constraint allows the completion time of BoT applications to exceed the pre-specified due date, but would impose the tardiness penalty. In order to reduce this tardiness penalty, the customer is willing to outsource a part of tasks to public clouds despite the new cost of using public clouds' resources. In this scenario, the challenge is to optimally schedule tasks on hybrid clouds for the purpose of minimizing the total cost. This problem of scheduling BoT application on hybrid clouds under due date constraints can be formulated as an integer program. To solve this problem, we propose several heuristics by employing an effective task rescheduling strategy. Furthermore, we develop two effective acceleration methods, namely AM1 and AM2, which can be used by the rescheduling strategy for improving the efficiency. This conclusion is validated by proofs in theory. Extensive simulations are performed to justify the effectiveness and efficiency of the proposed scheduling heuristics. Experimental results demonstrate the performance of the task rescheduling strategy in terms of rescheduling quality and computational efficiency.
C1 [Zhang, Yi; Zhou, Junlong; Sun, Jin] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, 200 Xiaolingwei St, Nanjing 210094, Jiangsu, Peoples R China.
C3 Nanjing University of Science & Technology
RP Sun, J (corresponding author), Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, 200 Xiaolingwei St, Nanjing 210094, Jiangsu, Peoples R China.
EM sunj@njust.edu.cn
RI SUN, JIN/GPX-9641-2022
FU National Natural Science Foundation of China [61872185, 61802185];
   Natural Science Foundation of Jiangsu Province of China [BK20180470];
   Jiangsu Planned Projects for Postdoctoral Research Funds [2019K025]
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant 61872185 and Grant 61802185, in part by
   the Natural Science Foundation of Jiangsu Province of China under Grant
   BK20180470, and in part by the Jiangsu Planned Projects for Postdoctoral
   Research Funds under Grant 2019K025.
CR Abdi S, 2017, FUTURE GENER COMP SY, V71, P113, DOI 10.1016/j.future.2017.01.036
   [Anonymous], 2016, 2016 INT S PERFORMAN, DOI DOI 10.1109/SPECTS.2016.7570526
   [Anonymous], 2010, 2010 IEEE 3 INT C CL
   Brucker P., 2004, SCHEDULING ALGORTIHM
   Calheiros RN, 2014, INT CONF CLOUD COMP, P342, DOI 10.1109/CloudCom.2014.20
   Chen JC, 2018, J SYST ARCHITECT, V90, P72, DOI 10.1016/j.sysarc.2018.09.002
   García-Valls M, 2018, J SYST ARCHITECT, V91, P83, DOI 10.1016/j.sysarc.2018.05.007
   Gutierrez-Garcia JO, 2013, FUTURE GENER COMP SY, V29, P1682, DOI 10.1016/j.future.2012.01.005
   Han ML, 2018, J SYST ARCHITECT, V90, P34, DOI 10.1016/j.sysarc.2018.08.004
   HoseinyFarahabady M, 2012, 2012 13TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS, AND TECHNOLOGIES (PDCAT 2012), P423, DOI 10.1109/PDCAT.2012.101
   Hoseinyfarahabady M.R., 2013, P INT C PAR PROC
   Hu ML, 2013, IEEE T COMPUT, V62, P2108, DOI 10.1109/TC.2012.164
   Irwin D.E., 2004, P IEEE INT S HIGH PE
   Kim KH, 2007, CCGRID 2007: SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, P541
   Li JH, 2019, J CIRCUIT SYST COMP, V28, DOI 10.1142/S0218126619501901
   Liu J, 2018, J SYST ARCHITECT, V90, P23, DOI 10.1016/j.sysarc.2018.08.007
   Thai L, 2015, 2015 IEEE 8TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, P975, DOI 10.1109/CLOUD.2015.131
   Malawski M, 2013, FUTURE GENER COMP SY, V29, P1786, DOI 10.1016/j.future.2013.01.004
   Ming Mao, 2010, Proceedings 2010 11th IEEE/ACM International Conference on Grid Computing (GRID 2010), P41, DOI 10.1109/GRID.2010.5697966
   Mo L., 2003, IEEE T COMPUT AID D, V37, P115
   Mo L, 2018, IEEE J EM SEL TOP C, V8, P708, DOI 10.1109/JETCAS.2018.2852005
   Moschakis I.A., 2016, J SYST SOFTW, V101, P201
   Moschakis IA, 2015, SIMUL MODEL PRACT TH, V57, P1, DOI 10.1016/j.simpat.2015.04.009
   Oprescu A., 2010, Proceedings of the 2010 IEEE 2nd International Conference on Cloud Computing Technology and Science (CloudCom 2010), P351, DOI 10.1109/CloudCom.2010.32
   Oprescu AM, 2012, INT CONF UTIL CLOUD, P204, DOI 10.1109/UCC.2012.23
   Singh S, 2018, J SYST ARCHITECT, V91, P41, DOI 10.1016/j.sysarc.2018.09.006
   Stavrinides GL, 2019, SIMUL MODEL PRACT TH, V91, P1, DOI 10.1016/j.simpat.2018.11.006
   Tarplee KM, 2019, IEEE T CLOUD COMPUT, V7, P1068, DOI 10.1109/TCC.2016.2608345
   Terzopoulos G, 2014, PROCEEDINGS OF 2014 IEEE INTERNATIONAL PARALLEL & DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), P834, DOI 10.1109/IPDPSW.2014.95
   Thai L, 2018, FUTURE GENER COMP SY, V82, P1, DOI 10.1016/j.future.2017.11.038
   Thai L, 2014, INT CONF CLOUD COMP, P400, DOI 10.1109/CloudCom.2014.29
   Thusoo A., 2010, Proceedings of the 2010 ACM SIGMOD International Conference on Management of data, SIGMOD '10, P1013, DOI [DOI 10.1145/1807167.1807278, 10.1145/1807167.1807278]
   Van den Bossche R., 2011, Proceedings of the 2011 IEEE 3rd International Conference on Cloud Computing Technology and Science (CloudCom 2011), P320, DOI 10.1109/CloudCom.2011.50
   Van den Bossche R., 2006, FUT GENER COMPUT SYS, V29
   Van den Bossche R, 2013, FUTURE GENER COMP SY, V29, P973, DOI 10.1016/j.future.2012.12.012
   Varshney P, 2019, IEEE T PARALL DISTR, V30, P1512, DOI 10.1109/TPDS.2018.2889851
   Vasile M.A., 2013, HYSARC2 HYBRID SCHED
   Wang B., 2016, HIGH PERF COMP S, P22
   Wang JH, 2017, J SYST ARCHITECT, V72, P69, DOI 10.1016/j.sysarc.2016.05.003
   Wu LL, 2012, J COMPUT SYST SCI, V78, P1280, DOI 10.1016/j.jcss.2011.12.014
   Wu TM, 2018, J SYST ARCHITECT, V84, P12, DOI 10.1016/j.sysarc.2018.03.001
   Xie G., 2019, IEEE T COMPUT AIDED, DOI 10.1109/TCAD.2019.2921350.
   Xie GQ, 2018, IEEE T IND ELECTRON, V65, P4378, DOI 10.1109/TIE.2017.2762621
   Yang T, 2019, J SYST ARCHITECT, V92, P1, DOI 10.1016/j.sysarc.2018.10.006
   Yeo CheeShin, 2005, Proceedings of the 7th IEEE International Conference on Cluster Computing, Cluster '05, P1, DOI DOI 10.1109/CLUSTR.2005.347075
   Zhang Y., 2016, P IEEE INT C PROGR I
   Zhang Y., 2018, P 2018 6 INT C ADV C
   Zhang Y., 2017, P 5 INT C ADV CLOUD
   Zhang Y, 2018, SECUR COMMUN NETW, DOI 10.1155/2018/2863793
   Zhang Y, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.4249
   Zhang YJ, 2015, INT C PAR DISTRIB SY, P585, DOI 10.1109/ICPADS.2015.79
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhao QL, 2017, J SYST ARCHITECT, V72, P61, DOI 10.1016/j.sysarc.2016.08.003
   Zhou J., 2019, IEEE T COMPUT AIDED
   Zhou JL, 2019, IEEE T COMPUT, V68, P1785, DOI 10.1109/TC.2019.2935042
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
   Zhou XM, 2019, FUTURE GENER COMP SY, V93, P278, DOI 10.1016/j.future.2018.10.046
   Zuo XQ, 2014, IEEE T AUTOM SCI ENG, V11, P564, DOI 10.1109/TASE.2013.2272758
NR 58
TC 19
Z9 19
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2019
VL 101
AR 101654
DI 10.1016/j.sysarc.2019.101654
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JW2NK
UT WOS:000502894200003
DA 2024-07-18
ER

PT J
AU Zhou, JL
   Wang, T
   Cong, PJ
   Lu, PP
   Wei, TQ
   Chen, MS
AF Zhou, Junlong
   Wang, Tian
   Cong, Peijin
   Lu, Pingping
   Wei, Tongquan
   Chen, Mingsong
TI Cost and makespan-aware workflow scheduling in hybrid clouds
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hybrid clouds; Cost; Makespan; Workflow; Single/multi-objective
   optimization
ID OPTIMIZATION; MINIMIZATION; ALGORITHM; TIME
AB Benefiting from rich resources and virtualization technologies, hybrid cloud has emerged as a promising solution to processing large-scale scientific workflow applications for users in a pay-as-you-go manner. However, considering the complexity of resource configuration and deployment in hybrid clouds, existing workflow scheduling strategies designed for traditional distributed computing systems are limited and powerless. Therefore, for profit-driven infrastructure-as-a-service (IaaS) cloud providers, minimizing makespan and monetary cost of scheduling scientific workflows is an imperative concern. In this paper, we propose two efficient workflow scheduling approaches for hybrid clouds that both consider makespan and monetary cost. Specifically, we first propose a single-objective workflow scheduling optimization approach called DCOH (deadline-constrained cost optimization for hybrid clouds) for minimizing the monetary cost of scheduling workflows under deadline constraint. Based on DCOH, we further propose a multi-objective workflow scheduling optimization approach called MOH (multi-objective optimization for hybrid clouds) for optimizing makespan and monetary cost of scheduling workflows simultaneously. Extensive simulation experiments have been conducted to validate the effectiveness of DCOH and MOH. Simulation results show that our DCOH approach can reduce up to 100.0% monetary cost for users as compared to the competing algorithms under the same deadline constraint and our MOH approach can achieve better cost-makespan trade-off solutions as compared to the competing algorithms.
C1 [Zhou, Junlong; Wang, Tian; Lu, Pingping] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Jiangsu, Peoples R China.
   [Cong, Peijin; Wei, Tongquan] East China Normal Univ, Sch Comp Sci & Technol, Shanghai 200241, Peoples R China.
   [Chen, Mingsong] East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai 200062, Peoples R China.
C3 Nanjing University of Science & Technology; East China Normal
   University; East China Normal University
RP Zhou, JL (corresponding author), Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Jiangsu, Peoples R China.
EM jlzhou@njust.edu.cn
RI Chen, Ming/GVU-8412-2022; Wang, Tian/JJD-4373-2023
OI Wang, Tian/0000-0001-8633-5001
FU National Natural Science Foundation of China [61802185, 61872147];
   Natural Science Foundation of Jiangsu Province [BK20180470]; National
   Key R&D Program of China [2018YFB2101301]; Fundamental Research Funds
   for the Central Universities [30919011233]; Shanghai Municipal Natural
   Science Foundation [16ZR1409000]
FX This work was partially supported by National Natural Science Foundation
   of China (Grant Nos. 61802185 and 61872147), Natural Science Foundation
   of Jiangsu Province (Grant No. BK20180470), National Key R&D Program of
   China (Grant No. 2018YFB2101301), the Fundamental Research Funds for the
   Central Universities (Grant No. 30919011233), and Shanghai Municipal
   Natural Science Foundation (Grant No. 16ZR1409000).
CR Bharathi S, 2008, 2008 THIRD WORKSHOP ON WORKFLOWS IN SUPPORT OF LARGE-SCALE SCIENCE (WORKS 2008), P11
   Buyya R, 2009, FUTURE GENER COMP SY, V25, P599, DOI 10.1016/j.future.2008.12.001
   Chen YK, 2018, IEEE ACCESS, V6, P20572, DOI 10.1109/ACCESS.2018.2825648
   Cong PJ, 2018, IEEE T PARALL DISTR, V29, P2742, DOI 10.1109/TPDS.2018.2843343
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Durillo JJ, 2014, CLUSTER COMPUT, V17, P169, DOI 10.1007/s10586-013-0325-0
   Bittencourt LF, 2011, J INTERNET SERV APPL, V2, P207, DOI 10.1007/s13174-011-0032-0
   HOCHMAN HM, 1969, AM ECON REV, V59, P542
   Javadi B, 2012, J PARALLEL DISTR COM, V72, P1318, DOI 10.1016/j.jpdc.2012.06.012
   Lin B, 2015, 2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, P1191, DOI 10.1109/IPDPSW.2015.56
   Liu FM, 2017, MOBILE NETW APPL, V22, P153, DOI 10.1007/s11036-016-0738-0
   Malawski M, 2013, FUTURE GENER COMP SY, V29, P1786, DOI 10.1016/j.future.2013.01.004
   Mo L, 2019, DES AUT TEST EUROPE, P1513, DOI [10.23919/date.2019.8715077, 10.23919/DATE.2019.8715077]
   Mo L, 2018, IEEE J EM SEL TOP C, V8, P708, DOI 10.1109/JETCAS.2018.2852005
   Mo L, 2018, IEEE T COMPUT AID D, V37, P2428, DOI 10.1109/TCAD.2018.2857300
   Redondo-Müller MA, 2008, ENDOCR-RELAT CANCER, V15, P277, DOI 10.1677/ERC-07-0068
   Vecchiola C, 2012, FUTURE GENER COMP SY, V28, P58, DOI 10.1016/j.future.2011.05.008
   Verma A, 2017, PARALLEL COMPUT, V62, P1, DOI 10.1016/j.parco.2017.01.002
   Wang XK, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3330139
   Wang XK, 2019, IEEE NETWORK, V33, P64, DOI 10.1109/MNET.2018.1800192
   Wang XK, 2017, IEEE COMMUN MAG, V55, P80, DOI 10.1109/MCOM.2017.1700360
   Wang Y, 2014, IEEE T CLOUD COMPUT, V2, P306, DOI 10.1109/TCC.2014.2316812
   Wu TM, 2018, J SYST ARCHITECT, V84, P12, DOI 10.1016/j.sysarc.2018.03.001
   Xie GQ, 2020, IEEE T CLOUD COMPUT, V8, P1223, DOI 10.1109/TCC.2017.2780098
   Xie GQ, 2017, IEEE T SUST COMPUT, V2, P62, DOI 10.1109/TSUSC.2017.2705183
   Yu J, 2007, 2007 8TH IEEE/ACM INTERNATIONAL CONFERENCE ON GRID COMPUTING, P122
   Yuan YC, 2009, INFORM SCIENCES, V179, P2562, DOI 10.1016/j.ins.2009.01.035
   Zeng LF, 2012, INT CON ADV INFO NET, P534, DOI 10.1109/AINA.2012.12
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhao QL, 2017, J SYST ARCHITECT, V72, P61, DOI 10.1016/j.sysarc.2016.08.003
   Zhou JL, 2019, IEEE T COMPUT AID D, V38, P2215, DOI 10.1109/TCAD.2018.2883993
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
   Zhou JL, 2017, J SYST SOFTWARE, V133, P1, DOI 10.1016/j.jss.2017.07.032
   Zhou JL, 2016, IEEE T COMPUT AID D, V35, P1269, DOI 10.1109/TCAD.2015.2501286
   Zhou XM, 2019, FUTURE GENER COMP SY, V93, P278, DOI 10.1016/j.future.2018.10.046
   Zhu M., 2013, INT PERF COMP COMM C, V326, P256
   Zitzler E., 2001, TIK-Report, V103, P1
   Zuo XQ, 2014, IEEE T AUTOM SCI ENG, V11, P564, DOI 10.1109/TASE.2013.2272758
NR 38
TC 88
Z9 92
U1 0
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2019
VL 100
AR 101631
DI 10.1016/j.sysarc.2019.08.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JS5WM
UT WOS:000500376800002
OA hybrid
DA 2024-07-18
ER

PT J
AU Deniziak, S
   Tomaszewski, R
AF Deniziak, Stanislaw
   Tomaszewski, Robert
TI Co-synthesis of contention-free energy-efficient NOC-based real time
   embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 11th International Workshop on Network on Chip Architectures (NoCArc)
CY OCT 20, 2018
CL Fukuoka, JAPAN
DE Network on Chip; Real time embedded system; Network contention;
   Co-synthesis; Energy-efficient system
ID HARDWARE-SOFTWARE COSYNTHESIS; ON-CHIP ARCHITECTURE; NETWORKS;
   COMMUNICATION; METHODOLOGY; DESIGN; COMPUTATION; ALGORITHMS; AWARE
AB Network-on-Chip (NoC) architectures, due to their excellent communication capabilities for multiprocessor system-on-chip, increasingly gain attention of the academia and the industry. Regular or custom NoC topologies may be applied. Since custom architecture enables better optimization of performance, cost and energy consumption of the target system, it is more suitable for real-time embedded systems. This work presents a novel approach to the synthesis of application-specific custom NOC-based architectures of multicore real-time embedded systems. The method integrates the hardware/software co-synthesis with the custom topology generation for contention-free and energy-efficient NoC. The system is specified as a task graph, then the co-synthesis tries to find the optimal distributed architecture, consisting of software and hardware processing elements, which satisfies all time requirements. For implementation of real-time transmissions the contention-less NoC topology is generated. We take advantage of a priori known communication pattern to schedule computations and transmissions as well as perform routing, taking into account time constraints of the system. The experiments confirmed the superiority of our method over commonly used application-to-NoC mapping methodologies as well as over existing co-synthesis methods for real time embedded systems. For the most of random and real-life systems we obtained better or comparable results in terms of the performance, power consumption and cost of the target architecture.
C1 [Deniziak, Stanislaw; Tomaszewski, Robert] Kielce Univ Technol, Dept Informat Syst, Kielce, Poland.
C3 Kielce University of Technology
RP Deniziak, S (corresponding author), Kielce Univ Technol, Dept Informat Syst, Kielce, Poland.
EM deniziak@tu.kielce.pl; rtomaszewski@tu.kielce.pl
RI Deniziak, Stanisław/W-7975-2018
OI Deniziak, Stanislaw/0000-0002-6812-5227
CR [Anonymous], EMBEDDED NETWORKING
   [Anonymous], 1997, HARDWARE SOFTWARE CO
   [Anonymous], 2018, 2018 C EL PROC MOD C
   [Anonymous], 2009, P 7 IEEE ACM INT C H, DOI DOI 10.1145/1629435.1629499
   [Anonymous], 2013, J ARTIFICIAL INTELLI
   [Anonymous], AS S PAC C DES AUT 2
   [Anonymous], 2006, IEEE ACM INT C COMP
   [Anonymous], 2017, ICCAD-IEEE ACM INT
   Atienza D, 2008, INTEGRATION, V41, P340, DOI 10.1016/j.vlsi.2007.12.002
   Bahirat S, 2015, INT SYM QUAL ELECT, P91
   Bianco L, 1998, HARDW SOFTW CODES, P85, DOI 10.1109/HSC.1998.666242
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Chen YJ, 2010, DES AUT TEST EUROPE, P1590
   Chou CL, 2008, DES AUT TEST EUROPE, P1074
   Dave BP, 1997, DES AUT CON, P703, DOI 10.1145/266021.266341
   Deniziak S, 2004, CONTROL CYBERN, V33, P341
   Deniziak S., 2008, 2008 11 IEEE WORKSHO, P1
   Deniziak S, 2008, LECT NOTES COMPUT SC, V5216, P83
   Deniziak S, 2008, EUROGR TECH REP SER, P115, DOI 10.1109/HSI.2008.4581419
   Deniziak S, 2009, IEEE INT SYMP DESIGN, P234, DOI 10.1109/DDECS.2009.5012136
   Dick R. P., 2006, P 4 INT C HARDW SOFT, P46
   Dick RP, 1998, IEEE T COMPUT AID D, V17, P920, DOI 10.1109/43.728914
   Eles P, 1997, DES AUTOM EMBED SYST, V2, P5, DOI 10.1023/A:1008857008151
   Grewal G. W., 2001, International Journal of Computational Intelligence and Applications, V1, P91, DOI 10.1142/S1469026801000044
   He O, 2012, IEEE T VLSI SYST, V20, P1496, DOI 10.1109/TVLSI.2011.2159280
   Hesham S, 2017, IEEE T PARALL DISTR, V28, P1500, DOI 10.1109/TPDS.2016.2623619
   Ho WH, 2006, IEEE T PARALL DISTR, V17, P174, DOI 10.1109/TPDS.2006.15
   Hou XL, 2015, NANOSCALE RES LETT, V10, P1, DOI 10.1186/s11671-015-0843-1
   Hu J, 2005, IEE P-COMPUT DIG T, V152, P643, DOI 10.1049/ip-cdt:20045092
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Kapadia N, 2013, INT SYM QUAL ELECT, P73, DOI 10.1109/ISQED.2013.6523593
   Khan S, 2018, IEEE ACCESS, V6, P16324, DOI 10.1109/ACCESS.2018.2811716
   Knerr B, 2007, 2007 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, P134, DOI 10.1109/SIES.2007.4297327
   Lee HG, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255460
   Marcon CAM, 2008, IET COMPUT DIGIT TEC, V2, P471, DOI 10.1049/iet-cdt:20070111
   Marcon C, 2017, MICROELECTRON J, V60, P129, DOI 10.1016/j.mejo.2016.09.005
   Neeb C, 2008, J SYST ARCHITECT, V54, P384, DOI 10.1016/j.sysarc.2007.07.006
   Ogras UY, 2005, IEEE IC CAD, P246, DOI 10.1109/ICCAD.2005.1560072
   Oh H, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P133, DOI 10.1109/CODES.2002.1003614
   Pawinski G, 2013, EUROMICRO WORKSHOP P, P157, DOI 10.1109/PDP.2013.30
   Purnaprajna M, 2007, J SYST ARCHITECT, V53, P339, DOI 10.1016/j.sysarc.2006.10.012
   Shang L, 2007, IEEE T COMPUT AID D, V26, P508, DOI 10.1109/TCAD.2006.883909
   Singh AK, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3057267
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Sinnen Oliver., 2007, TASK SCHEDULING PARA
   Stuijk S, 2008, J SYST ARCHITECT, V54, P411, DOI 10.1016/j.sysarc.2007.07.004
   Temuçin H, 2018, J SYST ARCHITECT, V90, P54, DOI 10.1016/j.sysarc.2018.07.007
   Tornero R, 2008, LECT NOTES COMPUT SC, V5168, P910, DOI 10.1007/978-3-540-85451-7_98
   Vallerio KS, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P480, DOI 10.1109/ICVD.2003.1183180
   Wang DH, 2008, I C FIELD PROG LOGIC, P269, DOI 10.1109/FPL.2008.4629943
   Wang X., 2009, 2009 4 INT C EMBEDDE, P1
   Wolf Wayne., 2007, HIGH PERFORMANCE EMB
   Xiao Y, 2019, IEEE T VLSI SYST, V27, P1416, DOI 10.1109/TVLSI.2019.2897650
   Xiao Y, 2018, DES AUT TEST EUROPE, P1387, DOI 10.23919/DATE.2018.8342229
   Xue Y., 2016, IEEE Global Commun Conf, P1
   Yen T.-Y., 1995, Proceedings of the Eighth International Symposium on System Synthesis (IEEE Cat. No.95TH8050), P4, DOI 10.1109/ISSS.1995.520605
NR 56
TC 4
Z9 5
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 92
EP 101
DI 10.1016/j.sysarc.2019.07.002
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA IZ6BH
UT WOS:000487166300008
DA 2024-07-18
ER

PT J
AU Fu, SY
   Hong, DY
   Liu, YP
   Wu, JJ
   Hsu, WC
AF Fu, Sheng-Yu
   Hong, Ding-Yong
   Liu, Yu-Ping
   Wu, Jan-Jan
   Hsu, Wei-Chung
TI Optimizing data permutations in structured loads/stores translation and
   SIMD register mapping for a cross-ISA dynamic binary translator
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE SIMD; Dynamic binary translation; Structured load/store; SIMD register
   mapping
ID CODE GENERATION
AB More and more modern processors have been supporting non-contiguous SIMD data accesses. However, translating such instructions has been overlooked in the Dynamic Binary Translation (DBT) area. For example, in the popular QEMU dynamic binary translator, guest memory instructions with strides are emulated by a sequence of scalar instructions, leaving a significant room for performance improvement when the SIMD instructions are available on the host machines. Structured loads/stores, such as VLDn/VSTn in ARM NEON, are one type of strided SIMD data access instructions. They are widely used in signal processing, multimedia, mathematical, and 2D matrix transposition applications. Efficient translation of such structured loads/stores is a critical issue when migrating ARM executables to other ISAs. However, it is quite challenging since not only the translation of structured loads/stores is not trivial, but also the mapping of SIMD registers between guest and host is complicated. This paper presents the design of translating structured loads/stores in DBT, including target code generation, efficient SIMD register mapping, and optimizations for reducing data permutations. Our proposed register mapping mechanisms and optimizations are not limited to handle structured loads/stores, they can be extended to deal with normal SIMD instructions. This paper evaluates how different factors affect the translation performance and code size. These factors include guest SIMD register length, strides, and use cases for structured loads. On a set of OpenCV benchmarks, our QEMU-based system has achieved a maximum speedup of 5.03x, with an average improvement of 2.87x. On a set of BLAS benchmarks, our system has obtained a maximum speedup of 2.22x and an average improvement of 1.78x.
C1 [Fu, Sheng-Yu] Natl Taiwan Univ, Comp Sci, Taipei, Taiwan.
   [Liu, Yu-Ping] Natl Taiwan Univ, Taipei, Taiwan.
   [Hsu, Wei-Chung] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
   [Hong, Ding-Yong] Acad Sinica, Inst Informat Sci, Taipei, Taiwan.
   [Wu, Jan-Jan] Acad Sinica, Inst Informat Sci, Comp Syst Lab, Taipei, Taiwan.
C3 National Taiwan University; National Taiwan University; National Taiwan
   University; Academia Sinica - Taiwan; Academia Sinica - Taiwan
RP Fu, SY (corresponding author), Natl Taiwan Univ, Comp Sci, Taipei, Taiwan.
EM d03922013@csie.ntu.edu.tw
RI Hong, Ding-Yong/ABA-8713-2020; Li, Jiaai/JCO-0168-2023
OI Hong, Ding-Yong/0000-0002-7649-7581; 
CR Aleen F, 2018, INT J PARALLEL PROG, V46, P471, DOI 10.1007/s10766-016-0485-7
   Anderson A, 2016, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2838735
   [Anonymous], 2018, INT 64 IA 32 ARCH OP
   [Anonymous], 1986, TECHNICAL REPORT
   ARM, 2016, ARM ARCHITECTURE REF
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Clark N, 2007, INT S HIGH PERF COMP, P216
   Franchetti F, 2008, LECT NOTES COMPUT SC, V4959, P116
   Fu SY, 2017, ACM SIGPLAN NOTICES, V52, P31, DOI [10.1145/3078633.3081029, 10.1145/3140582.3081029]
   Fu SY, 2015, DES AUT TEST EUROPE, P1233
   Guan HB, 2012, J SYST ARCHITECT, V58, P305, DOI 10.1016/j.sysarc.2012.05.002
   Guan HB, 2010, J SYST ARCHITECT, V56, P500, DOI 10.1016/j.sysarc.2010.07.008
   Hallou N, 2015, Proceedings International Conference on Embedded Computer Systems - Architectures, Modeling and Simulation (SAMOS XV), P228, DOI 10.1109/SAMOS.2015.7363680
   Hughes C., 2015, Synth. LecturesComput. Archit., V10, P1
   Intel, 2019, Intel 64 and IA-32 Architectures Software Developer's Manual Combined Volumes, V1
   Kim S, 2012, ACM SIGPLAN NOTICES, V47, P55, DOI 10.1145/2370036.2145824
   Larsen S., 2000, SIGPLAN Notices, V35, P145, DOI 10.1145/358438.349320
   Lattuada M, 2017, J SYST ARCHITECT, V75, P1, DOI 10.1016/j.sysarc.2017.03.001
   Lemaitre F, 2017, J SYST ARCHITECT, V79, P1, DOI 10.1016/j.sysarc.2017.06.005
   Li JH, 2006, INT SYM CODE GENER, P269
   LLVM, 2018, LLVM 7 0
   Maleki S., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P372, DOI 10.1109/PACT.2011.68
   Michel L, 2011, DES AUT TEST EUROPE, P277
   Naishlos D., 2002, TECHNICAL REPORT
   Nuzman D, 2006, ACM SIGPLAN NOTICES, V41, P132, DOI 10.1145/1133981.1133997
   Nuzman Dorit., 2007, Proceedings of the 2007 GCC Developers Summit, P131
   Ren G, 2006, ACM SIGPLAN NOTICES, V41, P118, DOI 10.1145/1133981.1133996
   Shin JW, 2005, INT SYM CODE GENER, P165
   Stupachenko E. V., 2015, PROGRAMMING USING AV
   Sui YL, 2016, ACM SIGPLAN NOTICES, V51, P41, DOI [10.1145/2907950.2907957, 10.1145/2980930.2907957]
   Talla D, 2003, IEEE T COMPUT, V52, P1015, DOI 10.1109/TC.2003.1223637
   Zhou H, 2016, INT SYM CODE GENER, P59, DOI 10.1145/2854038.2854054
   Zhou H, 2016, ACM T ARCHIT CODE OP, V13, DOI 10.1145/2886101
NR 33
TC 2
Z9 3
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 173
EP 190
DI 10.1016/j.sysarc.2019.07.008
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300014
DA 2024-07-18
ER

PT J
AU Yousefpour, A
   Fung, C
   Nguyen, T
   Kadiyala, K
   Jalali, F
   Niakanlahiji, A
   Kong, J
   Jue, JP
AF Yousefpour, Ashkan
   Fung, Caleb
   Tam Nguyen
   Kadiyala, Krishna
   Jalali, Fatemeh
   Niakanlahiji, Amirreza
   Kong, Jian
   Jue, Jason P.
TI All one needs to know about fog computing and related edge computing
   paradigms: A complete survey
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fog computing; Edge computing; Cloud computing; Internet of things
   (IoT); Cloudlet; Mobile edge computing; Multi-access edge computing;
   Mist computing
ID AS-A-SERVICE; NETWORK ARCHITECTURE; MOBILITY MANAGEMENT;
   RESOURCE-MANAGEMENT; ACCESS NETWORKS; IOT SERVICES; BIG DATA; CLOUD;
   INTERNET; THINGS
AB With the Internet of Things (IoT) becoming part of our daily life and our environment, we expect rapid growth in the number of connected devices. IoT is expected to connect billions of devices and humans to bring promising advantages for us. With this growth, fog computing, along with its related edge computing paradigms, such as multi-access edge computing (MEC) and cloudlet, are seen as promising solutions for handling the large volume of security-critical and time-sensitive data that is being produced by the IoT. In this paper, we first provide a tutorial on fog computing and its related computing paradigms, including their similarities and differences. Next, we provide a taxonomy of research topics in fog computing, and through a comprehensive survey, we summarize and categorize the efforts on fog computing and its related computing paradigms. Finally, we provide challenges and future directions for research in fog computing.
C1 [Yousefpour, Ashkan] Univ Calif Berkeley, Berkeley, CA 94720 USA.
   [Fung, Caleb] Univ Texas Dallas, Comp Sci Dept, Richardson, TX 75083 USA.
   [Kadiyala, Krishna; Kong, Jian] Univ Texas Dallas, Richardson, TX 75083 USA.
   [Jue, Jason P.] Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75083 USA.
   [Tam Nguyen] Georgia Inst Technol, Comp Sci, Atlanta, GA 30332 USA.
   [Jalali, Fatemeh] IBM Res, Melbourne, Vic, Australia.
   [Niakanlahiji, Amirreza] Univ N Carolina, Coll Comp & Informat, Charlotte, NC USA.
C3 University of California System; University of California Berkeley;
   University of Texas System; University of Texas Dallas; University of
   Texas System; University of Texas Dallas; University of Texas System;
   University of Texas Dallas; University System of Georgia; Georgia
   Institute of Technology; IBM Research - Australia; University of North
   Carolina; University of North Carolina Charlotte
RP Yousefpour, A (corresponding author), Univ Calif Berkeley, Berkeley, CA 94720 USA.
EM ashkan.y@berkeley.edu
RI Kong, Jian/HZH-7744-2023; Jalali, Fatemeh/AAA-4671-2020; Niakanlahiji,
   Amirreza/AAG-1450-2019; Nguyen, Tam/HSG-3007-2023
OI Niakanlahiji, Amirreza/0000-0002-7282-1575; 
CR Aazam M, 2015, INT CON ADV INFO NET, P687, DOI 10.1109/AINA.2015.254
   Abbas N, 2018, IEEE INTERNET THINGS, V5, P450, DOI 10.1109/JIOT.2017.2750180
   Abdallah M, 2015, IEEE ANTENNAS PROP, P35, DOI 10.1109/APS.2015.7304403
   Abdallah R., 2017, P WORKSH SMART INT T, P4
   Abdelwahab M, 2017, INT CONF ACOUST SPEE, P5000, DOI 10.1109/ICASSP.2017.7953108
   Aboutalebi R, 2017, ADV BUS STRATEGY COM, P15, DOI 10.4018/978-1-5225-2160-0.ch002
   Abu-Lebdeh M, 2016, IEEE INT CONF CL NET, P7, DOI 10.1109/CloudNet.2016.31
   Acharya J, 2017, 2017 IEEE FOG WORLD CONGRESS (FWC), P1
   Ahmed E, 2017, IEEE COMMUN MAG, V55, P138, DOI 10.1109/MCOM.2017.1700120
   Akrivopoulos O, 2018, INT CONF INTEL ENVIR, P9, DOI 10.1109/IE.2018.00010
   Al Faruque MA, 2016, IEEE INTERNET THINGS, V3, P161, DOI 10.1109/JIOT.2015.2471260
   Alippi C, 2016, IEEE COMMUN MAG, V54, P14, DOI 10.1109/MCOM.2016.1600541CM
   Alonso-Monsalve S, 2017, 2017 SECOND INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P81, DOI 10.1109/FMEC.2017.7946412
   Alrawais A, 2017, IEEE INTERNET COMPUT, V21, P34, DOI 10.1109/MIC.2017.37
   Amadeo M, 2018, 2018 IEEE 4TH WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P80, DOI 10.1109/WF-IoT.2018.8355230
   Amento B, 2017, IEEE INTERNET COMPUT, V21, P56, DOI 10.1109/MIC.2017.4
   Ananthanarayanan G, 2017, COMPUTER, V50, P58, DOI 10.1109/MC.2017.3641638
   Anderson DP, 2004, FIFTH IEEE/ACM INTERNATIONAL WORKSHOP ON GRID COMPUTING, PROCEEDINGS, P4, DOI 10.1109/GRID.2004.14
   Anderson DP, 2002, COMMUN ACM, V45, P56, DOI 10.1145/581571.581573
   Anglano C, 2018, EDGESYS'18: PROCEEDINGS OF THE FIRST ACM INTERNATIONAL WORKSHOP ON EDGE SYSTEMS, ANALYTICS AND NETWORKING, P25, DOI 10.1145/3213344.3213349
   Anglano C, 2018, 2018 THIRD INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P123, DOI 10.1109/FMEC.2018.8364054
   [Anonymous], 2018, P 2018 IEEE INT C CO
   [Anonymous], 2017, OP REF ARCH FOG COMP
   [Anonymous], INFOCOM 2018 IEEE C
   [Anonymous], IEEE INFOCOM 2018 IE
   [Anonymous], 2018 IEEE 38 INT C D
   [Anonymous], 2017, 5G MOBILE COMMUNICAT
   [Anonymous], P ACM WORKSH DISTR I
   [Anonymous], 2017, IEEE T SERV COMPUT
   [Anonymous], 2018, 2018 IEEE INT C ENV
   [Anonymous], P 2018 WORKSH THEOR
   [Anonymous], PHOTONIC NETWORKS DE
   [Anonymous], USENIX WORKSH HOT TO
   [Anonymous], 2018, USENIX WORKSH HOT TO
   [Anonymous], P 2018 IEEE 2ND INT
   [Anonymous], COMPUT LONG BEACH CA
   [Anonymous], 2018, IEEE INTERNET THINGS
   [Anonymous], 2017, ACM T EMBED COMPUT S, DOI DOI 10.1145/3126501
   [Anonymous], 2016, ARXIV160901190
   [Anonymous], 2018, P 2018 IEEE INT C CO, DOI DOI 10.1109/ICC.2018.8423003
   [Anonymous], 2017, J NETW COMPUT APPL
   [Anonymous], GLOB COMM C GLOBECOM
   [Anonymous], INFOCOM 2018 IEEE C
   [Anonymous], USENIX WORKSH HOT TO
   [Anonymous], 2017, ATMOSPHERIC CHEM PHY
   [Anonymous], 2015, P US TRIOS
   [Anonymous], 2018, INFOCOM
   [Anonymous], 2018, USENIX WORKSH HOT TO
   [Anonymous], 2017, P 2 ACM IEEE S EDG C
   [Anonymous], 2011, NIST DEFINITION CLOU
   [Anonymous], 2018, P 2018 WORKSH THEOR
   [Anonymous], WHAT IS EDG COMP
   [Anonymous], 2018, P IEEE 2 INT C FOG E, DOI DOI 10.1109/CFEC.2018.8358723
   [Anonymous], 2017, Proceedings of the Second ACM/IEEE Symposium on Edge Computing
   [Anonymous], PERVASIVE COMPUTING
   [Anonymous], 2017, FOG WORLD C FWC 2017
   [Anonymous], 2016, ACM T MODEL PERFORM, DOI DOI 10.1145/2950047
   [Anonymous], 19342018 IEEE IS ASS
   [Anonymous], FOG WORLD C FWC 2017
   [Anonymous], 2018, P 2018 USENIX ANN TE
   [Anonymous], FOG COMPUTING BRINGS
   [Anonymous], IEEE P 12 INT C EM N
   [Anonymous], TECHNICAL REPORT
   [Anonymous], 2018, P ACM MORN WORKSH VI
   [Anonymous], 2018, ICFEC 2018
   [Anonymous], P ACM IEEE S EDG COM
   [Anonymous], OPT SWITCH NETW
   [Anonymous], 2017, SEC
   [Anonymous], B ENG GEOL ENV
   [Anonymous], IEEE INFOCOM 2018 IE
   [Anonymous], 2017, P 2 ACM IEEE S EDG C
   [Anonymous], TECHNICAL REPORT
   [Anonymous], USENIX WORKSH HOT TO
   [Anonymous], P 2 ACM IEEE S EDG C
   [Anonymous], P 2018 ACM MULT C
   [Anonymous], IEEE CLOUD COMPUT
   [Anonymous], 2018, P IEEE INT C COMM
   [Anonymous], 2018, USENIX WORKSH HOT TO
   [Anonymous], GLOB COMM C GLOBECOM
   [Anonymous], CISCO PUSHES IOT ANA
   [Anonymous], P 2 ACM IEEE S EDG C
   [Anonymous], IEEE INFOCOM 2018 IE
   [Anonymous], ACM COMPUTING SURVEY
   [Anonymous], ACM SIGCOMM COMPUT C
   [Anonymous], 2015, CLOUD IS NOT ENOUGH
   [Anonymous], 2017, A Guide to Edge IoT Analytics. Blog, International Business Machines
   [Anonymous], 23 ACM INT C MOB COM
   [Anonymous], 2017, 2017 IEEE Fog World Congress (FWC)
   [Anonymous], 2011, IDCS DIGITAL UNIVERS
   [Anonymous], IEEE 5 INT C FUT INT
   [Anonymous], INT FOG REF DES OV
   [Anonymous], 2011, CISCO VISUAL NETWORK
   [Anonymous], 2018, USENIX WORKSH HOT TO
   [Anonymous], 2016, P 2016 ACM WORKSH CL, DOI DOI 10.1145/3010079.3010080
   Aral A, 2018, IEEE T NETW SERV MAN, V15, P516, DOI 10.1109/TNSM.2017.2788945
   Armbrust M, 2010, COMMUN ACM, V53, P50, DOI 10.1145/1721654.1721672
   Ascigil O, 2017, INT CONF CLOUD COMP, P41, DOI 10.1109/CloudCom.2017.46
   Bahl Victor., 2015, MICROSOFT DEVICES NE
   Baktir AC, 2017, IEEE COMMUN SURV TUT, V19, P2359, DOI 10.1109/COMST.2017.2717482
   Ballas C, 2018, 2018 IEEE 4TH WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P482, DOI 10.1109/WF-IoT.2018.8355170
   Bao W, 2017, IEEE COMMUN MAG, V55, P72, DOI 10.1109/MCOM.2017.1700363
   Baresi L, 2017, LECT NOTES COMPUT SC, V10465, P196, DOI 10.1007/978-3-319-67262-5_15
   Basudan S, 2017, IEEE GLOB COMM CONF
   Basudan S, 2017, IEEE INTERNET THINGS, V4, P772, DOI 10.1109/JIOT.2017.2666783
   Bavier A, 2018, IEEE COMMUN MAG, V56, P170, DOI 10.1109/MCOM.2018.1700131
   Bellavista P, 2018, IEEE COMMUN MAG, V56, P149, DOI 10.1109/MCOM.2017.1700385
   Bellavista P, 2017, 2017 IEEE 5TH INTERNATIONAL CONFERENCE ON FUTURE INTERNET OF THINGS AND CLOUD (FICLOUD 2017), P313, DOI 10.1109/FiCloud.2017.55
   Benson KE, 2018, 2018 IEEE/ACM THIRD INTERNATIONAL CONFERENCE ON INTERNET-OF-THINGS DESIGN AND IMPLEMENTATION (IOTDI 2020), P72, DOI 10.1109/IoTDI.2018.00017
   Beraldi R, 2017, 2017 SECOND INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P94, DOI 10.1109/FMEC.2017.7946414
   Bhardwaj K, 2016, 2016 FIRST IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC 2016), P14, DOI 10.1109/SEC.2016.15
   Bhardwaj Ketan, 2018, USENIX WORKSH HOT TO
   Bi YG, 2018, IEEE COMMUN MAG, V56, P53, DOI 10.1109/MCOM.2018.1700908
   Biookaghazadeh S., 2018, USENIX WORKSHOP HOT
   Bittencourt LF, 2017, IEEE CLOUD COMPUT, V4, P26, DOI 10.1109/MCC.2017.27
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Borylo P, 2016, IEEE ICC, DOI 10.1109/ICC.2016.7511451
   Brogi A, 2017, IEEE INTERNET THINGS, V4, P1185, DOI 10.1109/JIOT.2017.2701408
   Bruneo Dario, 2016, 2016 IEEE Conference on Computer Communications: Workshops (INFOCOM WKSHPS), P848, DOI 10.1109/INFCOMW.2016.7562195
   Bruschi R., 2018, P IEEE INT C COMM IC, P1
   Buzachis A, 2018, INT CONF UTIL CLOUD, P47, DOI 10.1109/UCC-Companion.2018.00033
   Byers CC, 2017, IEEE COMMUN MAG, V55, P14, DOI 10.1109/MCOM.2017.1600885
   Cao Y, 2018, IEEE COMMUN MAG, V56, P150, DOI 10.1109/MCOM.2018.1700210
   Carrega A, 2018, 2018 THIRD INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P50, DOI 10.1109/FMEC.2018.8364044
   Ceselli A, 2017, IEEE ACM T NETWORK, V25, P1818, DOI 10.1109/TNET.2017.2652850
   Chang C, 2017, COMPUTER, V50, P92, DOI 10.1109/MC.2017.3571049
   Chang H, 2014, IEEE CONF COMPUT, P346, DOI 10.1109/INFCOMW.2014.6849256
   Chang Q, 2016, COLLOID AND INTERFACE CHEMISTRY FOR WATER QUALITY CONTROL, P13, DOI 10.1016/B978-0-12-809315-3.00002-5
   Tan CNL, 2017, 2017 SECOND INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P25, DOI 10.1109/FMEC.2017.7946403
   Chaufournier L., 2017, Proceedings of the Second ACM/IEEE Symposium on Edge Computing, P10
   Checko A, 2015, IEEE COMMUN SURV TUT, V17, P405, DOI 10.1109/COMST.2014.2355255
   Chen CH, 2018, IEEE NETWORK, V32, P24, DOI 10.1109/MNET.2018.1700146
   Chen L, 2017, ACM INT CONF PR SER, P9, DOI 10.1145/3144749.3144752
   Chen M, 2018, IEEE J SEL AREA COMM, V36, P587, DOI 10.1109/JSAC.2018.2815360
   Chen N, 2016, 2016 IEEE SECOND INTERNATIONAL CONFERENCE ON MULTIMEDIA BIG DATA (BIGMM), P105, DOI 10.1109/BigMM.2016.53
   Chen X., 2017, 2017 IEEE INT C COMM, P1
   Chen Z, 2017, SEC 2017: 2017 THE SECOND ACM/IEEE SYMPOSIUM ON EDGE COMPUTING (SEC'17), DOI 10.1145/3132211.3134458
   Cheng B, 2018, IEEE INTERNET THINGS, V5, P696, DOI 10.1109/JIOT.2017.2747214
   Cheng B, 2015, 2015 IEEE 2ND WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P565, DOI 10.1109/WF-IoT.2015.7389116
   Chiang M, 2017, IEEE COMMUN MAG, V55, P18, DOI 10.1109/MCOM.2017.7901470
   Chiang M, 2016, IEEE INTERNET THINGS, V3, P854, DOI 10.1109/JIOT.2016.2584538
   Cho J, 2016, PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES (CONEXT'16), P375, DOI 10.1145/2999572.2999604
   Choi N, 2017, IEEE COMMUN MAG, V55, P44, DOI 10.1109/MCOM.2017.1600908
   Cirani S, 2015, IEEE INT CONF SENS, P43
   Confais B, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON FOG AND EDGE COMPUTING (ICFEC), P41, DOI 10.1109/ICFEC.2017.13
   Cozzolino V, 2017, PROCEEDINGS OF THE 2017 WORKSHOP ON HOT TOPICS IN CONTAINER NETWORKING AND NETWORKED SYSTEMS (HOTCONNET 17), P36, DOI 10.1145/3094405.3094412
   Cui Y, 2017, IEEE ACM T NETWORK, V25, P1746, DOI 10.1109/TNET.2017.2650964
   Dantu K, 2017, IEEE COMMUN MAG, V55, P41, DOI 10.1109/MCOM.2017.1600901
   Dastjerdi AV, 2016, COMPUTER, V49, P112, DOI 10.1109/MC.2016.245
   Souza MLD, 2016, P BRAZ SYMP SOFTW, P1, DOI 10.1109/SBCARS.2016.15
   Deng RL, 2016, IEEE INTERNET THINGS, V3, P1171, DOI 10.1109/JIOT.2016.2565516
   Deyannis D, 2018, EDGESYS'18: PROCEEDINGS OF THE FIRST ACM INTERNATIONAL WORKSHOP ON EDGE SYSTEMS, ANALYTICS AND NETWORKING, P13, DOI 10.1145/3213344.3213347
   Dhakal A, 2017, I C NETWORK PROTOCOL
   Dillon T, 2010, INT CON ADV INFO NET, P27, DOI 10.1109/AINA.2010.187
   Dinh HT, 2013, WIREL COMMUN MOB COM, V13, P1587, DOI 10.1002/wcm.1203
   Diro AA, 2018, IEEE COMMUN MAG, V56, P169, DOI 10.1109/MCOM.2018.1700332
   Dorsey TB, 2018, BIOMATERIALS, V185, P1, DOI 10.1016/j.biomaterials.2018.09.002
   Drolia U, 2017, INT CON DISTR COMP S, P276, DOI 10.1109/ICDCS.2017.94
   Drolia U, 2013, 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON AND 10TH INTERNATIONAL CONFERENCE ON AUTONOMIC AND TRUSTED COMPUTING (UIC/ATC) UBIQUITOUS INTELLIGENCE AND COMPUTING, P209, DOI 10.1109/UIC-ATC.2013.94
   Dsouza C, 2014, 2014 IEEE 15TH INTERNATIONAL CONFERENCE ON INFORMATION REUSE AND INTEGRATION (IRI), P16, DOI 10.1109/IRI.2014.7051866
   Nguyen DT, 2018, 2018 IEEE 4TH WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P807, DOI 10.1109/WF-IoT.2018.8355134
   Echeverría S, 2016, 2016 FIRST IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC 2016), P51, DOI 10.1109/SEC.2016.27
   El Kafhali S, 2017, J SUPERCOMPUT, V73, P5261, DOI 10.1007/s11227-017-2083-x
   Elias Andy Rosales, 2017, 2017 IEEE/ACM Second International Conference on Internet-of-Things Design and Implementation (IoTDI), P247, DOI 10.1145/3054977.3054986
   Elkhatib Y, 2017, IEEE INTERNET COMPUT, V21, P8, DOI 10.1109/MIC.2017.35
   Errabelly R, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON FOG AND EDGE COMPUTING (ICFEC), P81, DOI 10.1109/ICFEC.2017.7
   Esposito C, 2017, IEEE CLOUD COMPUT, V4, P13, DOI 10.1109/MCC.2017.30
   Fan XJ, 2017, 2017 2ND IEEE INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND BIG DATA ANALYSIS (ICCCBDA 2017), P1, DOI 10.1109/ICCCBDA.2017.7951874
   Farris I., 2017, IEEE International Conference on Communications (ICC), P1, DOI DOI 10.1109/ICC.2017.7997282
   Farris I, 2015, IEEE CLOUD COMPUT, V2, P20, DOI 10.1109/MCC.2015.116
   Ficco M, 2017, IEEE COMMUN MAG, V55, P98, DOI 10.1109/MCOM.2017.1700328
   FORMAN GH, 1994, COMPUTER, V27, P38, DOI 10.1109/2.274999
   Lopez PG, 2015, ACM SIGCOMM COMP COM, V45, P37, DOI 10.1145/2831347.2831354
   Garcia-Perez CA, 2016, 2016 IEEE 1ST INTERNATIONAL WORKSHOPS ON FOUNDATIONS AND APPLICATIONS OF SELF* SYSTEMS (FAS*W), P248, DOI 10.1109/FAS-W.2016.59
   Garg S., 2018, 2018 IEEE International Conference on Communications (ICC), P1, DOI [10.1109/ATSIP.2018.8364481, DOI 10.1109/ATSIP.2018.8364481]
   Gedeon J, 2018, EDGESYS'18: PROCEEDINGS OF THE FIRST ACM INTERNATIONAL WORKSHOP ON EDGE SYSTEMS, ANALYTICS AND NETWORKING, P19, DOI 10.1145/3213344.3213348
   Gedeon J, 2017, IEEE INT CON DIS, P145, DOI 10.1109/ICDCSW.2017.61
   Giang NK, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON EDGE COMPUTING (IEEE EDGE), P9, DOI 10.1109/EDGE.2018.00009
   Giang NK, 2015, PROCEEDINGS 2015 5TH INTERNATIONAL CONFERENCE ON THE INTERNET OF THINGS (IOT), P155, DOI 10.1109/IOT.2015.7356560
   Giri D, 2017, IEEE GLOB COMM CONF
   Giust F., 2018, ETSI White Paper, V24, P1
   Gosain A, 2016, 2016 FIRST IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC 2016), P41, DOI 10.1109/SEC.2016.24
   Grassi Giulio., 2017, P 2 ACMIEEE S EDGE C, P16
   Grewe D, 2017, PROCEEDINGS OF THE 2017 WORKSHOP ON MOBILE EDGE COMMUNICATIONS (MECOMM '17), P7, DOI 10.1145/3098208.3098210
   Gu L, 2017, IEEE T EMERG TOP COM, V5, P108, DOI 10.1109/TETC.2015.2508382
   Guevara JC, 2017, IEEE LATAMER CONF
   Guo HZ, 2018, IEEE NETWORK, V32, P66, DOI 10.1109/MNET.2018.1700139
   Guo XY, 2016, IEEE ICC, DOI 10.1109/ICC.2016.7511147
   Gupta H, 2018, DEBS'18: PROCEEDINGS OF THE 12TH ACM INTERNATIONAL CONFERENCE ON DISTRIBUTED AND EVENT-BASED SYSTEMS, P148, DOI 10.1145/3210284.3210297
   Gupta H, 2017, SOFTWARE PRACT EXPER, V47, P1275, DOI 10.1002/spe.2509
   Ha K, 2017, SEC 2017: 2017 THE SECOND ACM/IEEE SYMPOSIUM ON EDGE COMPUTING (SEC'17), DOI 10.1145/3132211.3134453
   Hakiri A, 2017, I C COMP SYST APPLIC, P1149, DOI 10.1109/AICCSA.2017.9
   Hao P., 2017, Proceedings of the Second ACM/IEEE Symposium on Edge Computing, P7
   Hao ZJ, 2017, IEEE INTERNET COMPUT, V21, P44, DOI 10.1109/MIC.2017.26
   Harchol Y, 2018, MECOMM'18: PROCEEDINGS OF THE 2018 WORKSHOP ON MOBILE EDGE COMMUNICATIONS, P1, DOI 10.1145/3229556.3229558
   He DJ, 2018, IEEE COMMUN MAG, V56, P66, DOI 10.1109/MCOM.2018.1700916
   He JH, 2018, IEEE INTERNET THINGS, V5, P677, DOI 10.1109/JIOT.2017.2724845
   He T, 2017, IEEE J SEL AREA COMM, V35, P2625, DOI 10.1109/JSAC.2017.2760179
   He Xiao, 2017, J CONTROL SCI ENG, V2017, P1, DOI DOI 10.1109/GL0C0M.2017.8253985
   Helmer S, 2016, INT J MULTIMED DATA, V7, P1, DOI 10.4018/IJMDEM.2016100101
   Hong H.-J., 2016, Network Operations and Management Symposium (APNOMS), 2016 18th Asia-Pacific, P1
   Hong HJ, 2017, INT CONF CLOUD COMP, P138, DOI 10.1109/CloudCom.2017.45
   Hong HJ, 2016, INT CONF CLOUD COMP, P336, DOI [10.1109/CloudCom.2016.57, 10.1109/CloudCom.2016.0060]
   Hong K, 2013, P 2 ACM SIGCOMM WORK, P15, DOI DOI 10.1145/2491266.2491270
   Hoque S, 2017, P INT COMP SOFTW APP, P294, DOI 10.1109/COMPSAC.2017.248
   Hou IH, 2016, MOBIHOC '16: PROCEEDINGS OF THE 17TH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING, P291, DOI 10.1145/2942358.2942363
   Hou XS, 2016, IEEE T VEH TECHNOL, V65, P3860, DOI 10.1109/TVT.2016.2532863
   Hu PF, 2017, IEEE T IND INFORM, V13, P1910, DOI 10.1109/TII.2016.2607178
   Hu PF, 2017, IEEE INTERNET THINGS, V4, P1143, DOI 10.1109/JIOT.2017.2659783
   Hu Y., 2015, MOBILE EDGE COMPUTIN, P1
   Huang C, 2017, IEEE COMMUN MAG, V55, P105, DOI 10.1109/MCOM.2017.1700322
   Hubaux LP, 2001, IEEE COMMUN MAG, V39, P118, DOI 10.1109/35.894385
   Huerta-Canepa G., 2010, Proceedings of the 1st ACM Workshop on Mobile Cloud Computing Services: Social Networks and Beyond, P6
   Hung SC, 2015, IEEE ACCESS, V3, P3019, DOI 10.1109/ACCESS.2015.2509638
   Huo Y, 2017, IEEE INTERNET THINGS, V4, P1117, DOI 10.1109/JIOT.2017.2670570
   Iotti N, 2017, IEEE INTERNET COMPUT, V21, P26, DOI 10.1109/MIC.2017.38
   Ismail BI, 2015, IEEE CONF OPEN SYST, P130, DOI 10.1109/ICOS.2015.7377291
   Jafarian JH, 2016, MTD'16: PROCEEDINGS OF THE 2016 ACM WORKSHOP ON MOVING TARGET DEFENSE, P47, DOI 10.1145/2995272.2995278
   Jain R, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON EDGE COMPUTING (IEEE EDGE), P182, DOI 10.1109/IEEE.EDGE.2017.32
   Jalali F, 2016, 2016 IEEE INNOVATIVE SMART GRID TECHNOLOGIES - ASIA (ISGT-ASIA), P693, DOI 10.1109/ISGT-Asia.2016.7796469
   Jalali F, 2016, IEEE J SEL AREA COMM, V34, P1728, DOI 10.1109/JSAC.2016.2545559
   Jang MS, 2016, 2016 FIRST IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC 2016), P155, DOI 10.1109/SEC.2016.9
   Jang M, 2014, IEEE INFOCOM SER, P2220, DOI 10.1109/INFOCOM.2014.6848165
   Jararweh Y, 2013, 2013 IEEE NINTH INTERNATIONAL CONFERENCE ON MOBILE AD-HOC AND SENSOR NETWORKS (MSN 2013), P373, DOI 10.1109/MSN.2013.75
   Jayaraman PP, 2014, LECT NOTES COMPUT SC, V8716, P192, DOI 10.1007/978-3-319-10933-6_15
   Jemaa F. B., 2016, 2016 IEEE GLOBAL COM, P1
   Jeong S, 2018, IEEE T VEH TECHNOL, V67, P2049, DOI 10.1109/TVT.2017.2706308
   Jeong T., 2017, FOG WORLD C FWC 2017, P1
   Jia MK, 2017, IEEE T CLOUD COMPUT, V5, P725, DOI 10.1109/TCC.2015.2449834
   Jonathan A, 2017, PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON UTILITY AND CLOUD COMPUTING (UCC' 17), P141, DOI 10.1145/3147213.3147228
   Jonathan A, 2017, 2017 RESILIENCE WEEK (RWS), P127, DOI 10.1109/RWEEK.2017.8088660
   Kadiyala KP, 2017, 2017 IEEE CONFERENCE ON NETWORK FUNCTION VIRTUALIZATION AND SOFTWARE DEFINED NETWORKS (NFV-SDN), P1
   Kamath G., 2016, 2016 IEEE Global Communications Conference (GLOBECOM), P1, DOI DOI 10.1109/GLOCOM.2016
   Kaminski N, 2017, IEEE ICC
   Kapsalis A, 2017, IEEE CLOUD COMPUT, V4, P36, DOI 10.1109/MCC.2017.25
   Kastanakis S, 2018, MECOMM'18: PROCEEDINGS OF THE 2018 WORKSHOP ON MOBILE EDGE COMMUNICATIONS, P19, DOI 10.1145/3229556.3229563
   Kattepur A., 2016, Proceedings of the 1st Workshop on Middleware for Edge Clouds Cloudlets, P1
   Kattepur A, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON EDGE COMPUTING (IEEE EDGE), P9, DOI 10.1109/IEEE.EDGE.2017.11
   Kaur K, 2017, IEEE WIREL COMMUN, V24, P48, DOI 10.1109/MWC.2017.1600427
   Khan AM, 2017, INT CONF CLOUD COMP, P223, DOI 10.1109/CloudCom.2017.50
   Kiani A, 2017, IEEE INTERNET THINGS, V4, P2082, DOI 10.1109/JIOT.2017.2750030
   Kim Y., 2018, 2018 IEEE International Conference on Communications (ICC), P1
   Klas G, 2017, COMPUTER, V50, P40, DOI 10.1109/MC.2017.3641649
   Körner M, 2018, PROCEEDINGS OF THE 2018 WORKSHOP ON NETWORKING FOR EMERGING APPLICATIONS AND TECHNOLOGIES (NEAT '18), P27
   Kong J., 2017, GLOBECOM 2017, P1
   Ku YJ, 2017, IEEE COMMUN MAG, V55, P46, DOI 10.1109/MCOM.2017.1600893
   Le M, 2017, 2017 SECOND INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P113, DOI 10.1109/FMEC.2017.7946417
   Lebre A, 2017, INT CONF CLOUD ENG, P138, DOI 10.1109/IC2E.2017.35
   Lera I, 2018, 2018 THIRD INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P115, DOI 10.1109/FMEC.2018.8364053
   Lertsinsrubtavee A., 2017, 2017 IEEE 6 INT C CL, P1
   Li B, 2015, J SUPERCOMPUT, V71, P3009, DOI 10.1007/s11227-015-1425-9
   Li C, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3154815
   Li C, 2017, IEEE INTERNET THINGS, V4, P1156, DOI 10.1109/JIOT.2017.2685596
   Li DW, 2016, 2016 FIRST IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC 2016), P64, DOI 10.1109/SEC.2016.38
   Li H, 2018, IEEE NETWORK, V32, P96, DOI 10.1109/MNET.2018.1700202
   Li JH, 2018, IEEE INTERNET THINGS, V5, P121, DOI 10.1109/JIOT.2017.2774286
   Li JH, 2015, 25TH INTERNATIONAL TELECOMMUNICATION NETWORKS AND APPLICATIONS CONFERENCE (ITNAC 2015), P308, DOI 10.1109/ATNAC.2015.7366831
   Li KK, 2017, INT CONF CLOUD COMP, P49, DOI 10.1109/CloudCom.2017.47
   Li S, 2017, IEEE COMMUN MAG, V55, P34, DOI 10.1109/MCOM.2017.1600894
   Li W, 2018, IEEE COMMUN MAG, V56, P94, DOI 10.1109/MCOM.2018.1700888
   Li X, 2018, PROCEEDINGS OF THE 7TH INTERNATIONAL WORKSHOP ON REAL-WORLD EMBEDDED WIRELESS SYSTEMS AND NETWORKS (REALWSN'18), P31, DOI 10.1145/3277883.3277890
   Li YB, 2017, INT CON DISTR COMP S, P1261, DOI 10.1109/ICDCS.2017.54
   Li YJ, 2014, IEEE INFOCOM SER, P1060, DOI 10.1109/INFOCOM.2014.6848036
   Liang K, 2017, IEEE NETWORK, V31, P80, DOI 10.1109/MNET.2017.1600027NM
   Lin YH, 2017, IEEE T PARALL DISTR, V28, P431, DOI 10.1109/TPDS.2016.2563428
   Liu C, 2018, IEEE T SERV COMPUT, V11, P249, DOI 10.1109/TSC.2017.2662008
   Liu J, 2017, IEEE T WIREL COMMUN, V16, P7039, DOI 10.1109/TWC.2017.2737015
   Liu P, 2018, EDGESYS'18: PROCEEDINGS OF THE FIRST ACM INTERNATIONAL WORKSHOP ON EDGE SYSTEMS, ANALYTICS AND NETWORKING, P1, DOI 10.1145/3213344.3213345
   Liu QL, 2018, COMPLEXITY, DOI 10.1155/2018/8983670
   Lopes MM, 2017, COMPANION PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON UTILITY AND CLOUD COMPUTING (UCC'17 COMPANION), P47, DOI 10.1145/3147234.3148101
   Lorenzo B, 2018, IEEE NETWORK, V32, P8, DOI 10.1109/MNET.2018.1700263
   Lu R, 2017, IEEE ACCESS, V5, P3302, DOI 10.1109/ACCESS.2017.2677520
   Lujic I., 2018, 2018 IEEE 2 INT C FO, P1, DOI DOI 10.1109/CFEC.2018.8358726
   Lujic I, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON FOG AND EDGE COMPUTING (ICFEC), P21, DOI 10.1109/ICFEC.2017.9
   Lyu LJ, 2017, IEEE INTERNET THINGS, V4, P1174, DOI 10.1109/JIOT.2017.2709942
   Lyu XC, 2018, IEEE J SEL AREA COMM, V36, P574, DOI 10.1109/JSAC.2018.2815359
   Lyu XC, 2018, IEEE NETWORK, V32, P54, DOI 10.1109/MNET.2018.1700101
   Lyu XC, 2017, IEEE J SEL AREA COMM, V35, P2606, DOI 10.1109/JSAC.2017.2760186
   Ma L., 2017, Proceedings of the Second ACM/IEEE Symposium on Edge Computing, page, P11
   Machen A, 2018, IEEE WIREL COMMUN, V25, P140, DOI 10.1109/MWC.2017.1700011
   Mahmud R., 2018, Internet of Everything, P103, DOI [10.1007/978-981-10-5861-5_5, DOI 10.1007/978-981-10-5861-5_5]
   Malensek M, 2017, IEEE CLOUD COMPUT, V4, P54, DOI 10.1109/MCC.2017.26
   Mangiante S, 2017, VR/AR NETWORK '17: PROCEEDINGS OF THE 2017 WORKSHOP ON VIRTUAL REALITY AND AUGMENTED REALITY NETWORK, P30, DOI 10.1145/3097895.3097901
   Manzoni P, 2017, SMARTOBJECTS'17: PROCEEDINGS OF THE 3RD WORKSHOP ON EXPERIENCES WITH THE DESIGN AND IMPLEMENTATION OF SMART OBJECTS, P47, DOI 10.1145/3127502.3127511
   Mao Y., 2018, USENIX WORKSH HOT TO
   Mao YY, 2017, IEEE COMMUN SURV TUT, V19, P2322, DOI 10.1109/COMST.2017.2745201
   Marín-Tordera E, 2017, COMPUT COMMUN, V109, P117, DOI 10.1016/j.comcom.2017.05.013
   Markakis EK, 2017, IEEE COMMUN MAG, V55, P152, DOI 10.1109/MCOM.2017.1700105
   Markakis EK, 2017, IEEE COMMUN MAG, V55, P173, DOI 10.1109/MCOM.2017.1600730
   Martin B.A., 2017, Fog World Congress (FWC), 2017 IEEE, P1
   Masip-Bruin X, 2016, IEEE WIREL COMMUN, V23, P120, DOI 10.1109/MWC.2016.7721750
   Mayer Ruben, 2017, P 1 WORKSH DISTR INF, P1, DOI DOI 10.1109/FWC.2017.8368525
   McAfee A, 2012, HARVARD BUS REV, V90, P60
   Mehta A, 2016, 2016 IEEE 1ST INTERNATIONAL WORKSHOPS ON FOUNDATIONS AND APPLICATIONS OF SELF* SYSTEMS (FAS*W), P222, DOI 10.1109/FAS-W.2016.55
   Mei B, 2017, IEEE INTERNET THINGS, V4, P934, DOI 10.1109/JIOT.2017.2717845
   Moeini H, 2017, INT C PAR DISTRIB SY, P360, DOI 10.1109/ICPADS.2017.00055
   Mohan N, 2018, MECOMM'18: PROCEEDINGS OF THE 2018 WORKSHOP ON MOBILE EDGE COMMUNICATIONS, P7, DOI 10.1145/3229556.3229560
   Mohan N, 2017, PROCEEDINGS OF THE 2017 WORKSHOP ON MOBILE EDGE COMMUNICATIONS (MECOMM '17), P19, DOI 10.1145/3098208.3098212
   Mondal R, 2017, 2017 FOURTH INTERNATIONAL CONFERENCE ON IMAGE INFORMATION PROCESSING (ICIIP), P1
   Morabito R, 2018, IEEE NETWORK, V32, P102, DOI 10.1109/MNET.2018.1700175
   Morabito R, 2017, IEEE INTERNET THINGS, V4, P1019, DOI 10.1109/JIOT.2017.2714638
   Morabito R, 2017, IEEE ACCESS, V5, P8835, DOI 10.1109/ACCESS.2017.2704444
   Moreno-Vozmediano R, 2017, IEEE CLOUD COMPUT, V4, P46, DOI 10.1109/MCC.2017.28
   Morshed A, 2017, IEEE CLOUD COMPUT, V4, P22
   Mortazavi SeyedHossein., 2018, USENIX WORKSHOP HOT
   Mouradian C, 2018, IEEE COMMUN SURV TUT, V20, P416, DOI 10.1109/COMST.2017.2771153
   Moustafa H, 2017, 2017 IEEE FOG WORLD CONGRESS (FWC), P18
   Muhammad G, 2018, IEEE COMMUN MAG, V56, P60, DOI 10.1109/MCOM.2018.1700790
   Mukherjee M, 2018, IEEE COMMUN SURV TUT, V20, P1826, DOI 10.1109/COMST.2018.2814571
   Munoz R., 2017, 2017 EUR C NETW COMM, P1, DOI DOI 10.1109/EUCNC.2017.7980775
   Murata S, 2017, P IEEE INT C E-SCI, P1, DOI 10.1109/eScience.2017.12
   Naas MI, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON FOG AND EDGE COMPUTING (ICFEC), P97, DOI 10.1109/ICFEC.2017.15
   Nan YC, 2018, J PARALLEL DISTR COM, V112, P53, DOI 10.1016/j.jpdc.2017.09.009
   Nan Y, 2017, IEEE ACCESS, V5, P23947, DOI 10.1109/ACCESS.2017.2766165
   Nasr OA, 2018, 2018 THIRD INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P93, DOI 10.1109/FMEC.2018.8364050
   Nasrabadi AT, 2017, PROCEEDINGS OF THE 2017 ACM MULTIMEDIA CONFERENCE (MM'17), P1689, DOI 10.1145/3123266.3123414
   Nazia N, 2018, SPAT SPATIO-TEMPORAL, V24, P1, DOI 10.1016/j.sste.2017.09.001
   Ti NT, 2017, IEEE ICC
   Ni JB, 2016, IEEE GLOB COMM CONF
   Ni JB, 2018, IEEE COMMUN SURV TUT, V20, P601, DOI 10.1109/COMST.2017.2762345
   Ni JB, 2017, IEEE COMMUN MAG, V55, P146, DOI 10.1109/MCOM.2017.1600679
   Nikoloudakis Y, 2016, IEEE CLOUD COMPUT, V3, P54, DOI 10.1109/MCC.2016.118
   NIST, TECHNICAL REPORT
   Noghabi Shadi A., 2018, 10 USENIX WORKSH HOT
   Oteafy SMA, 2018, IEEE COMMUN MAG, V56, P157, DOI 10.1109/MCOM.2018.1700299
   Ottenwalder B., 2013, Proceedings of the 7th acm international conference on distributed event-based systems, P183, DOI 10.1145/2488222.2488265
   Pahl C, 2018, 2018 THIRD INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P63, DOI 10.1109/FMEC.2018.8364046
   Pahl C, 2016, 2016 IEEE 4TH INTERNATIONAL CONFERENCE ON FUTURE INTERNET OF THINGS AND CLOUD WORKSHOPS (FICLOUDW), P117, DOI 10.1109/W-FiCloud.2016.36
   Peng MG, 2016, IEEE NETWORK, V30, P46, DOI 10.1109/MNET.2016.7513863
   Perera C, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3057266
   Silva PMP, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON FOG AND EDGE COMPUTING (ICFEC), P61, DOI 10.1109/ICFEC.2017.14
   Prasad AS, 2017, PROCEEDINGS OF THE 2017 WORKSHOP ON MOBILE EDGE COMMUNICATIONS (MECOMM '17), P49, DOI 10.1145/3098208.3098217
   Prazeres C, 2016, IEEE 30TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS WORKSHOPS (WAINA 2016), P803, DOI 10.1109/WAINA.2016.153
   Preden JS, 2015, COMPUTER, V48, P37, DOI 10.1109/MC.2015.207
   Psaras Ioannis., 2018, USENIX WORKSHOP HOT
   Puthal D, 2018, IEEE COMMUN MAG, V56, P60, DOI 10.1109/MCOM.2018.1700795
   Qi Bozhao, 2017, P 2 ACMIEEE S EDGE C, P1
   Rausch T, 2018, INT CONF CLOUD ENG, P191, DOI 10.1109/IC2E.2018.00043
   Ravandi B, 2017, IEEE INT CONF CLOUD, P415, DOI 10.1109/CLOUD.2017.60
   Ren J, 2017, IEEE NETWORK, V31, P96, DOI 10.1109/MNET.2017.1700030
   Ren J, 2015, IEEE COMMUN MAG, V53, P98, DOI 10.1109/MCOM.2015.7060488
   Renart E, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON FOG AND EDGE COMPUTING (ICFEC), P31, DOI 10.1109/ICFEC.2017.18
   Rimal BP, 2017, IEEE T NETW SERV MAN, V14, P498, DOI 10.1109/TNSM.2017.2706085
   Rodrigues N, 2017, IEEE INT CON INF VIS, P1, DOI 10.1109/iV.2017.62
   Ryden M, 2014, INT CONF CLOUD ENG, P57, DOI 10.1109/IC2E.2014.34
   Sajjad HP, 2016, 2016 FIRST IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC 2016), P168, DOI 10.1109/SEC.2016.17
   Salem A., 2016, PROC 8 ACM WIRELESS, P15
   Sanaei Z, 2014, IEEE COMMUN SURV TUT, V16, P369, DOI 10.1109/SURV.2013.050113.00090
   Santoro D, 2017, INT CONF CLOUD COMP, P231, DOI 10.1109/CloudCom.2017.62
   Sarkar S, 2018, IEEE T CLOUD COMPUT, V6, P46, DOI 10.1109/TCC.2015.2485206
   Sarkar S, 2016, IET NETW, V5, P23, DOI 10.1049/iet-net.2015.0034
   Sathiaseelan A, 2016, DRONET'16: PROCEEDINGS OF THE 2ND WORKSHOP ON MICRO AERIAL VEHICLE NETWORKS, SYSTEMS, AND APPLICATIONS FOR CIVILIAN USE, P41, DOI 10.1145/2935620.2935625
   Satyanarayanan M., 1996, Proceedings of the Fifteenth Annual ACM Symposium on Principles of Distributed Computing, P1, DOI 10.1145/248052.248053
   Satyanarayanan M, 2009, IEEE PERVAS COMPUT, V8, P14, DOI 10.1109/MPRV.2009.82
   Saurez E., 2016, P 10 ACM INT C DISTR, P258, DOI [DOI 10.1145/2933267.2933317, 10.1145/2933267, DOI 10.1145/2933267]
   Schäfer D, 2016, IEEE INT CON DIS, P156, DOI 10.1109/ICDCSW.2016.22
   Sharma V, 2018, IEEE COMMUN MAG, V56, P22, DOI 10.1109/MCOM.2018.1700863
   Shekhar S, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON FOG AND EDGE COMPUTING (ICFEC), P75, DOI 10.1109/ICFEC.2017.16
   Shen SG, 2018, IEEE INTERNET THINGS, V5, P1043, DOI 10.1109/JIOT.2018.2795549
   Shen WT, 2017, J NETW COMPUT APPL, V82, P56, DOI 10.1016/j.jnca.2017.01.015
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Shih YY, 2017, IEEE NETWORK, V31, P52, DOI 10.1109/MNET.2016.1500279NM
   Shiraz M, 2013, IEEE COMMUN SURV TUT, V15, P1294, DOI 10.1109/SURV.2012.111412.00045
   Shirazi SN, 2017, IEEE J SEL AREA COMM, V35, P2586, DOI 10.1109/JSAC.2017.2760478
   Sill A, 2017, IEEE CLOUD COMPUT, V4, P63, DOI 10.1109/MCC.2017.23
   Silva PH, 2018, IEEE C EVOL COMPUTAT, P2036, DOI 10.1109/CEC.2018.8477817
   Singh A, 2017, PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON UTILITY AND CLOUD COMPUTING (UCC' 17), P131, DOI 10.1145/3147213.3147216
   Skarin P, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON EDGE COMPUTING (IEEE EDGE), P50, DOI 10.1109/EDGE.2018.00014
   Skarlat O, 2017, SERV ORIENTED COMPUT, V11, P427, DOI 10.1007/s11761-017-0219-8
   Skarlat O, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON FOG AND EDGE COMPUTING (ICFEC), P89, DOI 10.1109/ICFEC.2017.12
   Sonmez C, 2017, 2017 SECOND INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P39, DOI 10.1109/FMEC.2017.7946405
   Sookhak M, 2017, IEEE VEH TECHNOL MAG, V12, P55, DOI 10.1109/MVT.2017.2667499
   Sotomayor B, 2009, IEEE INTERNET COMPUT, V13, P14, DOI 10.1109/MIC.2009.119
   Stojmenovic I, 2014, ACSIS-ANN COMPUT SCI, V2, P1
   Streiffer C, 2017, SEC 2017: 2017 THE SECOND ACM/IEEE SYMPOSIUM ON EDGE COMPUTING (SEC'17), DOI 10.1145/3132211.3134457
   Suganuma T, 2018, IEEE NETWORK, V32, P16, DOI 10.1109/MNET.2018.1700201
   Sun X, 2016, IEEE COMMUN MAG, V54, P22, DOI 10.1109/MCOM.2016.1600492CM
   Sun YX, 2017, IEEE J SEL AREA COMM, V35, P2637, DOI 10.1109/JSAC.2017.2760160
   Syamkumar M, 2018, MECOMM'18: PROCEEDINGS OF THE 2018 WORKSHOP ON MOBILE EDGE COMMUNICATIONS, P43, DOI 10.1145/3229556.3229557
   Taleb T, 2017, IEEE COMMUN SURV TUT, V19, P1657, DOI 10.1109/COMST.2017.2705720
   Tang E, 2015, ASIAN AMER HIST CULT, P28
   Tang L, 2018, IEEE NETWORK, V32, P48, DOI 10.1109/MNET.2018.1700119
   Tanganelli G, 2018, IEEE INTERNET THINGS, V5, P425, DOI 10.1109/JIOT.2017.2767381
   Tao M, 2017, IEEE NETWORK, V31, P8, DOI 10.1109/MNET.2017.1600213NM
   Tao Z., 2018, P USENIX WORKSHOP HO
   Tärneberg W, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON FOG AND EDGE COMPUTING (ICFEC), P51, DOI 10.1109/ICFEC.2017.10
   Teerapittayanon S, 2017, INT CON DISTR COMP S, P328, DOI 10.1109/ICDCS.2017.226
   Tinini RI, 2017, IEEE GLOB COMM CONF
   Tomovic S, 2017, WIRELESS PERS COMMUN, V92, P181, DOI 10.1007/s11277-016-3845-0
   Tong L., 2016, P 35 ANN IEEE INT C, P1
   Truong NB, 2015, PROCEEDINGS OF THE 2015 IFIP/IEEE INTERNATIONAL SYMPOSIUM ON INTEGRATED NETWORK MANAGEMENT (IM), P1202, DOI 10.1109/INM.2015.7140467
   Tseng YC, 2002, WIREL NETW, V8, P153, DOI 10.1023/A:1013763825347
   Gia TN, 2015, CIT/IUCC/DASC/PICOM 2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY - UBIQUITOUS COMPUTING AND COMMUNICATIONS - DEPENDABLE, AUTONOMIC AND SECURE COMPUTING - PERVASIVE INTELLIGENCE AND COMPUTING, P356, DOI 10.1109/CIT/IUCC/DASC/PICOM.2015.51
   Urgaonkar R, 2015, PERFORM EVALUATION, V91, P205, DOI 10.1016/j.peva.2015.06.013
   Vallati C, 2015, 2015 IEEE 2ND WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P585, DOI 10.1109/WF-IoT.2015.7389119
   van Lingen F, 2017, IEEE COMMUN MAG, V55, P28, DOI 10.1109/MCOM.2017.1600907
   Vaquero LM, 2014, ACM SIGCOMM COMP COM, V44, P27, DOI 10.1145/2677046.2677052
   Vaquero LM, 2009, ACM SIGCOMM COMP COM, V39, P50, DOI 10.1145/1496091.1496100
   Varadi S, 2018, 2018 THIRD INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P233, DOI 10.1109/FMEC.2018.8364070
   Varshney P, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON FOG AND EDGE COMPUTING (ICFEC), P115, DOI 10.1109/ICFEC.2017.20
   Vilalta R, 2017, IEEE COMMUN MAG, V55, P36, DOI 10.1109/MCOM.2017.1600838
   Villari M, 2016, IEEE CLOUD COMPUT, V3, P76, DOI 10.1109/MCC.2016.124
   Wang QX, 2017, IEEE ACCESS, V5, P17962, DOI 10.1109/ACCESS.2017.2748956
   Wang WB, 2017, SHOCK VIB, V2017, DOI 10.1155/2017/9181729
   Wang XK, 2017, IEEE COMMUN MAG, V55, P80, DOI 10.1109/MCOM.2017.1700360
   Wen ZY, 2018, INT CON DISTR COMP S, P411, DOI 10.1109/ICDCS.2018.00048
   Wen Z, 2017, IEEE INTERNET COMPUT, V21, P16, DOI 10.1109/MIC.2017.36
   Xiao Y., 2017, 2017 IEEE INT C COMM, P1
   Xiao YF, 2017, INT J POLYM SCI, V2017, DOI 10.1155/2017/6034741
   Xu C., 2018, 2018 IEEE MTT-S International Wireless Symposium (IWS), VPP, P1
   Xu JL, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON EDGE COMPUTING (IEEE EDGE), P47, DOI 10.1109/IEEE.EDGE.2017.15
   Xu X, 2017, 2017 IEEE 24TH INTERNATIONAL CONFERENCE ON WEB SERVICES (ICWS 2017), P349, DOI 10.1109/ICWS.2017.130
   Xu YS, 2016, SUSTAINABILITY-BASEL, V8, DOI 10.3390/su8060573
   Xu ZD, 2018, DEBS'18: PROCEEDINGS OF THE 12TH ACM INTERNATIONAL CONFERENCE ON DISTRIBUTED AND EVENT-BASED SYSTEMS, P124, DOI 10.1145/3210284.3210291
   Yaghmaee M. H., 2018, IEEE INTERNET THINGS
   Yang P, 2017, IEEE NETWORK, V31, P14, DOI 10.1109/MNET.2017.1600078
   Yang SS, 2017, IEEE COMMUN MAG, V55, P21, DOI 10.1109/MCOM.2017.1600840
   Yannuzzi M, 2014, IEEE INT WORKSH COMP, P325, DOI 10.1109/CAMAD.2014.7033259
   Yannuzzi M, 2017, IEEE INTERNET COMPUT, V21, P54, DOI 10.1109/MIC.2017.25
   Ye YL, 2018, IOP C SER EARTH ENV, V186, DOI 10.1088/1755-1315/186/4/012018
   Yi S., 2017, P 2 ACMIEEE S EDGE C, P15
   Yi SH, 2015, 2015 THIRD IEEE WORKSHOP ON HOT TOPICS IN WEB SYSTEMS AND TECHNOLOGIES (HOTWEB), P73, DOI 10.1109/HotWeb.2015.22
   Yi SH, 2015, LECT NOTES COMPUT SC, V9204, P685, DOI 10.1007/978-3-319-21837-3_67
   Yigitoglu E, 2017, 2017 IEEE 6TH INTERNATIONAL CONFERENCE ON AI & MOBILE SERVICES (AIMS), P38, DOI 10.1109/AIMS.2017.14
   Yin B., 2017, 2017 IEEE INT C COMM, P1
   Yoon J, 2016, 2016 FIRST IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC 2016), P129, DOI 10.1109/SEC.2016.8
   Yousefpour A, 2018, IEEE INTERNET THINGS, V5, P998, DOI 10.1109/JIOT.2017.2788802
   Yu T., 2017, GLOBECOM 2017 2017 I, P1
   Yu X, 2017, PROCEEDINGS OF 2017 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), P1, DOI 10.1109/CompComm.2017.8322504
   Yu YJ, 2017, IEEE ICC
   Yu Y, 2017, PROCEEDINGS OF THE 2017 WORKSHOP ON MOBILE EDGE COMMUNICATIONS (MECOMM '17), P55, DOI 10.1145/3098208.3098218
   Yu ZX, 2018, FUTURE GENER COMP SY, V78, P763, DOI 10.1016/j.future.2017.01.025
   Yuan Q, 2018, IEEE NETWORK, V32, P80, DOI 10.1109/MNET.2018.1700105
   Zao JK, 2014, 2014 INTERNATIONAL CONFERENCE ON INTELLIGENT ENVIRONMENTS (IE), P374, DOI 10.1109/IE.2014.54
   Zeng DZ, 2016, IEEE T COMPUT, V65, P3702, DOI 10.1109/TC.2016.2536019
   Zeng MW, 2018, INT J ANTENN PROPAG, V2018, DOI 10.1155/2018/4781465
   Zhang HJ, 2017, IEEE WIREL COMMUN, V24, P120, DOI 10.1109/MWC.2017.1700007
   Zhang HQ, 2017, IEEE COMMUN MAG, V55, P52, DOI 10.1109/MCOM.2017.1600896
   Zhang KM, 2017, BOUND VALUE PROBL, DOI 10.1186/s13661-017-0787-8
   Zhang P, 2018, IEEE COMMUN MAG, V56, P144, DOI 10.1109/MCOM.2018.1700333
   Zhang Q, 2016, PROCEEDINGS OF 2016 FOURTH IEEE WORKSHOP ON HOT TOPICS IN WEB SYSTEMS AND TECHNOLOGIES (HOTWEB), P20, DOI 10.1109/HotWeb.2016.12
   Zhang WY, 2017, IEEE COMMUN MAG, V55, P60, DOI 10.1109/MCOM.2017.1700208
   Zhang WY, 2017, SEC 2017: 2017 THE SECOND ACM/IEEE SYMPOSIUM ON EDGE COMPUTING (SEC'17), DOI 10.1145/3132211.3134463
   Zhang W, 2016, INT CONF CLOUD COMP, P344, DOI [10.1109/CloudCom.2016.0061, 10.1109/CloudCom.2016.58]
   Zhao J., 2018, PROC WORKSHOP BIG DA, P27
   Zhong Z., 2016, Proc. of IEEE International Conference on Communications ICC, P1
   Zhu H, 2017, IEEE GLOB COMM CONF
NR 446
TC 715
Z9 749
U1 8
U2 165
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 289
EP 330
DI 10.1016/j.sysarc.2019.02.009
PG 42
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300024
OA Green Submitted, hybrid
HC Y
HP N
DA 2024-07-18
ER

PT J
AU Ghadaksaz, E
   Safari, S
AF Ghadaksaz, Ehsan
   Safari, Saeed
TI Storage capacity for EDF-ASAP algorithm in energy-harvesting systems
   with periodic implicit deadline hard real-time tasks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 23rd IEEE International Conference on Embedded and Real-Time Computing
   Systems and Applications (RTCSA)
CY AUG 16-18, 2017
CL Natl Chiao Tung Univ, Hsinchu, TAIWAN
SP IEEE, IEEE Tech Comm Cyber Phys Syst, Comp Soc Republ China, IEEE Tech Comm Real Time Syst, Natl Chiao Tung Univ, Dept Comp Sci
HO Natl Chiao Tung Univ
DE Earliest Deadline First; Energy-harvesting; Hard real-time; Storage unit
AB In this paper, a hard real-time system with a single processor that is supplied by a renewable energy source and has a limited capacity storage unit is addressed. Tasks are supposed to be periodic implicit deadline in which execution of tasks must be completed before their deadline and deadline of tasks are at the end of their period. Storage units suffer from leakage moreover power rate of harvesting energy is not precisely predictable. Therefore, scheduling algorithms that are able to schedule tasks as well as consume stored energy as soon as possible are superior in performance. Online EDF-ASAP algorithm that is an energy-constraint-aware derivative of Earliest Deadline First (EDF) is considered in this paper. First, a method to calculate storage unit size for EDF ASAP algorithm, scheduling energy-harvesting systems is proposed. Another fine storage size adjusting method for low processor utilization task sets is also proposed. Then ability of EDF ASAP to schedule implicit deadline hard real-time tasks up to processor utilization of 100% and energy utilization of 100% using this fully charged storage unit is proved. Finally, an extensive simulation validates the efficiency of proposed calculation method and compares minimum sufficient storage size with calculated one.
C1 [Ghadaksaz, Ehsan; Safari, Saeed] Univ Tehran, Sch Elect & Comp Engn, Coll Engn, Tehran 14395515, Iran.
C3 University of Tehran
RP Safari, S (corresponding author), Univ Tehran, Sch Elect & Comp Engn, Coll Engn, Tehran 14395515, Iran.
EM saeed@ut.ac.ir
OI Ghadaksaz, Ehsan/0000-0002-9005-1738
CR Abdeddaim Y., 2013, P RTAS 2013 WIP JAN, P45
   Abdeddaim Y., 2014, P 22 INT C REAL TIM, P311, DOI DOI 10.1145/2659787.2659821
   Abdeddaïm Y, 2013, EUROMICRO, P47, DOI 10.1109/ECRTS.2013.16
   Aydin H, 2004, IEEE T COMPUT, V53, P584, DOI 10.1109/TC.2004.1275298
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Chandarli Y., 2012, WATERS 2012, P21
   CHETTO H, 1989, IEEE T SOFTWARE ENG, V15, P1261, DOI 10.1109/TSE.1989.559777
   Chetto M., 2014, REAL TIME SYSTEMS SC, V2, DOI [10.1002/9781119042976.chl, DOI 10.1002/9781119042976.CH1]
   Chetto M, 2014, IEEE T EMERG TOP COM, V2, P122, DOI 10.1109/TETC.2013.2296537
   Dertouzos M.L., 1974, 39 Proceedings of the IFIP Congress, P807
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Faramarzi K., 2015, P 5 INT C COMP KNOWL, DOI [10.1109/ICCKE.2015.7365842, DOI 10.1109/ICCKE.2015.7365842]
   Ghor HEL, 2011, COMPUT ELECTR ENG, V37, P498, DOI 10.1016/j.compeleceng.2011.05.003
   Goossens J., 2001, P 9 INT C REAL TIM S
   Jayaseelan R, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P81
   Jun Lu, 2010, 2010 International Conference on Green Computing (Green Comp), P469, DOI 10.1109/GREENCOMP.2010.5598280
   Kim H, 2009, ENERGY HARVESTING TECHNOLOGIES, P3, DOI 10.1007/978-0-387-76464-1_1
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu SB, 2008, DES AUT TEST EUROPE, P234
   Liu SB, 2012, IEEE T VLSI SYST, V20, P1473, DOI 10.1109/TVLSI.2011.2159820
   Liu SB, 2009, DES AUT CON, P782
   Mishra R., 2003, Proceedings International Parallel and Distributed Processing Symposium, DOI 10.1109/IPDPS.2003.1213099
   Moser C., 2006, 18th Euromicro Conference on Real-Time Systems
   Prasad RV, 2014, IEEE COMMUN SURV TUT, V16, P195, DOI 10.1109/SURV.2013.062613.00235
   Qiu Q., 2006, P INT C COMP DES ICC, DOI [10.1109/ICCD.2006.4380847, DOI 10.1109/ICCD.2006.4380847]
   Thakare G. S., 2016, INT C AUT CONTR DYN, DOI [10.1109/ICACDOT.2016.7877550, DOI 10.1109/ICACDOT.2016.7877550]
NR 26
TC 7
Z9 7
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2018
VL 89
BP 10
EP 17
DI 10.1016/j.sysarc.2018.03.005
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA GU5EI
UT WOS:000445308400002
DA 2024-07-18
ER

PT J
AU Yu, LC
   Chen, TZ
   Wu, MH
   Lou, XQ
AF Yu, Licheng
   Chen, Tianzhou
   Wu, Minghui
   Lou, Xueqing
TI Last level cache layout remapping for heterogeneous systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Memory layout; LLC; GPGPU; Heterogeneous system
ID OPTIMIZATION
AB Heterogeneous systems with CPU and GPGPU sharing the last level cache (LLC) provide viability and flexibility. However, the different programming models lead to conflicting memory layouts, which are required for best performance of different processors. Software converting that directly accesses target layout is subject to suboptimal localities. Converting in GPGPU shared memory also incurs copying and synchronization overhead.
   In this paper, we analyze the memory layout requirement and propose to remap the memory layout in the shared LLC. A remap controller in LLC executes a simple program that calculates target requests from an LLC request in the source memory space. The LLC request is thus remapped to the target memory space with the generated requests. Consequently, all processors always access memory in their optimal data layouts. The locality is thus kept through all the private caches, and software remapping overhead is also eliminated.
   The tiled-matrix multiplication is discussed as a case study and benchmarks from Polybench/GPU and Rodinia are modified to take advantage of the LLC layout remapping. The experiment results show the average benchmark execution time is decreased to 69%. Compared with CPU software layout converting, the CPU time is decreased to 41%-73%.
C1 [Yu, Licheng; Chen, Tianzhou; Lou, Xueqing] Zhejiang Univ, Coll Comp Sci & Technol, Hangzhou, Zhejiang, Peoples R China.
   [Wu, Minghui] Zhejiang Univ City Coll, Sch Comp & Comp Sci, Hangzhou, Zhejiang, Peoples R China.
C3 Zhejiang University; Hangzhou City University
RP Yu, LC (corresponding author), Zhejiang Univ, Coll Comp Sci & Technol, Hangzhou, Zhejiang, Peoples R China.
EM yulicheng@zju.edu.cn; tzchen@zju.edu.cn; mhwu@zucc.edu.cn;
   xqlou@zju.edu.cn
RI Wu, Minghui/E-3899-2012
OI Wu, Minghui/0000-0001-8179-7119
FU National Natural Science Foundation of China [61379035]
FX This paper is supported by the National Natural Science Foundation of
   China (grant no. 61379035).
CR Akin Berkin., 2014, High Performance Extreme Computing Conference (HPEC), 2014 IEEE, P1
   [Anonymous], 2011, P 2011 INT C HIGH PE, DOI DOI 10.1145/2063384.2063401
   [Anonymous], 2011, DEPRESS RES TREAT
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Carter J, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P70, DOI 10.1109/HPCA.1999.744334
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Chen GY, 2017, IEEE T COMPUT, V66, P473, DOI 10.1109/TC.2016.2604372
   Grauer-Gray Scott, 2012, 2012 INNOVATIVE PARA, P1, DOI [10.1 109/InPar.2012.6339595, DOI 10.1109/INPAR.2012.6339595]
   Grewe D, 2013, INT SYM CODE GENER, P161
   Hoshino Tetsuya, 2014, 2014 First Workshop on Accelerator Programming using Directives (WACCPD), P12, DOI 10.1109/WACCPD.2014.12
   Hsu CC, 2014, IEEE SYM EMBED SYST, P128, DOI 10.1109/ESTIMedia.2014.6962353
   Jo G, 2017, ACM SIGPLAN NOTICES, V52, P443, DOI 10.1145/3018743.3019034
   Kofler K, 2015, LECT NOTES COMPUT SC, V9233, P263, DOI 10.1007/978-3-662-48096-0_21
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Majeti D, 2016, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION (CC 2016), P240, DOI 10.1145/2892208.2892210
   Nvidia, 2017, CUDA C PROGR GUID V9
   Patterson DA, 2004, COMPUTER ORG DESIGN
   Raman E, 2007, INT SYM CODE GENER, P271
   Ryoo S, 2008, INT SYM CODE GENER, P195
   Shuai Che, 2014, 2014 IEEE 28th International Parallel & Distributed Processing Symposium Workshops (IPDPSW). Proceedings, P916, DOI 10.1109/IPDPSW.2014.104
   Strzodka R, 2012, J PARALLEL DISTR COM, V72, P1073, DOI 10.1016/j.jpdc.2011.10.012
   Sung I., 2012, Innovative Parallel Computing, P1, DOI DOI 10.1109/INPAR.2012.6339606
   Sung IJ, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P513, DOI 10.1145/1854273.1854336
   Thoziyoor S., 2008, HPL200820
   Weber N., 2014, EGPGV EUROVIS, P57
   Weber N, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3106341
   Wittenbrink CM, 2011, IEEE MICRO, V31, P50, DOI 10.1109/MM.2011.24
   Wolf C., 2013, P 21 AUSTR WORKSH MI
   Ying-Yu Tseng, 2014, Network and Parallel Computing. 11th IFIP WG 10.3 International Conference, NPC 2014. Proceedings: LNCS 8707, P208, DOI 10.1007/978-3-662-44917-2_18
NR 30
TC 0
Z9 0
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2018
VL 87
BP 49
EP 63
DI 10.1016/j.sysarc.2018.05.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GL3XQ
UT WOS:000437078600005
DA 2024-07-18
ER

PT J
AU Wang, X
   Zhu, YX
   Huang, LN
AF Wang, Xu
   Zhu, Yongxin
   Huang, Linan
TI A comprehensive reconfigurable computing approach to memory wall problem
   of large graph computation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 17th IEEE International Conference on High Performance Computing and
   Communications (HPCC) / 12th IEEE International Conference on Embedded
   Software and Systems (ICESS)
CY AUG 24-26, 2015
CL New York, NY
SP IEEE
DE Embedded architecture; FPGA; Graph computing; Hardware implementation;
   Memory wall problem
AB Graph computation problems that exhibit irregular memory access patterns are known to show poor performance on multiprocessor architectures. Although recent studies use FPGA technology to tackle the memory wall problem of graph computation by adopting a massively multi-threaded architecture, the performance is still far less than optimal memory performance due to the long memory access latency. In this paper, we propose a comprehensive reconfigurable computing approach to address the memory wall problem. First, we present an extended edge-streaming model with massive partitions to provide better load balance while taking advantage of the streaming bandwidth of external memory in processing large graphs. Second, we propose a two-level shuffle network architecture to significantly reduce the on chip memory requirement while provide high processing throughput that matches the bandwidth of the external memory. Third, we introduce a compact storage design based on graph compression schemes and propose the corresponding encoding and decoding hardware to reduce the data volume transferred between the processing engines and external memory. We validate the effectiveness of the proposed architecture by implementing three frequently-used graph algorithms on ML605 board, showing an up to 3.85 x improvement in terms of performance to bandwidth ratio over previously published FPGA-based implementations. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Wang, Xu; Zhu, Yongxin; Huang, Linan] Shanghai Jiao Tong Univ, Sch Microelect, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
   [Zhu, Yongxin] Natl Univ Singapore, Sch Comp, Singapore, Singapore.
C3 Shanghai Jiao Tong University; National University of Singapore
RP Zhu, YX (corresponding author), Shanghai Jiao Tong Univ, Sch Microelect, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.; Zhu, YX (corresponding author), Natl Univ Singapore, Sch Comp, Singapore, Singapore.
EM wang2002xu@gmail.com; zhuyongxin@sjtu.edu.cn; huanglinan@sjtu.edu.cn
CR Adler M, 2001, IEEE DATA COMPR CONF, P203, DOI 10.1109/DCC.2001.917151
   [Anonymous], 2014, P OSDI
   [Anonymous], 2016, SNAP DATASETS STANFO
   Apostolico A, 2009, ALGORITHMS, V2, P1031, DOI 10.3390/a2031031
   Attia OG, 2014, PROCEEDINGS OF 2014 IEEE INTERNATIONAL PARALLEL & DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), P228, DOI 10.1109/IPDPSW.2014.30
   Bakos JD, 2010, COMPUT SCI ENG, V12, P80, DOI 10.1109/MCSE.2010.135
   Betkaoui B., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P99, DOI 10.1109/FPL.2012.6339247
   Betkaoui B, 2012, IEEE INT CONF ASAP, P8, DOI 10.1109/ASAP.2012.30
   Blandford DanielK., 2004, P 6 WORKSHOP ALGORIT, P49
   Boldi Paolo, 2004, P 13 INT WORLD WID W, P595, DOI DOI 10.1145/988672.988752
   Bondhugula U., 2006, Proceedings. 20th International Parallel and Distributed Processing Symposium (IEEE Cat. No.06TH8860)
   Chierichetti F, 2009, KDD-09: 15TH ACM SIGKDD CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P219
   Fowers J, 2014, ANN IEEE SYM FIELD P, P36, DOI 10.1109/FCCM.2014.23
   Gonzalez Joseph E., 2012, P 10 USENIX S OP SYS, P17
   Kyrola A., 2012, 10 USENIX S OPERATIN, P31
   Kyungho Jeon, 2010, Proceedings of the 2010 IEEE 12th International Conference on High Performance Computing and Communications (HPCC 2010), P533, DOI 10.1109/HPCC.2010.88
   Liakos P., 2014, CIKM, P1549
   Low Y, 2012, PROC VLDB ENDOW, V5, P716, DOI 10.14778/2212351.2212354
   Malewicz Grzegorz, 2010, P ACM SIGMOD INT C M, P135, DOI [DOI 10.1145/1807167.1807184, 10.1145/1807167.1807184]
   McCune RR, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2818185
   Nguyen D, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P456, DOI 10.1145/2517349.2522739
   Nilakant Karthik., 2014, SYSTOR, p4:1
   Page L., 1999, 422 STANF INFOLAB ST
   Qingbo Wang, 2010, Proceedings 2010 International Conference on Field-Programmable Technology (FPT 2010), P70, DOI 10.1109/FPT.2010.5681757
   Roy A, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P472, DOI 10.1145/2517349.2522740
   Shun J., 2015, P IEEE DAT COMPR C D
   Shun JL, 2013, ACM SIGPLAN NOTICES, V48, P135, DOI 10.1145/2517327.2442530
   Wang X., 2015, P 17 IEEE INT C HIGH, P9
   Wedde HF, 2006, J SYST ARCHITECT, V52, P461, DOI 10.1016/j.sysarc.2006.02.005
   Wulf W. A., 1995, Computer Architecture News, V23, P20, DOI 10.1145/216585.216588
   Zaharia Matei., 2012, NSDI 12
   Zhao XH, 2013, PROC VLDB ENDOW, V6, P1690, DOI 10.14778/2556549.2556554
NR 32
TC 3
Z9 3
U1 0
U2 9
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2016
VL 70
SI SI
BP 59
EP 69
DI 10.1016/j.sysarc.2016.04.010
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EC3XS
UT WOS:000388061000007
DA 2024-07-18
ER

PT J
AU Arul, T
   Shoufan, A
AF Arul, Tolga
   Shoufan, Abdulhadi
TI Subscription-free Pay-TV over IPTV
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Pay-TV; IPTV; DVB; Charging; Rekeying; Multicast
ID BROADCASTING SYSTEMS; MODEL
AB We propose a novel short-interval charging model for pay-TV over IPTV. To realize this model we develop an approach that relies on the channel switching action of users to trigger the charging process. When a user switches to a paid channel a multicast rekeying procedure is triggered resulting in a new content key for all viewing users of that paid channel. At this time the charging interval for the user who switched to the paid channel is started. In contrast, when a user leaves a paid channel, another multicast rekeying procedure is triggered resulting in a new content key for all viewing users of that paid channel except for the leaving user. At this time the charging interval for the user who left the paid channel is stopped. Obviously, this approach poses tight real-time requirements on the system. We designed and implemented this system based on an in-depth requirement analysis. The system test has shown that the proposed short-interval charging model is feasible without considerable violation of reported requirements regarding channel switching times. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Arul, Tolga] Ctr Adv Secur Res Darmstadt CASED, Cyber Phys Syst Secur Lab, Mornewegstr 32, D-64293 Darmstadt, Germany.
   [Shoufan, Abdulhadi] Khalifa Univ Sci Technol & Res, Coll Engn, POB 127788, Abu Dhabi, U Arab Emirates.
C3 Khalifa University of Science & Technology
RP Arul, T (corresponding author), Ctr Adv Secur Res Darmstadt CASED, Cyber Phys Syst Secur Lab, Mornewegstr 32, D-64293 Darmstadt, Germany.
EM tolga@arul.de; abdulhadi.shoufan@kustar.ac.ae
OI Arul, Tolga/0000-0002-2078-3976; Shoufan, Abdulhadi/0000-0002-3968-8637
CR [Anonymous], 138181 ISOIEC
   [Anonymous], P ACM SIGCOMM 01
   [Anonymous], 3702 RFC
   [Anonymous], 2007, ATIS STANDARD 080000
   [Anonymous], 2008, ITUT RECOMMENDATION
   [Anonymous], 2001, FIPS PUB
   [Anonymous], 1999, 2627 RFC
   [Anonymous], 2010, SMART CARD HDB
   [Anonymous], 2014, PROD SEL GUID
   Architecture & Transport Working Group, 2006, TRIPL PLAY SERV QUAL
   Bestler C.B., 1988, IMPULSE PAY PER VIEW
   Bhaumik C, 2011, IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), P43, DOI 10.1109/ICCE.2011.5722672
   Cain B, 2002, RFC 3376
   CENELEC, 1997, EN 50221 COMM INT SP
   Cha M, 2008, IMC'08: PROCEEDINGS OF THE 2008 ACM SIGCOMM INTERNET MEASUREMENT CONFERENCE, P71
   Chan SHG, 2003, IEEE T BROADCAST, V49, P150, DOI 10.1109/TBC.2003.813438
   Chen CM, 2010, TENCON IEEE REGION, P797, DOI 10.1109/TENCON.2010.5686585
   Chen Y., 2008, METHOD SYSTEM APPARA
   Duffield D.J., 2007, BROADCAST CONDITIONA
   Dworkin MJ, 2001, SPECIAL PUBLICATIONS
   Eslami Y, 2006, IEEE T VLSI SYST, V14, P43, DOI 10.1109/TVLSI.2005.863188
   European Telecommunications Standards institute, 1996, DIG VID BROADC DVB S
   European Telecommunications Standards Institute, 2014, DIG VID BROAD DVB SP
   Fenner B., 2006, Protocol Independent Multicast - Sparse Mode (PIM-SM): Protocol Specification (Revised)
   Handley M., 2000, 2974 RFC
   IDATE Consulting & Research, 2009, PAY TV IS EV SEEING
   Lugmayr A, 2000, LECT NOTES COMPUT SC, V1938, P96
   Martínez-Ballesté A, 2003, ITCC 2003: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, P258, DOI 10.1109/ITCC.2003.1197537
   Rankl Wolfgang., 2007, Smart Card Applications - Design models for using and programming smart cards
   Schulzrinne H, 2003, RTP TRANSPORT PROTOC
   Sun HM, 2008, IEEE T MULTIMEDIA, V10, P1109, DOI 10.1109/TMM.2008.2001381
   Vermaele L., 2005, WILL BROADBAND TV SH
   Wong CK, 2000, IEEE ACM T NETWORK, V8, P16, DOI 10.1109/90.836475
NR 33
TC 4
Z9 4
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2016
VL 64
BP 37
EP 49
DI 10.1016/j.sysarc.2015.12.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9QZ
UT WOS:000376702100005
DA 2024-07-18
ER

PT J
AU Wang, ZX
   Liu, MQ
   Zhang, SL
   Qiu, MK
AF Wang, Zixiang
   Liu, Meiqin
   Zhang, Senlin
   Qiu, Meikang
TI Sensor virtualization for underwater event detection
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Virtual sensor; Underwater wireless sensor network; Event detection;
   Compressive sensing
ID EFFICIENT
AB Distributed event detection is a popular application in Underwater Wireless Sensor Networks (UWSNs). The Base Station (BS) collects the measurements from multiple sensor nodes, and makes a decision based on the sensors' reports. However, due to the unpredictable moving of underwater sensor nodes and interference among multiple events, it is difficult to guarantee the accuracy of event detection. In this paper, we propose a sensor virtualization approach to deal with the event detection problem in UWSNs. The final decision making at the BS will be implemented with the reports of multiple virtual sensors. Although the events may happen in a large scale, the locations where the events happen are relatively sparse in the underwater environment. Consider the sparse property of events, we employ the technique of compressive sensing to recover the original signal from the correlated sensors' measurements. Through a proper signal reconstruction, the accurate event detection can be reached with a remarkable low sensing overhead. We implement the sensor virtualization based on the compressive sensing technique. Our approach is suitable for the high dynamic topology of UWSN, and it can improve the accuracy of event detection and reduce energy consumption in UWSNs. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Wang, Zixiang; Liu, Meiqin; Zhang, Senlin] Zhejiang Univ, Coll Elect Engn, Hangzhou 310027, Zhejiang, Peoples R China.
   [Qiu, Meikang] Pace Univ, Manhattan Nyc, NY 10038 USA.
   Pace Univ, Dept Comp Sci, Manhattan Nyc, NY 10038 USA.
C3 Zhejiang University
RP Qiu, MK (corresponding author), Pace Univ, One Pace Plaza, Manhattan Nyc, NY 10038 USA.
EM qiumeikang@yahoo.com
RI zhang, sen/GXH-3513-2022
FU National Natural Science Foundation of China [61374021, 61222310,
   61174142]; Zhejiang Provincial Natural Science Foundation of China
   [LZ14F030003]; Specialized Research Fund for the Doctoral Program of
   Higher Education of China (SRFDP) [20130101110109, 20120101110115];
   Zhejiang Provincial Science and Technology Planning Projects of China
   [2012C21044]; Marine Interdisciplinary Research Guiding Funds for
   Zhejiang University [2012HY009B]; Fundamental Research Funds for the
   Central Universities [2014XZZX003-12]; NSF [CNS 1359557]; State Key
   Laboratory of Industrial Control Technology, Zhejiang University, China
   [ICT1441]
FX This work was supported in part by the National Natural Science
   Foundation of China under Grants 61374021, 61222310, and 61174142, the
   Zhejiang Provincial Natural Science Foundation of China under Grant
   LZ14F030003, the Specialized Research Fund for the Doctoral Program of
   Higher Education of China (SRFDP) under Grants 20130101110109 and
   20120101110115, the Zhejiang Provincial Science and Technology Planning
   Projects of China under Grant 2012C21044, the Marine Interdisciplinary
   Research Guiding Funds for Zhejiang University under Grant 2012HY009B,
   and the Fundamental Research Funds for the Central Universities under
   Grant 2014XZZX003-12. Prof. Qiu is partially supported by NSF CNS
   1359557 and the Open Research Project of the State Key Laboratory of
   Industrial Control Technology, Zhejiang University, China (No. ICT1441).
CR [Anonymous], 6 INT ICST C COMM NE
   [Anonymous], 2000, AM MATH SOC
   [Anonymous], J PARALLEL DISTRIB C
   [Anonymous], SCI CHINA IN PRESS
   [Anonymous], P 33 HAW INT C SYST
   [Anonymous], 2013, P 7 INT C UBICOMM
   Candès EJ, 2006, IEEE T INFORM THEORY, V52, P489, DOI 10.1109/TIT.2005.862083
   Domingo Mari Carmen, 2007, 2007 International Conference on Sensor Technologies and Applications - SensorComm 2007, P215, DOI 10.1109/SENSORCOMM.2007.4394923
   Donoho DL, 2006, IEEE T INFORM THEORY, V52, P1289, DOI 10.1109/TIT.2006.871582
   Donoho DL, 2003, P NATL ACAD SCI USA, V100, P2197, DOI 10.1073/pnas.0437847100
   Eldar Y. C., 2012, COMPRESSED SENSING T
   Ibarguengoytia PH, 2006, LECT NOTES ARTIF INT, V4293, P218
   Kun Liu, 2010, Proceedings of the 2010 International Conference on Information and Automation (ICIA 2010), P179, DOI 10.1109/ICINFA.2010.5512355
   Lindsey S, 2002, AEROSP CONF PROC, P1125, DOI 10.1109/aero.2002.1035242
   Meng J, 2009, 2009 43RD ANNUAL CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS, VOLS 1 AND 2, P181, DOI 10.1109/CISS.2009.5054713
   Oosterom M, 2000, IEEE DECIS CONTR P, P2645, DOI 10.1109/CDC.2000.914204
   Pompili D, 2006, MOBICOM 2006, P298
   Raveendranathan N, 2012, IEEE SENS J, V12, P583, DOI 10.1109/JSEN.2011.2121059
   Said EH, 2009, AEROSP CONF PROC, P1762
   Stasch C, 2012, COMPUT GEOSCI-UK, V47, P111, DOI 10.1016/j.cageo.2011.11.008
   Tabbache B, 2013, IEEE T VEH TECHNOL, V62, P1075, DOI 10.1109/TVT.2012.2230200
   THORP WH, 1967, J ACOUST SOC AM, V42, P270, DOI 10.1121/1.1910566
   Wang P, 2007, IEEE ICC, P3510, DOI 10.1109/ICC.2007.580
   Xu M, 2013, INT J DISTRIB SENS N, DOI 10.1155/2013/865154
   Younis O, 2004, IEEE T MOBILE COMPUT, V3, P366, DOI 10.1109/TMC.2004.41
   Yu Liu, 2011, 18th International Conference on Telecommunications (ICT 2011), P27, DOI 10.1109/CTS.2011.5898935
   Zhang HB, 2009, IEEE T PARALL DISTR, V20, P1526, DOI 10.1109/TPDS.2008.252
NR 27
TC 12
Z9 14
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2014
VL 60
IS 8
BP 619
EP 629
DI 10.1016/j.sysarc.2014.06.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AR5LT
UT WOS:000343626900001
DA 2024-07-18
ER

PT J
AU Suh, YK
   Moon, B
   Efrat, A
   Kim, JS
   Lee, SW
AF Suh, Young-Kyoon
   Moon, Bongki
   Efrat, Alon
   Kim, Jin-Soo
   Lee, Sang-Won
TI Memory efficient and scalable address mapping for flash storage devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Flash memory; I/O request; Extent mapping; Canonical extent
AB Flash memory devices commonly rely upon traditional address mapping schemes such as page mapping, block mapping or a hybrid of the two. Page mapping is more flexible than block or hybrid mapping without being restricted by block boundaries. However, its mapping table tends to grow large quickly as the capacity of flash memory devices does. To overcome this limitation, we propose novel mapping schemes that are fundamentally different from the existing mapping strategies. We call these new schemes Virtual Extent Trie (VET) and Extent Mapping Tree (EMT), as they manage mapping information by treating each 110 request as an extent and by using extents as basic mapping units rather than pages or blocks. By storing extents instead of individual addresses, our extent mapping schemes consume much less memory to store mapping information and still remain as flexible as page mapping. We observed in our experiments that our schemes reduced memory consumption by up to an order of magnitude in comparison with the traditional mapping schemes for several real world workloads. Our extent mapping schemes also scaled well with increasing address spaces by synthetic workloads. Even though the asymptotic mapping cost of VET and EMT is higher than the O(1) time of a page mapping scheme, the amount of increased overhead was almost negligible or low enough to be hidden by an accompanying I/O operation. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Suh, Young-Kyoon; Efrat, Alon] Univ Arizona, Dept Comp Sci, Tucson, AZ 85721 USA.
   [Moon, Bongki] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul, South Korea.
   [Kim, Jin-Soo; Lee, Sang-Won] Sungkyunkwan Univ, Sch Informat & Commun Engn, Suwon, Gyeonggi Do, South Korea.
C3 University of Arizona; Seoul National University (SNU); Sungkyunkwan
   University (SKKU)
RP Suh, YK (corresponding author), Univ Arizona, Dept Comp Sci, Tucson, AZ 85721 USA.
EM yksuh@cs.arizona.edu; bkmoon@snu.ac.kr; alon@cs.arizona.edu;
   jinsookim@skku.edu; swlee@skku.edu
RI Arizona, Science The University/AAE-2048-2021
OI Efrat, Alon/0000-0001-9834-4132
FU National Science Foundation (NSF) [IIS-0848503]
FX This work is supported by the National Science Foundation (NSF Grant No.
   IIS-0848503).
CR Agrawal N., P USENIX ATC 2008 US, P57
   [Anonymous], 1977, TECHNICAL REPORT
   [Anonymous], 2012, VALGR US MAN CACH CA
   [Anonymous], 1998, AP684 INT CORP
   Ban A., 1999, U.S. Patent, Patent No. 5937425
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   Birrell A., 2007, Operating Systems Review, V41, P88, DOI 10.1145/1243418.1243429
   Chang Li-Pin., 2004, Proceedings of the 2004 ACM Symposium on Applied Computing (SAC '04), P862
   Clark C., 2010, HASH TABLE C
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Gupta A., P 14 INT C ASPLOS AC, P229
   Hanson T., 2012, UTHASH HASH TABLE C
   Jung D, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1721695.1721706
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Lee Y., P 8 ACM IEEE INT C E, P21
   Narayanan D., P 6 USENIX C FAST US, P253
   Pagh R., 2001, EUR S ALGOR ESA, V9, P1
   Patterson A., 2010, SPEW I O PERFORMANCE
   Qin ZW, 2011, IEEE REAL TIME, P157, DOI 10.1109/RTAS.2011.23
   Qin Zhiwei, P 8 IEEE ACM IFIP IN, P173
   Storage Networking Industry Association, 2012, BLOCK I O TRAC REP
   Sungjin Lee, 2008, Operating Systems Review, V42, P36, DOI 10.1145/1453775.1453783
   UMass Trace Repository, 2011, OLTP APPL I O TRAC
   University of Tennessee, 2012, PERF APPL PROGR INT
   VANEMDEBOAS P, 1977, MATH SYST THEORY, V10, P99
   Waldvogel M., 1997, Computer Communication Review, V27, P25, DOI 10.1145/263109.263136
   WILLARD DE, 1983, INFORM PROCESS LETT, V17, P81, DOI 10.1016/0020-0190(83)90075-3
NR 27
TC 3
Z9 3
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2014
VL 60
IS 4
BP 357
EP 371
DI 10.1016/j.sysarc.2014.01.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AG7QE
UT WOS:000335612100004
DA 2024-07-18
ER

PT J
AU Li, RC
   Dou, Y
   Zhou, J
   Deng, L
   Wang, S
AF Li, Rongchun
   Dou, Yong
   Zhou, Jie
   Deng, Lin
   Wang, Shi
TI CuSora: Real-time software radio using multi-core graphics processing
   unit
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Graphics processing unit (GPU); Software-defined radio (SDR); WiFi;
   WiMAX; CuSora; Sora
ID SYSTEMS
AB The Sora platform, which is a fully programmable, high-performance software radio platform based on a commodity general purpose PC, has recently received significant attention. However, acceleration techniques used in Sora are too complicated for developers, which can prevent researchers from modifying physical layer (PHY) processing. This paper presents the CuSora platform, which integrates the Sora platform with a popular multi-core graphics processing unit (GPU) as the modem processor to achieve high-speed PHY signal processing. CuSora also exploits software techniques to fulfill requirements for real-time communication. A software controller is presented to achieve multi-mode communication. The features of the single-instruction multiple data parallel computation of the GPU are also employed to accelerate PHY processing. Several wireless protocols, such as WiFi (802.11a) or WiMAX (802.16), are demonstrated on the CuSora platform for verification. CuSora meets the requirement of real-time communication and has an excellent bit error ratio performance. CuSora has a higher performance, shorter development cycle, and better coding flexibility than the Sora platform. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Li, Rongchun; Dou, Yong] Natl Univ Def Technol, Natl Lab Parallel & Distributed Proc, Changsha 410073, Hunan, Peoples R China.
   [Zhou, Jie; Deng, Lin] Natl Univ Def Technol, Sch Comp, Changsha 410073, Hunan, Peoples R China.
   [Wang, Shi] Gen Armament Minist, Wuhan Mil Delegate Bur, Wuhan 430000, Peoples R China.
C3 National University of Defense Technology - China; National University
   of Defense Technology - China
RP Li, RC (corresponding author), Natl Univ Def Technol, Natl Lab Parallel & Distributed Proc, Changsha 410073, Hunan, Peoples R China.
EM rongchunli@nudt.edu.cn; yongdou@nudt.edu.cn; zhoujie@nudt.edu.cn;
   denglin@nudt.edu.cn; shiwang@nudt.edu.cn
RI deng, lin/KSM-4783-2024
FU National Science Foundation of China [61125201]
FX Supported by National Science Foundation of China (61125201).
CR [Anonymous], 1999, 80211 IEEE
   [Anonymous], 2004, IEEE Standard for Local and Metropolitan Area Networks Part 16: Air Interface for Fixed Broadband Wireless Access Systems, P1
   [Anonymous], 2007, Nvidia cuda compute unified device architecture
   Bajaj J, 2011, 2011 IEEE 22ND INTERNATIONAL SYMPOSIUM ON PERSONAL INDOOR AND MOBILE RADIO COMMUNICATIONS (PIMRC), P531, DOI 10.1109/PIMRC.2011.6140018
   Chiyoung Ahn, 2011, Analog Integrated Circuits and Signal Processing, V69, P107, DOI 10.1007/s10470-011-9764-9
   Choi SW, 2008, ETRI J, V30, P850, DOI 10.4218/etrij.08.0208.0196
   Coleri S, 2002, IEEE T BROADCAST, V48, P223, DOI 10.1109/TBC.2002.804034
   Grönroos S, 2011, ANALOG INTEGR CIRC S, V69, P131, DOI 10.1007/s10470-011-9724-4
   Kim J, 2010, IEEE COMMUN MAG, V48, P155, DOI 10.1109/MCOM.2010.5434388
   NVIDIA Corporation, 2011, CUBLAS LIB VERS 4 0
   Tan K, 2011, COMMUN ACM, V54, P99, DOI 10.1145/1866739.1866760
   Tirumala A., IPERF TTCP UDP BANDW
   Wu Q, 2012, IEEE SYM PARA DISTR, P140, DOI 10.1109/IPDPSW.2012.13
   Yang CQ, 2013, J CENT SOUTH UNIV, V20, P1189, DOI 10.1007/s11771-013-1602-z
   Yang XJ, 2012, SCI CHINA INFORM SCI, V55, P1961, DOI 10.1007/s11432-011-4342-4
NR 15
TC 5
Z9 7
U1 0
U2 7
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2014
VL 60
IS 3
SI SI
BP 280
EP 292
DI 10.1016/j.sysarc.2013.10.009
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AE3DI
UT WOS:000333856800005
DA 2024-07-18
ER

PT J
AU Granado-Criado, JM
   Vega-Rodríguez, MA
   Sánchez-Pérez, JM
   Gómez-Pulido, JA
AF Granado-Criado, Jose M.
   Vega-Rodriguez, Miguel A.
   Sanchez-Perez, Juan M.
   Gomez-Pulido, Juan A.
TI Hardware security platform for multicast communications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Security platform; Multicast communications; Group key management;
   System on chip; Logical Key Hierarchy; Advanced Encryption Standard
AB Secure multicast applications of multimedia contents, such as Internet TV, pay per view, satellite TV, etc., need to maintain a high number of keys. In these applications, a user contracts a group of channels or even specific content (films, sports, etc.) which do not have to coincide with the services contracted by other users, so different keys are needed to encrypt the contents. These keys must be recalculated, encrypted and redistributed when a user joins or unjoins a specific group in order to prevent users who do not belong to a group from being able to access the contents. Original algorithms generate only one group key for all users, so this key must be recalculated and resent when a user joins or unjoins in the user group. This is an important problem, because a group key could be changed even when one content is performing. This paper presents a high performance implementation of one of the most employed algorithms of group key maintenance, the LKH algorithm, using reconfigurable hardware and a very high and realistic number of users (8,388,609). The performance obtained by this study improves a lot other results found in the literature in terms of both performance and number of users. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Granado-Criado, Jose M.; Vega-Rodriguez, Miguel A.; Sanchez-Perez, Juan M.; Gomez-Pulido, Juan A.] Univ Extremadura, Escuela Politecn, Dept Comp & Commun Technol, Caceres 10003, Spain.
C3 Universidad de Extremadura
RP Granado-Criado, JM (corresponding author), Univ Extremadura, Escuela Politecn, Dept Comp & Commun Technol, Campus Univ S-N, Caceres 10003, Spain.
EM granado@unex.es; mavega@unex.es; sanperez@unex.es; jangomez@unex.es
RI Gomez-Pulido, Juan A./A-9427-2009; Vega-Rodriguez, Miguel
   A./I-3626-2015; Granado-Criado, Jose M./H-5063-2015
OI Gomez-Pulido, Juan A./0000-0002-0441-9402; Vega-Rodriguez, Miguel
   A./0000-0002-3003-758X; Granado-Criado, Jose M./0000-0002-2356-5587
FU University of Extremadura (Spain) [ACCVII-07]; Spanish Ministry of
   Economy and Competitiveness; ERDF (European Regional Development Fund)
   [TIN2012-30685]
FX This research has been partially funded by the University of Extremadura
   (Spain) under contract ACCVII-07 (2011), and by the Spanish Ministry of
   Economy and Competitiveness and the ERDF (European Regional Development
   Fund), under the contract TIN2012-30685 (BIO project).
CR Amir Y., 2004, ACM Transactions on Information and Systems Security, V7, P457, DOI 10.1145/1015040.1015045
   [Anonymous], P ACM SIGCOMM 01
   [Anonymous], 2001, FED INF PROC STAND
   [Anonymous], 2003, P 22 ANN S PRINC DIS
   [Anonymous], VIRT 6 FAM OV DS150
   [Anonymous], 2010, Eur J Sci Res
   Chen W., 2002, P INT WORKSH NETW GR, P1
   Granado-Criado Jose M., 2012, JORN COMP REC APL, P95
   International Organization for Standardization (ISO), 1989, 9797 ISO
   Lu HB, 2005, IEEE T COMPUT, V54, P214, DOI 10.1109/TC.2005.15
   Mohammadian B., 2004, P 12 IR C EL ENG MAS
   Moharrum M, 2004, TENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, P215
   MONTGOMERY PL, 1985, MATH COMPUT, V44, P519, DOI 10.1090/S0025-5718-1985-0777282-X
   National Institute of Standards and Technology (NIST), 1985, AM NAT STAND FIN I K
   Nedjah N, 2002, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P226, DOI 10.1109/DSD.2002.1115373
   Ng WHD, 2005, IEEE ICC, P1015
   Pai Y., 2004, P 2 IEEE INT WORKSH, P1
   Pegueroles J., P INT C COMM, P815
   RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI [10.1145/359340.359342, 10.1145/357980.358017]
   Shoufan A, 2009, IEEE T COMPUT, V58, P1421, DOI 10.1109/TC.2009.88
   WALLNER DM, 1999, 2627 RFC IETF
   Wang SS, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, P597
   Wong CK, 2000, IEEE ACM T NETWORK, V8, P16, DOI 10.1109/90.836475
   Xilinx, 2011, MICROBLAZE PROC REF
NR 24
TC 5
Z9 5
U1 0
U2 5
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2014
VL 60
IS 1
BP 11
EP 21
DI 10.1016/j.sysarc.2013.11.007
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 303OK
UT WOS:000330683600002
DA 2024-07-18
ER

PT J
AU Li, GH
   Zhu, Z
   Cong, Z
   Yang, FM
AF Li, Guohui
   Zhu, Zhe
   Cong, Zhang
   Yang, Fumin
TI Efficient decomposition of strongly connected components on GPUs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE SCC decomposition; GPU; Power efficiency; Parallel algorithms
ID ALGORITHMS
AB The GPU (Graphics Processing Unit) has recently become one of the most power efficient processors in embedded and many other environments, and has been integrated into more and more SoCs (System on Chip). Thus modern GPUs play a very important role in power aware computing. Strongly Connected Component (SCC) decomposition is a fundamental graph algorithm which has wide applications in model checking, electronic design automation, social network analysis and other fields. GPUs have been shown to have great potential in accelerating many types of computations including graph algorithms. Recent work have demonstrated the plausibility of GPU SCC decomposition, but the implementation is inefficient due to insufficient consideration of the distinguishing CPU programming model, which leads to poor performance on irregular and sparse graphs. This paper presents a new GPU SCC decomposition algorithm that focuses on full utilization of the contemporary embedded and desktop CPU architecture. In particular, a subgraph numbering scheme is proposed to facilitate the safe and efficient management of the subgraph IDs and to serve as the basis of efficient source selection. Furthermore, we adopt a multi-source partition procedure that greatly reduces the recursion depth and use a vertex labeling approach that can highly optimize the GPU memory access. The evaluation results show that the proposed approach achieves up to 41 x speedup over Tarjan's algorithm, one of the most efficient sequential SCC decomposition algorithms, and up to 3.8 x speedup over the previous CPU algorithms. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Li, Guohui; Zhu, Zhe; Yang, Fumin] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan, Peoples R China.
   [Cong, Zhang] Wuhan Polytech Univ, Sch Math & Comp Sci, Wuhan, Peoples R China.
C3 Huazhong University of Science & Technology; Wuhan Polytechnic
   University
RP Yang, FM (corresponding author), Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan, Peoples R China.
EM yangfm@hust.edu.cn
CR [Anonymous], 2011, P INT S VLSI DES AUT, DOI DOI 10.1109/VDAT.2011.5783575
   [Anonymous], 2007, NUMERICAL RECIPES
   Bader D.A., 2006, 30332 GA GEORG I TEC
   Bader DA, 2005, LECT NOTES COMPUT SC, V3769, P465
   Barnat J., 2011, P 25 IEEE INT PAR DI, P541, DOI DOI 10.1109/IPDPS.2011.59
   Barnat J, 2007, LECT NOTES COMPUT SC, V4346, P316
   Barnat J, 2011, J LOGIC COMPUT, V21, P23, DOI 10.1093/logcom/exp003
   Calandrini G, 2012, IEEE I C EMBED SOFTW, P1806, DOI 10.1109/HPCC.2012.272
   Chakrabarti D, 2004, SIAM PROC S, P442
   Coppersmith D., 2005, RC23744 IBM RES
   Cormen Thomas H, 2009, Introduction to Algorithms, V3rd
   Dijkstra E.W., 1976, DISCIPLINE PROGRAMMI
   Fleischer LK, 2000, LECT NOTES COMPUT SC, V1800, P505
   Harish P, 2007, LECT NOTES COMPUT SC, V4873, P197
   Hong SP, 2011, ACM SIGPLAN NOTICES, V46, P267, DOI 10.1145/2038037.1941590
   Luo LJ, 2010, DES AUT CON, P52
   Manssen M, 2012, EUR PHYS J-SPEC TOP, V210, P53, DOI 10.1140/epjst/e2012-01637-8
   Merrill D., 2009, CS200914 U VIRG DEP
   Merrill D, 2012, ACM SIGPLAN NOTICES, V47, P117, DOI 10.1145/2370036.2145832
   Nguyen H., 2007, GPU GEMS, V3
   ORZAN S, 2004, THESIS FREE U AMSTER
   REIF JH, 1985, INFORM PROCESS LETT, V20, P229, DOI 10.1016/0020-0190(85)90024-9
   Schudy W, 2008, SPAA'08: PROCEEDINGS OF THE TWENTIETH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P146
   Tarjan R., 1972, SIAM Journal on Computing, V1, P146, DOI 10.1137/0201010
NR 24
TC 21
Z9 23
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2014
VL 60
IS 1
BP 1
EP 10
DI 10.1016/j.sysarc.2013.10.014
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 303OK
UT WOS:000330683600001
DA 2024-07-18
ER

PT J
AU Gran, R
   Segarra, J
   Rodriguez, C
   Aparicio, LC
   Viñals, V
AF Gran, R.
   Segarra, J.
   Rodriguez, C.
   Aparicio, L. C.
   Vinals, V.
TI Optimizing a combined WCET-WCEC problem in instruction fetching for
   real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hard real-time; Embedded; WCET; Energy-aware; Instruction
   memory-hierarchy
ID CACHE LOCKING
AB In real-time systems, time is usually so critical that other parameters such as energy consumption are often not even considered. However, optimizing the worst energy consumption case can be a key factor in systems with severe power-supply limitations. In this paper we study several memory architectures using combined time and energy optimization models for real-time multitasking systems. Each task is modeled using Lock-MS, a method to optimize the WCET of a task, with an added set of constraints to model in the same way the WCEC (worst case energy consumption). Our tested hardware components focus on instruction fetching, including a lockable cache, a line buffer and a sequential prefetch buffer. We test a variety of instruction fetch alternatives optimizing time and energy consumption. Our results show that the accuracy of the estimation of the number of context switches in the worst case may affect very much the resulting WCEC (up to 8 times in our experiments) and that optimizing the WCEC may provide similar execution times than optimizing the WCET, with up to 5 times less energy consumption Additionally optimization functions combining WCET and WCEC with different weights show very interesting WCET-WCEC trade-offs. This confirms that methodologies testing such optimizations at design time could be very helpful to provide a precise system set-up. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Gran, R.; Segarra, J.; Aparicio, L. C.; Vinals, V.] Univ Zaragoza, Dept Informat & Ingn Sistemas, Zaragoza 50018, Spain.
   [Gran, R.; Segarra, J.; Aparicio, L. C.; Vinals, V.] I3A Inst Invest Ingn Aragon I3A, Zaragoza 50018, Spain.
   [Rodriguez, C.] Univ Basque Country, Fac Informat, San Sebastian 20018, Spain.
   [Gran, R.; Segarra, J.; Aparicio, L. C.; Vinals, V.] HiPEAC NoE High Performance Embedded Architecture, Madrid, Spain.
C3 University of Zaragoza; University of Basque Country
RP Gran, R (corresponding author), Univ Zaragoza, Dept Informat & Ingn Sistemas, C Maria de Luna 1, Zaragoza 50018, Spain.
EM rgran@unizar.es; jsegarra@unizar.es; clemente.rodriguez@ehu.es;
   luisapa@unizar.es; victor@unizar.es
RI Gran, Rubén/F-5669-2016; Segarra, Juan/HKN-2150-2023; Vinals Yufera,
   Victor/F-6451-2016
OI Vinals Yufera, Victor/0000-0002-5976-1352; Segarra,
   Juan/0000-0003-1550-735X; Gran Tejero, Ruben/0000-0002-4031-5651
FU Spanish Government [TIN2007-60625, TIN2010-21291-C02-01, Consolider
   CSD2007-00050]; European ERDF [TIN2007-60625, TIN2010-21291-C02-01];
   Aragon Government [gaZ: T48]; European ESF [gaZ: T48]; Hi-PEAC-2 NoE
   [FP7/ICT 217068]
FX This work was supported in part by Grants TIN2007-60625 and
   TIN2010-21291-C02-01 (Spanish Government and European ERDF), gaZ: T48
   research group (Aragon Government and European ESF), Consolider
   CSD2007-00050 (Spanish Government), and Hi-PEAC-2 NoE (European FP7/ICT
   217068).
CR Altmeyer S., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P261, DOI 10.1109/RTSS.2011.31
   [Anonymous], SNU RT BENCHM SUIT W
   [Anonymous], P IEEE REAL TIM SYST
   [Anonymous], MICROPROCESSOR REPOR
   [Anonymous], P IEEE REAL TIM SYST
   [Anonymous], ACM T EMBEDDED COMPU
   [Anonymous], P 27 IFAC IFIP IEEE
   [Anonymous], TECHNICAL REPORT
   Aparicio LC, 2011, J SYST ARCHITECT, V57, P695, DOI 10.1016/j.sysarc.2010.08.008
   Aparicio LC, 2010, IEEE INT CONF EMBED, P319, DOI 10.1109/RTCSA.2010.8
   BUSQUETS JV, 1996, P RTAS96
   CAMPOY AM, 2001, IEEE REAL TIM EMB SY
   Chen JJ, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P28, DOI 10.1109/RTCSA.2007.37
   Chvatal V., 1983, Linear programming
   Falk H., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P143
   Jayaseelan R, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P81
   Lee C., 2001, IEEE T SOFTWARE ENG, V27
   Marti Campoy A., 2003, CAN C EL COMP ENG
   Mueller F, 2000, REAL-TIME SYST, V18, P217, DOI 10.1023/A:1008145215849
   Puaut I., 2007, PROC DESIGN AUTOMATI, P1
   Puaut I, 2006, EUROMICRO, P217, DOI 10.1109/ECRTS.2006.32
   Rossi F, 2006, FOUND ARTIF INTELL, P1
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   Staschulat J, 2005, EUROMICRO, P41, DOI 10.1109/ECRTS.2005.26
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Whitham Jack, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P205, DOI 10.1109/RTAS.2010.21
NR 26
TC 1
Z9 3
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2013
VL 59
IS 9
SI SI
BP 667
EP 678
DI 10.1016/j.sysarc.2013.07.012
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 246SD
UT WOS:000326558500001
DA 2024-07-18
ER

PT J
AU Guan, HB
   Zhu, EZ
   Wang, HX
   Ma, RH
   Yang, YD
   Wang, B
AF Guan, Haibing
   Zhu, Erzhou
   Wang, Hongxi
   Ma, Ruhui
   Yang, Yindong
   Wang, Bin
TI SINOF: A dynamic-static combined framework for dynamic binary
   translation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dynamic binary translation; Static analysis; Profile-directed
   optimization; Software code cache; Code layout
AB Dynamic binary translation (DBT) is an important technique in virtualization, and in migrating legacy binaries to platforms based on a new architecture. However, poor profile information limits the process of optimization at runtime, so the DBT system may suffer from substantial overhead. In this paper, we design and implement a static-integrated optimization framework (SINOF) to improve the runtime performance for DBT. Combining static and dynamic approaches can greatly reduce the overhead of optimizing, profiling and translating for any program that runs repeatedly. Under this framework, once the source image has been executed, the profile information and target code will be saved in a software cache, and will be available for future runs. In the static phase, the saved code is analyzed and optimized based on the information collected in the previous run. Especially, we reorganize the code layout of the software cache. Experimental results show that the proposed framework can reduce run time by more than 30% on average compared to the original versions of DBT that the framework is based on. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Guan, Haibing; Ma, Ruhui; Yang, Yindong; Wang, Bin] Shanghai Jiao Tong Univ, Shanghai Key Lab Scalable Comp & Syst, Dept Comp Sci & Engn, Shanghai 200030, Peoples R China.
   [Zhu, Erzhou] Anhui Univ, Sch Comp Sci & Technol, Hefei 230601, Peoples R China.
   [Wang, Hongxi] Anhui Agr Univ, Sch Nat Sci, Anhui, Peoples R China.
C3 Shanghai Jiao Tong University; Anhui University; Anhui Agricultural
   University
RP Zhu, EZ (corresponding author), Anhui Univ, Sch Comp Sci & Technol, Hefei 230601, Peoples R China.
EM hbguan@sjtu.edu.cn; ezzhu@sjtu.edu.cn; wanghongxi1963@gmail.com;
   ruhuima@sjtu.edu.cn; yasaka@sjtu.edu.cn; bingpu@sjtu.edu.cn
RI guan, haibing/G-8142-2011; zhang, yueqi/JXM-4287-2024
OI guan, haibing/0000-0002-4714-7400; 
FU National Natural Science Foundation of China [60970107, 60970108];
   National High Technology Research and Development Program (863 Program)
   of China [2012AA010905]; National Basic Research Program (973 Program)
   of China [2012CB723401]; International Cooperation Program of China
   [2011DFA10850]; Ministry of Education and Intel joint research
   foundation [MOE-INTEL-11-05]; International Cooperation Program of
   Shanghai [11530700500]
FX This work was supported by the National Natural Science Foundation of
   China (Grant Nos. 60970107, 60970108), the National High Technology
   Research and Development Program (863 Program) of China (Grant No.
   2012AA010905), the National Basic Research Program (973 Program) of
   China (Grant No. 2012CB723401), the International Cooperation Program of
   China (Grant No. 2011DFA10850), the Ministry of Education and Intel
   joint research foundation (Grant No. MOE-INTEL-11-05), the International
   Cooperation Program of Shanghai (Grant No. 11530700500).
CR Bala V, 2000, ACM SIGPLAN NOTICES, V35, P1, DOI 10.1145/358438.349303
   Baraz L, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P191
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Bruening D, 2003, INT SYM CODE GENER, P265, DOI 10.1109/CGO.2003.1191551
   Bruening Derek, 2001, 4 ACM WORKSH FEEDB D
   Chernoff A, 1998, IEEE MICRO, V18, P56, DOI 10.1109/40.671403
   Chernoff A, 1997, PROCEEDINGS OF THE USENIX WINDOWS NT WORKSHOP, P9
   Dehnert JC, 2003, INT SYM CODE GENER, P15
   Ebcioglu K, 1997, ACM COMP AR, P26, DOI 10.1145/384286.264126
   FISHER JA, 1992, SIGPLAN NOTICES, V27, P85, DOI 10.1145/143371.143493
   Gu JH, 2009, 2009 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND COMPUTER SCIENCE, VOL 1, PROCEEDINGS, P510, DOI 10.1109/ITCS.2009.111
   Hookway R. J., 1997, Digital Technical Journal, V9, P3
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Maebe Jonas, 2003, CSSE0303029 CORR
   Manzano JosephB., 2007, IWOMP, P157
   Nethercote N., 2003, P 3 WORKSHOP RUNTIME
   Ramirez A, 2001, CONF PROC INT SYMP C, P155, DOI 10.1109/ISCA.2001.937444
   Shi HH, 2007, ACM SIGPLAN NOTICES, V42, P3, DOI 10.1145/1286341.1286342
   Sridhar S., 2006, VEE 2006. Proceedings of the Second International Conference on Virtual Execution Environments, P175
   Ung D., 2001, ACM SIGARCH COMPUTER, V29, P55
   Unga David, 2000, P 7 WORK C REV ENG, P2
   Wu YF, 2004, INT SYM CODE GENER, P227
   Xu CH, 2007, VEE'07: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON VIRTUAL EXECUTION ENVIRONMENTS, P148
   Yang YD, 2010, PROCEEDINGS OF THE FIRST INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, GRIDS, AND VIRTUALIZATION (CLOUD COMPUTING 2010), P41
   Zheng C, 2000, COMPUTER, V33, P47, DOI 10.1109/2.825695
NR 26
TC 3
Z9 4
U1 1
U2 32
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2012
VL 58
IS 8
BP 305
EP 317
DI 10.1016/j.sysarc.2012.05.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 003OR
UT WOS:000308621700003
DA 2024-07-18
ER

PT J
AU Baunach, M
AF Baunach, Marcel
TI Dynamic hinting: Collaborative real-time resource management for
   reactive embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time resource management; Reflection; Collaboration;
   Prioritized/preemptive tasks; Embedded systems; SANet
AB The increasing complexity of today's reactive embedded applications can rapidly result in reduced realtime capabilities of the underlying hard and software. As an example for this paper we'll refer to the specific and growing demands on the severely resource constrained sensor nodes in sensor/actuator networks (SANet). While preemptive operating systems are one way to retain acceptable reactivity within highly dynamic environments, their concurrency paradigm commonly leads to severe resource management problems, caused by the coexistence of tasks with interfering and even varying requirements. To counteract these problems, we present the novel Dynamic Hinting approach for maintaining good reactivity in typically resource constrained sensor/actuator systems by efficient combination of preemptive task scheduling and collaborative resource allocation. With respect to task priorities, our technique significantly improves classical methods for handling priority inversions (and deadlocks where required) under both short- and long-term resource allocations. Furthermore, we facilitate compositional software design by providing independently developed tasks with runtime information for yet collaborative and reflective resource sharing - e.g. by means of time-utility-functions. In many cases this even allows to reduce blocking delays as otherwise imposed by bounded priority inversion. (C) 2011 Elsevier B.V. All rights reserved.
C1 Univ Wurzburg, Dept Comp Engn, D-97074 Wurzburg, Germany.
C3 University of Wurzburg
RP Baunach, M (corresponding author), Univ Wurzburg, Dept Comp Engn, D-97074 Wurzburg, Germany.
EM baunach@informatik.uni-wuerzburg.de
OI Baunach, Marcel/0000-0002-3716-2682
CR [Anonymous], P 4 INT C INF PROC S
   [Anonymous], 2006, MSP430X1XX FAM US GU
   [Anonymous], 2006, Principles of Concurrent and Distributed Programming
   [Anonymous], P 16 INT SPIN WORKSH
   [Anonymous], 2002, Scheduling in real-time systems
   Audsley N., 2006, P WORKSH OP SYST PLA
   BAGCHI S, 1997, SOFTWARE FAULT TOLER
   BAKER TP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P191, DOI 10.1109/REAL.1990.128747
   BAUNACH M, 2006, GI ITG KUVS FACHGESP, P55
   BAUNACH M, 2007, FACHGESPRACH SENSOR
   BAUNACH M, 2010, 18 INT C REAL TIM NE
   Baunach M, 2009, IEEE INT CONF EMBED, P31, DOI 10.1109/RTCSA.2009.65
   Bhatti S., 2005, MOB NETW APPL, V10
   Blazewicz J, 2007, HDB SCHEDULING MODEL
   BRANDENBURG BB, 2008, IEEE REAL TIM EMB TE
   Buttazzo Giorgio C., 2007, HDB REAL TIME EMBEDD
   Cha Hojung, 2007, IPSN 07
   Cheng A. M. K., 2007, Ada Letters, V37, P24
   Chu R, 2010, INT CON DISTR COMP S, DOI 10.1109/ICDCS.2010.42
   Coffman E. G., 1971, ACM COMPUT SURV, V3, P67, DOI DOI 10.1145/356586.356588
   Dijstra E.W., 1982, SELECTED WRITINGS CO, P308
   Dunkels A., 2004, LCN 04
   Easwaran A., 2009, IEEE REAL TIM SYST S
   Fraser K, 2007, ACM T COMPUT SYST, V25, pA1, DOI 10.1145/1233307.1233309
   Khedo KK, 2009, INT J COMPUT SCI NET, V9, P174
   KUSHWAHA M, 2007, IEEE CREAT NET COMSW
   LEE L, 2007, HDB REAL TIME EMBEDD
   Li P, 2004, P INT COMP SOFTW APP, P12
   MARTINEZ K, 2009, GSN 09
   Ohara S., 2008, SAINT 08
   Ongaro D, 2008, VEE'08: PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON VIRTUAL EXECUTION ENVIRONMENTS, P1
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   STANKOVIC JA, 1995, ADV REAL TIME SYSTEM, P23
   Tanenbaum A.:., 2008, MODERN OPERATING SYS
NR 34
TC 1
Z9 2
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2011
VL 57
IS 9
BP 799
EP 814
DI 10.1016/j.sysarc.2011.07.001
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 841VI
UT WOS:000296542900001
DA 2024-07-18
ER

PT J
AU George, L
   Courbin, P
   Sorel, Y
AF George, Laurent
   Courbin, Pierre
   Sorel, Yves
TI Job vs. portioned partitioning for the earliest deadline first
   semi-partitioned scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; Multiprocessor; Semi-partitioned scheduling; Portioned
   scheduling; EDF; Deadline assignment; Performance evaluation
ID SPORADIC TASK SYSTEMS; EDF SCHEDULABILITY; ALGORITHMS
AB In this paper, we focus on the semi-partitioned scheduling of sporadic tasks with constrained deadlines and identical processors. We study two cases of semi-partitioning: (i) the case where the worst case execution time (WCET) of a job can be portioned, each portion being executed on a dedicated processor, according to a static pattern of migration; (ii) the case where the jobs of a task are released on a processor, 1 time out of p, where p is an integer at most equal to the number of processors, according to a round-robin migration pattern. The first approach has been investigated in the state-of-the-art by migrating a job at its local deadline, computed from the deadline of the task it belongs to. We study several local deadline assignment heuristics (fair, based on processor utilization and based on the minimum acceptable local deadline for a job on a processor). In both cases, we propose feasibility conditions for the schedulability of sporadic tasks scheduled using earliest deadline first (EDF) semi-partitioned scheduling. We show that the load function used for global scheduling to establish the feasibility of sporadic task sets exhibits interesting properties in the semi-partitioning context. We carry out simulations to study the performance of the two approaches in terms of success rate and number of migrations, for platforms composed of four and eight processors. We compare the performance of these semi-partitioned heuristics with the performance of classical partitioned scheduling algorithms and with a global scheduling heuristic which is currently considered to have good performances. (C) 2011 Elsevier B.V. All rights reserved.
C1 [George, Laurent] Univ Paris Est Creteil, LISSI, F-94400 Vitry Sur Seine, France.
   [Courbin, Pierre] ECE Paris, LACSC, F-75015 Paris, France.
   [Sorel, Yves] Inst Natl Rech Informat & Automat, AOSTE, F-78153 Le Chesnay, France.
C3 Universite Paris-Est-Creteil-Val-de-Marne (UPEC)
RP George, L (corresponding author), Univ Paris Est Creteil, LISSI, 120 Rue Paul Armangot, F-94400 Vitry Sur Seine, France.
EM lgeorge@ieee.org; courbin@ece.fr; Yves.Sorel@inria.fr
RI GEORGE, Laurent LG/A-6744-2010; Courbin, Pierre/U-4090-2018
OI Courbin, Pierre/0000-0003-0061-3395; George, Laurent/0000-0002-3247-787X
CR Anderson JH, 2005, EUROMICRO, P199, DOI 10.1109/ECRTS.2005.6
   Andersson B, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P243, DOI 10.1109/ECRTS.2008.9
   Andersson B, 2008, REAL TIM SYST SYMP P, P385, DOI 10.1109/RTSS.2008.44
   Andersson B, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P322, DOI 10.1109/RTCSA.2006.45
   [Anonymous], IEEE C EM TECHN FACT
   Baker T, 2006, P INT C REAL TIM NET
   BAKER T, 2005, TR051101 FSU COMP SC
   Baker TP, 2005, IEEE T PARALL DISTR, V16, P760, DOI 10.1109/TPDS.2005.88
   Baker TP, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P120, DOI 10.1109/REAL.2003.1253260
   BAKER TP, 2009, REAL TIME SYSTEMS, V43
   BALBASTRE P, 2002, P 14 EUR C REAL TIM
   BALBASTRE P, 2006, P 18 EUR C REAL TIM
   BARUAH S, 2007, INT J TIME CRITICAL, V36
   Baruah S., 2005, P 26 IEEE REAL TIM S
   Baruah S. K., 1995, Proceedings 9th International Parallel Processing Symposium (Cat. No.95TH8052), P280, DOI 10.1109/IPPS.1995.395946
   Baruah S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P119, DOI 10.1109/RTSS.2007.35
   Baruah S, 2006, IEEE T COMPUT, V55, P918, DOI 10.1109/TC.2006.113
   Baruah S, 2009, EUROMICRO, P259, DOI 10.1109/ECRTS.2009.31
   Baruah S, 2008, REAL TIM SYST SYMP P, P367, DOI 10.1109/RTSS.2008.32
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   Baruah SK, 1996, ALGORITHMICA, V15, P600, DOI 10.1007/BF01940883
   Bastoni A., 2010, OSPERT
   Bertogna M, 2005, EUROMICRO, P209, DOI 10.1109/ECRTS.2005.18
   Bertogna M, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P149, DOI 10.1109/RTSS.2007.31
   Bertogna M, 2009, INT CONF PARA PROC, P11, DOI 10.1109/ICPPW.2009.12
   Bertozzi S, 2006, DES AUT TEST EUROPE, P13
   BOUGUEROUA L, 2007, 2 INT C SYST ICONS 0
   Cho HJ, 2006, REAL TIM SYST SYMP P, P101, DOI 10.1109/RTSS.2006.10
   Coskun AK, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P183, DOI 10.1109/DSD.2009.233
   Fisher N, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P135, DOI 10.1109/RTCSA.2006.12
   Funk S., 2005, Technique et Science Informatiques, V24, P917, DOI 10.3166/tsi.24.917-938
   George L., 2009, J AEROSPACE COMPUTIN, V6
   GEORGE L, 2009, EUR C REAL TIM SYST
   Goossens J, 2003, REAL-TIME SYST, V25, P187, DOI 10.1023/A:1025120124771
   HLADIK P, 2007, 2 IEEE S IND EMB SYS
   JOHNSON DS, 1974, J COMPUT SYST SCI, V8, P272, DOI 10.1016/S0022-0000(74)80026-7
   KATO S, 2009, RTAS 09, P23
   Kato S., 2008, Proceedings of the 8th ACM international conference on Embedded software, P139, DOI DOI 10.1145/1450058.1450078
   KATO S, 2008, P WIP SESS 29 REAL T
   Kato S, 2008, 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, P1717
   Kato S, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P441, DOI 10.1109/RTCSA.2007.61
   Kato S, 2009, EUROMICRO, P249, DOI 10.1109/ECRTS.2009.22
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 2000, Real-Time Systems
   López JM, 2004, REAL-TIME SYST, V28, P39, DOI 10.1023/B:TIME.0000033378.56741.14
   MARINCA D, 2004, COMPUTER COMMUNICATI
   Nan Guan, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P165, DOI 10.1109/RTAS.2010.39
   Rajkumar R., 2009, P EUR C REAL TIM SYS
   Sahoo A., 1997, P 10 INT C PAR DISTR
   TINDELL K, 1995, REAL-TIME SYST, V9, P147, DOI 10.1007/BF01088855
   Tindell K., 1994, MICROPROCESSORS MICR, V40
NR 51
TC 8
Z9 8
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2011
VL 57
IS 5
SI SI
BP 518
EP 535
DI 10.1016/j.sysarc.2011.02.008
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 773DJ
UT WOS:000291286900004
DA 2024-07-18
ER

PT J
AU Deng, YH
   Zhou, JP
AF Deng, Yuhui
   Zhou, Jipeng
TI Architectures and optimization methods of flash memory based storage
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Flash memory; Energy efficient; Solid State Disk; Disk drive; Storage
   system
ID MANAGEMENT; EFFICIENT; ENERGY; POWER
AB Flash memory is a non-volatile memory which can be electrically erased and reprogrammed. Its major advantages such as small physical size, no mechanical components, low power consumption, and high performance have made it likely to replace the magnetic disk drives in more and more systems. However, flash memory has four specific features which are different to the magnetic disk drives, and pose challenges to develop practical techniques: (1) Flash memory is erased in blocks, but written in pages. (2) A block has to be erased before writing data to the block. (3) A block of flash memory can only be written for a specified number of times. (4) Writing pages within a block should be done sequentially. This survey presents the architectures, technologies, and optimization methods employed by the existing flash memory based storage systems to tackle the challenges. I hope that this paper will encourage researchers to analyze, optimize, and develop practical techniques to improve the performance and reduce the energy consumption of flash memory based storage systems, by leveraging the existing methods and solutions. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Deng, Yuhui; Zhou, Jipeng] Jinan Univ, Dept Comp Sci, Guangzhou 510632, Guangdong, Peoples R China.
C3 Jinan University
RP Deng, YH (corresponding author), Jinan Univ, Dept Comp Sci, Guangzhou 510632, Guangdong, Peoples R China.
EM tyhdeng@jnu.edu.cn
OI Deng, Yuhui/0000-0002-1522-8943
FU National Natural Science Foundation of China (NSF) [61073064]; Jinan
   University
FX We would like to thank the anonymous reviewers whose insightful and
   constructive comments have significantly enhanced this paper. The work
   was supported by the National Natural Science Foundation of China (NSF)
   under grant (No. 61073064) and a startup research fund from Jinan
   University. Any opinions, findings and conclusions are those of the
   authors and do not necessarily reflect the views of the above agencies.
CR AGRAWAL N, 2008, P USENIX TECHN C JUN
   *AL ON, 2002, YAFFS YET AN FLASH F
   *AMD, 2009, AMD NAND FLASH MEM A
   [Anonymous], 2009, P 2009 ACM S APPL CO, DOI DOI 10.1145/1529282.1529655
   [Anonymous], 2008, P C FIL STOR TECHN F
   *AX COMM, 2004, JFFS
   Battles B., 2007, REDUCING DATA CTR PO
   Birrell A., 2007, Operating Systems Review, V41, P88, DOI 10.1145/1243418.1243429
   Byun S, 2009, J SYST SOFTWARE, V82, P825, DOI 10.1016/j.jss.2008.11.847
   Carrera E.V., 2003, Proceedings of the 17th annual international conference on Supercomputing, ICS '03, P86
   Caulfield A. M., 2009, P 42 ANN IEEE ACM IN, P24
   Caulfield AM, 2009, ACM SIGPLAN NOTICES, V44, P217, DOI 10.1145/1508284.1508270
   CHANG L, P 8 IEEE REAL TIM EM
   Chang L.-P., 2004, ACM Trans. on Embedded Computing Syst, V3, P837
   Chen F, 2009, PERF E R SI, V37, P181
   Cho T, 2001, IEEE J SOLID-ST CIRC, V36, P1700, DOI 10.1109/4.962291
   Choi Hyun Jin, 2009, ACM T STORAGE, V4
   Chung TS, 2008, J SYST ARCHITECT, V54, P935, DOI 10.1016/j.sysarc.2008.03.007
   Chung TS, 2007, J SYST ARCHITECT, V53, P889, DOI 10.1016/j.sysarc.2007.02.005
   Chung TS, 2009, J SYST ARCHITECT, V55, P332, DOI 10.1016/j.sysarc.2009.03.005
   Claburn T., GOOGLE PLANS USE INT
   DABERKO N, 1998, Patent No. 5787445
   Deng Y., 2008, J SYST ARCHITECT, V54, P787
   Deng YH, 2008, INFORM SCIENCES, V178, P4403, DOI 10.1016/j.ins.2008.07.022
   Deng YH, 2009, J NETW COMPUT APPL, V32, P1064, DOI 10.1016/j.jnca.2009.02.006
   Deng YH, 2009, INFORM SCIENCES, V179, P2494, DOI 10.1016/j.ins.2009.02.002
   DESNOYERS P, 2009, P HOTSTORAGE 09
   Fan XB, 2007, CONF PROC INT SYMP C, P13, DOI 10.1145/1273440.1250665
   *FUJITSU, 2009, FUJITSU NAND FLASH M
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   Ganger G. R., 1993, Proceeding of the Twenty-Sixth Hawaii International Conference on System Sciences (Cat. No.93TH0501-7), P40, DOI 10.1109/HICSS.1993.270759
   Gray J., 2008, ACM Queue, V6, P18, DOI 10.1145/1413254.1413261
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   He Z, 2009, INFORM SCIENCES, V179, P3162, DOI 10.1016/j.ins.2009.05.010
   Hsieh J.-W., 2006, ACM T STORAGE, V2, P22
   Ielmini D, 2005, MICROELECTRON ENG, V80, P321, DOI 10.1016/j.mee.2005.04.085
   *INT, 2009, INT NAND FLASH MEM J
   *INT TECHN ROADM S, 2007, ITRS07 INT TECHN ROA
   Jin Hyuk Yoon, 2008, IEEE Computer Architecture Letters, V7, P17, DOI 10.1109/L-CA.2007.17
   Jo H, 2006, IEEE T CONSUM ELECTR, V52, P485, DOI 10.1109/TCE.2006.1649669
   Joo Y, 2008, IEEE T COMPUT AID D, V27, P1969, DOI 10.1109/TCAD.2008.2006081
   Jung D, 2008, ACM T MULTIM COMPUT, V5, DOI 10.1145/1404880.1404889
   Jung H, 2008, IEEE T CONSUM ELECTR, V54, P1215, DOI 10.1109/TCE.2008.4637609
   KADAV A, 2010, P ACM EUROSYS C EUR
   Kang JU, 2007, J SYST ARCHITECT, V53, P644, DOI 10.1016/j.sysarc.2007.01.010
   KAWAGUCHI A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P155
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Kimura K, 2003, 2003 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, P45, DOI 10.1109/EDSSC.2003.1283480
   Kwak D, 2007, 2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P12, DOI 10.1109/VLSIT.2007.4339707
   Kwon SJ, 2008, IEEE T CONSUM ELECTR, V54, P631, DOI 10.1109/TCE.2008.4560140
   Lai SK, 2008, IBM J RES DEV, V52, P529, DOI 10.1147/rd.524.0529
   Lawton G, 2006, COMPUTER, V39, P16, DOI 10.1109/MC.2006.22
   Lee JH, 2005, J SYST ARCHITECT, V51, P111, DOI 10.1016/j.sysarc.2004.10.002
   Lee KY, 2009, J SYST SOFTWARE, V82, P1447, DOI 10.1016/j.jss.2009.03.008
   Lee Sang-Won., 2007, P 2007 ACM SIGMOD IN, P55
   Lee S, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1234675.1234677
   Lee Yong-Goo., 2008, EMSOFT '08, P21
   Li HL, 2008, IEEE T VLSI SYST, V16, P952, DOI 10.1109/TVLSI.2008.2000517
   Li-Pin Chang, 2006, ACM Transaction on Storage, V1, P381, DOI 10.1145/1111609.1111610
   Lim SH, 2006, IEEE T COMPUT, V55, P906, DOI 10.1109/TC.2006.96
   Lu CY, 2009, MICROELECTRON ENG, V86, P283, DOI 10.1016/j.mee.2008.08.007
   Marshall J. M., 1998, US Patent, Patent No. [5,832,493, 5832493]
   *MAX THROUGHP INC, 2002, EN HEAT SLEDG
   Micheloni R, 2009, P IEEE, V97, P148, DOI 10.1109/JPROC.2008.2007477
   Moore F, 2002, ENERGY USER NEW 1125
   *MTD, MEM TECHN DEV MTD SU
   Narayanan D, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P145
   *OP NAND FLASH INT, OP NAND FLASH INT SP
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   Park CK, 2003, IEEE MTT-S, pA157, DOI 10.1109/MWSYM.2003.1211058
   Park H, 2009, J SYST SOFTWARE, V82, P1298, DOI 10.1016/j.jss.2009.02.028
   PARKER KW, 2003, Patent No. 6535949
   PATRIZIO A, HP LAYS OUT SSD DATA
   Patterson D. A., 1988, SIGMOD Record, V17, P109, DOI 10.1145/971701.50214
   Polte M., 2008, P 3 PET DAT STOR WOR
   RESENBLUM M, 1992, ACM T COMPUTER SYSTE, V10
   Roberts D, 2009, COMMUN ACM, V52, P98, DOI 10.1145/1498765.1498791
   *SAMS, SAMS NAND FLASH MEM
   *SAMS, SAMS UNV 32GB FLASH
   *SAMS, 2009, SAMS NAND FLASH MEM
   *SAMS EL, PAG PROGR ADDR MLC N
   SCHLOSSER SW, 2000, P 9 INT C ARCH SUPP, P1
   Seo E., 2008, P 1 WORKSH POW AW CO
   SHIMPI A, INTELS 34 NM SSD PRE
   Song H, 2009, J SYST ARCHITECT, V55, P15, DOI 10.1016/j.sysarc.2008.07.004
   Staelin C, 1990, CSTR28390 PRINC U DE
   TORELLI P, 1995, DR DOBBS J, V20, P62
   *TX MEM SYST, 2009, RAMSAN 20
   Wong TM, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK, P161
   Wu C. H., 2006, ACM T STORAGE, V2, P449
   Wu CH, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455235
   HN29W12814A DATASHEE
   ZEUSIOPS 2GB FIBER C
   2009, FLASH SSD CHARTS
   FUSION IO DEV SMLC S
NR 95
TC 31
Z9 53
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2011
VL 57
IS 2
BP 214
EP 227
DI 10.1016/j.sysarc.2010.12.003
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 728QT
UT WOS:000287889900004
OA Bronze
DA 2024-07-18
ER

PT J
AU Dong, JB
   Zhang, L
   Han, YH
   Yan, GH
   Li, XW
AF Dong, Jianbo
   Zhang, Lei
   Han, Yinhe
   Yan, Guihai
   Li, Xiaowei
TI Performance-asymmetry-aware scheduling for Chip Multiprocessors with
   static core coupling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Process variation; Thread-level redundancy; Chip Multiprocessor;
   Scheduling
AB Thread-level redundancy is an efficient approach for transient fault detection and recovery in Chip Multiprocessors (CMPs), in which two adjacent cores are statically coupled to form a functional Dual Modular Redundancy (DMR). Manufacturing process variations cause core-to-core (C2C) performance asymmetry across the chip, which can be further divided into the asymmetry among core-pairs and the asymmetry within a core-pair. We call them inter- and intra-pair asymmetries, respectively, both of which should be taken into considerations in application scheduling for CMPs with static core coupling. In this paper, we first formulate the above scheduling problem as a 0-1 programming problem to maximize the system Weighted Throughput. An efficient IVF&AppSen algorithm is then proposed, which we prove to be optimal when the number of applications equals to that of core-pairs. We also adapt the Simulated Annealing technique to tackle this problem when applications are less than core-pairs on chip. Simulations on a 64-core CMP shows that the proposed algorithms achieve 2.5-9.3% improvement in Weighted Throughput when compared to prior VarF&AppIPC algorithm. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Dong, Jianbo; Zhang, Lei; Han, Yinhe; Yan, Guihai; Li, Xiaowei] Chinese Acad Sci, Inst Comp Technol, Key Lab Comp Syst & Architecture, Beijing, Peoples R China.
   [Dong, Jianbo; Han, Yinhe; Yan, Guihai; Li, Xiaowei] Chinese Acad Sci, Grad Univ, Beijing, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS
RP Han, YH (corresponding author), Chinese Acad Sci, Inst Comp Technol, Key Lab Comp Syst & Architecture, Beijing, Peoples R China.
EM yinhes@gmail.com
RI lan, lan/JWO-3679-2024; Li, Xiaowei/L-7446-2019
FU National Basic Research Program of China (973) [2011CB302503]; National
   Natural Science Foundation of China (NSFC) [60806014, 60831160526,
   60633060, 60921002, 61076037, 60906018]; Hi-Tech Research and
   Development Program of China (863) [2009AA01Z126]
FX The work was supported in part by National Basic Research Program of
   China (973) under Grant No. 2011CB302503, in part by National Natural
   Science Foundation of China (NSFC) under Grant Nos. 60806014,
   60831160526, 60633060, 60921002, 61076037, 60906018, and in part by
   Hi-Tech Research and Development Program of China (863) under Grant No.
   2009AA01Z126.
CR [Anonymous], SESC SIMULATOR
   [Anonymous], P INT S COMP ARCH
   Austin T. M., 1999, P INT S MICR
   BORKAR S., 2003, P DES AUT C
   *COMP COMP CORP, 1999, DAT INT COMP NONST H
   Gomaa M, 2003, P INT S COMP ARCH
   GRESKAMP B, 2007, P INT C PAR ARCH COM
   HUMENAY E, 2006, P WORKSH ARCH SUPP G
   HUMENAY E, 2007, P DES AUT TEST EUR
   LAFRIEDA C, 2007, P INT C DEP SYST NET
   LAKSHMINARAYANA N, 2008, WORKSH INT OP SYST C
   LUNDY M, 1986, MATH PROGRAM, V34, P111, DOI 10.1007/BF01582166
   MUKHERJEE SS, 2005, P HIGH PERF COMP ARC
   Ndai P, 2008, IEEE T COMPUT, V57, P940, DOI 10.1109/TC.2008.40
   REINHARDT S, 2000, P INT S COMP ARCH
   SANCHEZ D, 2009, P EUR C PAR PROC
   Shivakumar P., 2002, P INT C DEP SYST NET
   SHYE A, 2006, P WORKSH BIN INSTR A
   SIEGEL TJ, 1999, P ANN IEEE ACM INT S
   SMOLENS JC, 2006, P ANN IEEE ACM INT S
   Srinivasan K., 2007, INTEGRATION VLSI, V40
   SUNDARAMOORTHY K, 2000, P INT C ARCH SUPP PR
   Teodorescu R., 2008, P INT S COMP ARCH
   FUTURISTIC INTEL CHI
NR 24
TC 0
Z9 0
U1 1
U2 7
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2010
VL 56
IS 10
BP 534
EP 542
DI 10.1016/j.sysarc.2010.09.003
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 684SW
UT WOS:000284570600005
DA 2024-07-18
ER

PT J
AU Mohanty, SP
AF Mohanty, Saraju P.
TI A secure digital camera architecture for integrated real-time digital
   rights management
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Application-specific architectures; very-large-scale integration (VLSI)
   architectures; Watermarking chip; Digital rights management (DRM);
   Copyright protection; Multimedia security; Digital watermarking;
   Encryption; Real-time DRM
ID IMAGE WATERMARKING; IMPLEMENTATIONS; PROTECTION; ATTACKS; SCHEME
AB This paper presents a novel concept of a secure digital camera (SDC) with a built-in watermarking and encryption facility. The motivation is to facilitate real-time digital rights management (DRM) by using the SDC right at the source end of multimedia content. The emerging field of DRM systems addresses the issues related to the intellectual-property rights of digital content. The use of digital watermarking along with encryption for effective DRM is proposed. In this context, a novel discrete cosine transform domain invisible-robust watermarking method that uses cryptography and watermarking methods simultaneously to provide a double-layer of protection to digital media is presented. The proposed method securely hides binary images in color image media and securely extracts and authenticates it by using a secret key. Experimental results prove that the proposed technique is resilient to stringent watermarking attacks. Hence, it is an effective method for providing protection of ownership rights. The corresponding application-specific architectures for invisible-robust watermarking and Rijndael advanced encryption standard (AES) towards the prototyping of the SDC are presented. The proposed architectures are modeled and synthesized for field programmable gate array (FPGA). The soft cores in the form of hardware description language resulting from this research can serve as intellectual-property core and can be integrated with any multimedia-producing electronic appliances which are built as embedded systems using system-on-a-chip (SoC) technology. (C) 2009 Elsevier B.V. All rights reserved.
C1 Univ N Texas, Dept Comp Sci & Engn, VLSI Design & CAD Lab VDCL, Denton, TX 76203 USA.
C3 University of North Texas System; University of North Texas Denton
RP Mohanty, SP (corresponding author), Univ N Texas, Dept Comp Sci & Engn, VLSI Design & CAD Lab VDCL, Denton, TX 76203 USA.
EM saraju.mohanty@unt.edu
OI Mohanty, Saraju/0000-0003-2959-6541
CR Adamo OB, 2006, IEEE INT SOC CONF, P141
   ALGREDOBADILLO I, 2006, P INT C COMP SCI ITS, P456
   [Anonymous], H 264 MPEG 4 VID COM
   [Anonymous], 2001, FEDERAL INFORM PROCE, V197
   Artyomov E, 2006, IEEE T CIRCUITS-I, V53, P2178, DOI 10.1109/TCSI.2006.883161
   Berghel H, 1997, COMMUN ACM, V40, P19, DOI 10.1145/265684.265687
   Blythe P., 2004, P DIG FOR RES C DFRW
   Chen J., 2002, Design of Digital Video Coding Systems a complete compressed domain approach
   Chitu C, 2002, 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, P507
   Cox IJ, 1997, IEEE T IMAGE PROCESS, V6, P1673, DOI 10.1109/83.650120
   Craver S, 1998, IEEE J SEL AREA COMM, V16, P573, DOI 10.1109/49.668979
   Emmanuel S, 2003, MULTIMEDIA SYST, V8, P444, DOI 10.1007/s00530-002-0066-z
   Fan YC, 2005, I SYMP CONSUM ELECTR, P399
   FRIEDMAN GL, 1993, IEEE T CONSUM ELECTR, V39, P905, DOI 10.1109/30.267415
   Garimella A, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P283, DOI 10.1109/ICVD.2003.1183151
   GUO H, 2003, ACM SPRINGER VERLAG, V9, P228
   Hernandez OJ, 2005, PROCEEDINGS OF THE IEEE SOUTHEASTCON 2004, P121, DOI 10.1109/SECON.2005.1423230
   JEONG YJ, 2008, P 2 INT C FUT GEN CO, P63
   Jeong YJ, 2008, THIRD 2008 INTERNATIONAL CONFERENCE ON CONVERGENCE AND HYBRID INFORMATION TECHNOLOGY, VOL 2, PROCEEDINGS, P450, DOI 10.1109/ICCIT.2008.321
   Jiang GY, 2002, 2002 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I AND II, P1580, DOI 10.1109/ICOSP.2002.1180099
   Kosaraju NM, 2005, I CONF VLSI DESIGN, P481
   Laue R, 2007, I C FIELD PROG LOGIC, P480, DOI 10.1109/FPL.2007.4380694
   Lei Tian, 2006, 2006 Digest of Technical Papers. International Conference on Consumer Electronics, P341, DOI 10.1109/ICCE.2006.1598450
   Lu ZM, 2005, IEEE T IMAGE PROCESS, V14, P822, DOI 10.1109/TIP.2005.847324
   Lukac R, 2006, ELECTRON LETT, V42, P627, DOI 10.1049/el:20060604
   Maes M, 2000, IEEE SIGNAL PROC MAG, V17, P47, DOI 10.1109/79.879338
   Mathai NJ, 2003, IEEE T SIGNAL PROCES, V51, P925, DOI 10.1109/TSP.2003.809382
   McLoone M, 2003, J VLSI SIG PROC SYST, V34, P261, DOI 10.1023/A:1023252403567
   Memon N, 1998, COMMUN ACM, V41, P34
   Mohanty S., 2007, IEEE WORKSHOP HIGH P, P1
   Mohanty SP, 2007, IEEE ICCE, P485
   Mohanty SP, 2006, IEEE T CIRCUITS-II, V53, P394, DOI 10.1109/TCSII.2006.870216
   Mohanty SP, 2009, COMPUT ELECTR ENG, V35, P231, DOI 10.1016/j.compeleceng.2008.06.007
   Mohanty SP, 2004, LECT NOTES COMPUT SC, V3356, P344
   Mohanty SP, 2005, IEEE T VLSI SYST, V13, P808, DOI 10.1109/TVLSI.2005.850095
   Mohanty SP, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P1063, DOI 10.1109/ICVD.2004.1261070
   Nelson GR, 2005, IEEE INT SYMP CIRC S, P5326, DOI 10.1109/ISCAS.2005.1465838
   Pai YT, 2006, IEICE T INF SYST, VE89D, P1507, DOI 10.1093/ietisy/e89-d.4.1507
   PAI YT, 2005, LECT NOTES COMPUTER, P1219
   PECHT OY, Patent No. 20070019090
   Petitjean G, 2002, IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOL I AND II, PROCEEDINGS, P597, DOI 10.1109/ICME.2002.1035852
   Rao NN, 2009, INT J COMPUT SCI NET, V9, P157
   Ravi S., 2004, ACM T EMBED COMPUT S, V3, P461, DOI [DOI 10.1145/1015047.1015049, 10.1145/1015047.1015049]
   SAXENA V, 2007, P 15 IEEE C SIGN PRO, P1
   Seo Y.H., 2003, P ISTWORKSHOP EMBEDD, P88
   SHEPPARD NP, 2001, P ACM MULT SEC WORKS, P3
   Sklavos N, 2002, IEEE T COMPUT, V51, P1454, DOI 10.1109/TC.2002.1146712
   STRYCKER LD, 2000, IEE P-VIS IMAGE SIGN, V147, P371, DOI DOI 10.1049/IPVIS:20000580
   Swanson MD, 1998, P IEEE, V86, P1064, DOI 10.1109/5.687830
   TRPANIER JL, 2002, P INT S CIRC SYST, P437
   Tsai T., 2001, P IEEE INT WORKSH IN
   Voloshynovskiy S, 2001, IEEE COMMUN MAG, V39, P118, DOI 10.1109/35.940053
   WESTE NHE, 2006, PRINCIPLES CMOS VLSI
   Wu YQ, 2001, PROCEEDINGS OF THE 6TH INTERNATIONAL SYMPOSIUM ON MOLTEN SALT CHEMISTRY AND TECHNOLOGY, P359, DOI 10.1109/CGI.2001.934699
NR 54
TC 37
Z9 47
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT-DEC
PY 2009
VL 55
IS 10-12
BP 468
EP 480
DI 10.1016/j.sysarc.2009.09.005
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 537ZT
UT WOS:000273154000005
DA 2024-07-18
ER

PT J
AU Hildebrandt, D
   Hasselbring, W
AF Hildebrandt, Dieter
   Hasselbring, Wilhelm
TI Simulation-based development of Peer-to-Peer systems with the RealPeer
   methodology and framework
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 15th Euromicro International Conference on Parallel, Distributed and
   Network-Based Processing
CY FEB 07-09, 2007
CL Naples, ITALY
SP ICAR, Facolta Sci Mat Fis Nat, AMD, STMicroelectronics
DE Peer-to-Peer system; modelling; simulation; software development
AB In the process of developing Peer-to-Peer (P2P) systems, simulation has proved to be an essential tool for the evaluation of existing and conceived P2P systems. So far, in practice, there has been a clear separation between a simulation model of a P2P system and a real P2P system that operates on a real physical network. This separation hinders the transition of models to real systems and the evaluation of already deployed systems by means of simulation.
   To bridge this gap, we put forward the idea of simulation-based development of P2P systems. In this approach, an initial simulation model of a P2P system is iteratively transformed into the intended real P2P system. As a concretion of this approach, we propose a methodology and a framework for the simulation-based development of P2P systems. The presented framework effectively supports a developer in modelling, simulating and ultimately developing P2P systems. We demonstrate the validity of our approach and the framework by constructing an example P2P application. This application is simulated in a series of experiments as well as deployed in a large-scale internet-based P2P system. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Hildebrandt, Dieter] OFFIS Inst Informat Technol, D-26121 Oldenburg, Germany.
   [Hasselbring, Wilhelm] Carl von Ossietzky Univ Oldenburg, Software Engn Grp, D-26111 Oldenburg, Germany.
C3 Carl von Ossietzky Universitat Oldenburg
RP Hildebrandt, D (corresponding author), OFFIS Inst Informat Technol, Escherweg 2, D-26121 Oldenburg, Germany.
EM dieter.hildebrandt@offis.de; hasselbring@informatik.uni-oldenburg.de
RI Hasselbring, Wilhelm/G-4794-2011
OI Hasselbring, Wilhelm/0000-0001-6625-4335
CR ABERER K, 2005, 5 IEEE INT C P2P COM
   [Anonymous], OMG MOD DRIV ARCH
   [Anonymous], 2000, Simulation Modeling and Analysis
   [Anonymous], P SIGCOMM 01, DOI DOI 10.1145/383059.383071
   Banks J, 1998, HANDBOOK OF SIMULATION, P3
   Baumgart I, 2007, 2007 IEEE GLOBAL INTERNET SYMPOSIUM, P79, DOI 10.1109/GI.2007.4301435
   BISCHOFS L, 2005, LNCS, V3664
   BISCHOFS L, J SYSTEMS SOFTWARE, V79
   Dabek F., 2003, P 2 INT WORKSH PEER
   DARLAGIANNIS V, 2004, P INT C MOD SIM VIS
   Fowler M., 2002, Patterns of Enterprise Application Architecture
   Fujimoto R.M., 2000, PARALLEL DISTRIBUTIO
   HE Q, 2003, MASCOTS 2003
   HILDEBRANDT D, 2006, THESIS U OLDENBURG
   HILDEBRANDT D, 2007, REALPEER FRAMEWORK
   HONG T, 2001, PEER PEER HARNESSING
   JONES MB, 2004, MSRTR200454 MICR COR
   KURMANOWYTSCH R, 2004, THESIS TU WIEN
   *LIMEWIRE, 2007, OP SOURC P2P FIL SHA
   Lin S, 2005, MASCOTS 2005:13th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, P415, DOI 10.1109/MASCOTS.2005.63
   MELVILLE L, 2003, IST200132708 LANC U
   Milojicic Dejan S., 2002, Technical Report
   MONTRESOR A, 2004, D11 U BOL
   RILEY G, 2002, P 1 INT C GRAND CHAL
   RODRIGUEZ A, 2004, P 1 USENIX S NETW SY
   Sommerville I., 2004, Software Engineering
   Urbán P, 2002, J INF SCI ENG, V18, P981
   van Gurp J, 2001, SOFTWARE PRACT EXPER, V31, P277, DOI 10.1002/spe.366
   2007, ANNOTATED GNUTELLA P
NR 29
TC 3
Z9 3
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2008
VL 54
IS 9
BP 849
EP 860
DI 10.1016/j.sysarc.2008.01.010
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 347GO
UT WOS:000259128800003
DA 2024-07-18
ER

PT J
AU Robles-Gómez, A
   Bermúdez, A
   Casado, R
   Quiles, FJ
   Skeie, T
   Duato, J
AF Robles-Gomez, Antonio
   Bermudez, Aurelio
   Casado, Rafael
   Quiles, Francisco J.
   Skeie, Tor
   Duato, Jose
TI Proposal for managing ASI fabrics
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE advanced switching interconnect; high-performance systems; network
   management; routing protocols; fault tolerance
AB Recent years, computer performance has been significantly increased. As a consequence, data I/O systems have become bottlenecks within systems. To alleviate this problem, Advanced Switching was recently proposed as a new standard for future interconnects. The Advanced Switching specification establishes a fabric management infrastructure, which is in charge of updating the set of fabric paths each time a topological change takes place. The use of source routing and passive switches makes unfeasible the adaptation to this new technology of many existing proposals to handle topological changes in switched interconnection networks. This paper presents a fabric management mechanism for Advanced Switching, but also suitable for other source routing interconnects. Furthermore, the work presents a detailed performance evaluation for this proposal. This evaluation allows us to identify the main drawbacks of the mechanism and to define future improvements. (c) 2007 Elsevier B.V. All rights reserved.
C1 [Robles-Gomez, Antonio; Bermudez, Aurelio; Casado, Rafael; Quiles, Francisco J.] Univ Castilla La Mancha, Inst Invest Informat Albacete, Albacete 02071, Spain.
   [Skeie, Tor; Duato, Jose] Simula Res Lab, N-1325 Lysaker, Norway.
   [Duato, Jose] Univ Politecn Valencia, Dept Comp Engn, E-46071 Valencia, Spain.
C3 Universidad de Castilla-La Mancha; Universitat Politecnica de Valencia
RP Robles-Gómez, A (corresponding author), Univ Castilla La Mancha, Inst Invest Informat Albacete, Albacete 02071, Spain.
EM arobles@dsi.uclm.es; abermu@dsi.uclm.es; rcasado@dsi.uclm.es;
   paco@dsi.uclm.es; tskeie@simula.no; jduato@gap.upv.es
RI Quiles, Francisco J./ABE-3887-2021; Bermudez, Aurelio/K-7338-2014;
   Casado Gonzalez, Rafael/R-1215-2017; Robles-Gomez, Antonio/D-5589-2015
OI Quiles, Francisco J./0000-0002-8966-6225; Bermudez,
   Aurelio/0000-0002-3313-4078; Duato, Jose/0000-0002-7785-0607; Casado
   Gonzalez, Rafael/0000-0002-5170-5743; Robles-Gomez,
   Antonio/0000-0002-5181-0199
FU Spanish MEC; European Comission FEDER [Consolider Ingenio-2010
   CSD2006-00046, TIN2006-15516-CO4-02]; JCCM [PBC05007-1]; UCLM
   [TC20070061]; FPI [Spanish MEC TIC2003-08154-CO6-02]
FX This work has been jointly supported by the Spanish MEC and European
   Comission FEDER funds under grants Consolider Ingenio-2010 CSD2006-00046
   and TIN2006-15516-CO4-02; by JCCM under grant PBC05007-1; by UCLM under
   grant TC20070061. It has also been supported by a FPI grant under the
   Spanish MEC TIC2003-08154-CO6-02.
CR *ADV SWITCH INT SP, 2003, ADV SWITCH COR ARCH
   AVRESKY D, 2005, IEEE T COMPUT, V54, P5
   BERMUDEZ A, 2007, IEEE T PARALLEL DIST, V18
   BERMUDEZ A, 2006, IEEE T PARALLEL DIST, V17
   CASADO R, 2001, IEEE T PARALLEL DIST, V12
   Duato J., 2003, Interconnection networks
   *INFINIBAND TRAD A, 2003, INFINIBRAND ARCH SPE
   Lin XY, 2004, P 18 INT PAR DISTR P
   LYSNE O, 2004, P INT C HIGH PERF CO
   LYSNE O, 2000, P INT C PAR PROC AUG
   LYSNE O, 2006, IEEE T PARALLEL DIST, V17
   MAYHEW D, 2003, P 11 S HIGH PERF INT
   *PCI SIG, 2003, PCI EXPR BAS SPEC RE
   Pinkston TimothyMark., 2003, IEEE Trans. Parallel and Distributed Systems, V14
   ROBLESGOMEZ A, 2007, P IEEE S COMP COMM
   ROBLESGOMEZ A, 2006, P EUROPAR 2006 C
   ROBLESGOMEZ A, 2007, P WORKSH COMM ARCH C
   ROOHOLAMINI M, 2004, ADV SWITCHING NEW TA
   ROOHOLAMINI M, 2005, FABRIC DISCOVERY ASI
   SCHROEDER MD, 1991, IEEE J SEL AREA COMM, V8, P5
   SOLHEIM AG, 2006, IEEE COMMUNICATIONS, V44
NR 21
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2008
VL 54
IS 7
BP 664
EP 678
DI 10.1016/j.sysarc.2007.12.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 347SE
UT WOS:000259160500004
DA 2024-07-18
ER

PT J
AU Thomsen, MK
   Glück, R
AF Thomsen, Michael Kirkedal
   Gluck, Robert
TI Optimized reversible binary-coded decimal adders
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE reversible logic circuit; full-adder; half-adder; parallel adder;
   binary-coded decimal; application of reversible logic synthesis
ID LOGIC
AB Babu and Chowdhury [H.M.H. Babu, A.R. Chowdhury, Design of a compact reversible binary coded decimal adder circuit, Journal of Systems Architecture 52 (5) (2006) 272-282] recently proposed, in this journal, a reversible adder for binary-coded decimals. This paper corrects and optimizes their design. The optimized 1-decimal BCD full-adder, a 13 x 13 reversible logic circuit, is faster, and has lower circuit cost and less garbage bits. It can be used to build a fast reversible m-decimal BCD full-adder that has a delay of only m + 17 low-power reversible CMOS gates. For a 32-decimal (128-bit) BCD addition, the circuit delay of 49 gates is significantly lower than is the number of bits used for the BCD representation. A complete set of reversible half- and full-adders for n-bit binary numbers and m-decimal BCD numbers is presented. The results show that special-purpose design pays off in reversible logic design by drastically reducing the number of garbage bits. Specialized designs benefit from support by reversible logic synthesis. All circuit components required for optimizing the original design could also be synthesized successfully by an implementation of an existing synthesis algorithm. (c) 2007 Elsevier B.V. All rights reserved.
C1 [Thomsen, Michael Kirkedal; Gluck, Robert] Univ Copenhagen, Dept Comp Sci, DIKU, DK-2100 Copenhagen, Denmark.
C3 University of Copenhagen
RP Thomsen, MK (corresponding author), Univ Copenhagen, Dept Comp Sci, DIKU, DK-2100 Copenhagen, Denmark.
EM michael@kirkedal.dk; glueck@acm.org
RI Gluck, Robert/N-3127-2016
OI Gluck, Robert/0000-0001-6990-3935
CR [Anonymous], P 2 C COMP FRONT
   [Anonymous], 2008, Am. J. Appl. Sci., DOI DOI 10.3844/AJASSP.2008.282.288
   Babu HMH, 2006, J SYST ARCHITECT, V52, P272, DOI 10.1016/j.sysarc.2005.05.005
   De Vos A, 1999, PROG QUANT ELECTRON, V23, P1, DOI 10.1016/S0079-6727(99)00002-6
   FEYNMAN RP, 1985, OPT NEWS, V11, P11, DOI [DOI 10.1364/ON.11.2.000011, 10.1364/ON.11.2.000011]
   FREDKIN E, 1982, INT J THEOR PHYS, V21, P219, DOI 10.1007/BF01857727
   KHAN MHA, 2002, INT C COMP INF TECHN, P519
   LANDAUER R, 1961, IBM J RES DEV, V5, P183, DOI 10.1147/rd.53.0183
   Maslov D, 2007, IET COMPUT DIGIT TEC, V1, P98, DOI 10.1049/iet-cdt:20060070
   Maslov D, 2005, IEEE T VLSI SYST, V13, P765, DOI 10.1109/TVLSI.2005.844284
   Maslov D, 2004, IEEE T COMPUT AID D, V23, P1497, DOI 10.1109/TCAD.2004.836735
   PERES A, 1985, PHYS REV A, V32, P3266, DOI 10.1103/PhysRevA.32.3266
   Richards R.K., 1955, ARITHMETIC OPERATION
   Shende VV, 2003, IEEE T COMPUT AID D, V22, P710, DOI 10.1109/TCAD.2003.811448
   Thaphyal H, 2007, IEEE INT SYMP CIRC S, P1085, DOI 10.1109/ISCAS.2007.378198
   Thapliyal H., 2006, P 19 INT C VLSI DES, P387
   Thapliyal H, 2006, LECT NOTES COMPUT SC, V4186, P466
   Toffoli T., 1980, Automata, Languages and Programming, Seventh Colloquium, P632
   Van Rentergem Y., 2005, INT J UNCONV COMPUT, V1, P339
   P REED MULL 2007 WOR
   P 8 WORKSH QUANT INF
NR 21
TC 29
Z9 29
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2008
VL 54
IS 7
BP 697
EP 706
DI 10.1016/j.sysarc.2007.12.006
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 347SE
UT WOS:000259160500006
DA 2024-07-18
ER

PT J
AU Reuther, B
   Henrici, D
AF Reuther, Bernd
   Henrici, Dirk
TI A model for service-oriented communication systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 32nd EUROMICRO Conference on Software Engineering and Advanced
   Applications
CY AUG 29-SEP 01, 2006
CL Cavtat, CROATIA
SP Univ Zagreb, Fac Elect Engn & Comp, Univ Linz, Johannes Kepler, Malardalen Univ
DE service-oriented communications; internet architecture; protocols;
   service brokering
ID MIDDLEWARE
AB Using innovative protocols at the transport or network layer is difficult today. Even if such protocols become available, most applications are not able to utilize them because usage of TCP/IP is hard coded into the application. Service-oriented communication systems (SOCS) aim to decouple applications from lower level protocols. Therefore, a service-oriented interface between applications and the transport layer is introduced. A broker mediates transport service requests to appropriate configurations of transport service providers. A flexible and protocol independent specification schema for defining service requirements and offers is regarded as a key element for such an interface. The specification schema enables short and simple descriptions as well as detailed and sophisticated descriptions and can thus scale with information available about service providers, network status, as well as application and user requirements. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Reuther, Bernd; Henrici, Dirk] Univ Kaiserslautern, Dept Comp Sci, D-67663 Kaiserslautern, Germany.
C3 University of Kaiserslautern
RP Reuther, B (corresponding author), Univ Kaiserslautern, Dept Comp Sci, Paul Ehrlich Str, D-67663 Kaiserslautern, Germany.
EM reuther@informatik.uni-kl.de; henrici@informatik.uni-kl.de
OI Henrici, Dirk/0000-0002-5711-2965
CR [Anonymous], P RFC 3168 SEPT 2001
   [Anonymous], 1984, 74981 ISOIEC
   Banavar G, 1999, LECT NOTES COMPUT SC, V1693, P1
   CAPRA L, 2001, LNCS, V2192, P126, DOI DOI 10.1007/3-540-45429-2_
   CLARK DD, 1990, COMPUT COMMUN REV, V20, P200, DOI DOI 10.1145/99517.99553>
   Erl T, 2005, SERVICE ORIENTED ARC
   FITZPATRICK T, 2001, LNCS, V2158, P111
   HENRICI D, 2002, THESIS U KAISERSLAUT
   HENRICI D, 2004, 8 WORLD MULT SYST CY
   Klyne G, 2004, Resource description framework (RDF): Concepts and abstract syntax
   Kon F, 2002, COMMUN ACM, V45, P33, DOI 10.1145/508448.508470
   MACKENZIE CM, OASIS REFERENCE MODE
   Object Management Group, 2000, The Common Object Request Broker: Architecture and Specification
   OMALLEY SW, 1992, ACM T COMPUT SYST, V10, P110, DOI 10.1145/128899.128901
   Plagemann T., 1993, Proceedings 1993 International Conference on Network Protocols, P106, DOI 10.1109/ICNP.1993.340927
   REUTHER B, 2004, DANCE DYNAMIC APPL O
   REUTHER B, 2002, IEEE VISUALIZATION
   Richard Stevens W., 1998, UNIX NETWORK PROGRAM, V1
   ROSE M, 2001, 3080 IETF RFC
   SCHULZRINNE H, 2003, 3550 IETF
   Schumpeter J. A., 1934, THEORY EC DEV INQUIR
   STRAYER T, 1998, XPRESS TRANSPORT PRO
   World Wide Web Consortium, 2004, WEB SERV GLOSS
   ZITTERBART M, 1993, IEEE J SEL AREA COMM, V11, P507, DOI 10.1109/49.221198
NR 24
TC 13
Z9 13
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2008
VL 54
IS 6
BP 594
EP 606
DI 10.1016/j.sysarc.2007.12.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 320FS
UT WOS:000257219700005
DA 2024-07-18
ER

PT J
AU Li, KQ
AF Li, Keqin
TI Optimal load distribution in nondedicated heterogeneous cluster and grid
   computing environments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE cluster computing; dedicated task; generic task; grid computing; load
   distribution; nondedicated environment; response time
ID SYSTEMS; PROBABILITY; NETWORK; TIME
AB We consider optimal load distribution in a nondedicated cluster or grid computing system with heterogeneous servers processing both generic and dedicated applications. The goal of load balancing is to find an optimal load distribution strategy for generic tasks on heterogeneous servers preloaded by different amount of dedicated tasks such that the overall average response time of generic applications is minimized. The optimization problem is solved for three different queueing disciplines, namely, dedicated applications without priorities, prioritized dedicated applications without preemption, and prioritized dedicated applications with preemption. For each case, we derive equations that permit us to find optimal load distribution of generic tasks such that their average response time is minimized. (C) 2007 Elsevier B.V. All rights reserved.
C1 SUNY Albany, Dept Comp Sci, New Paltz, NY 12561 USA.
C3 State University of New York (SUNY) System; State University of New York
   (SUNY) Albany
RP Li, KQ (corresponding author), SUNY Albany, Dept Comp Sci, New Paltz, NY 12561 USA.
EM lik@newpaltz.edu
OI Li, Keqin/0000-0001-5224-4048
CR Allen A. O., 1990, PROBABILITY STAT QUE
   [Anonymous], 1976, QUEUEING SYSTEMS COM
   BONOMI F, 1990, IEEE T COMPUT, V39, P1232, DOI 10.1109/12.59854
   Burden R.L., 1981, NUMERICAL ANAL, V3rd
   Buyya R, 1999, High Performance Cluster Computing: Architectures and Systems, V1
   FOSTER I, 2004, GRIB BLUEPRINT NEW C
   He LG, 2006, IEEE T PARALL DISTR, V17, P99, DOI 10.1109/TPDS.2006.18
   Kameda H, 1997, OPTIMAL LOAD BALANCI, DOI DOI 10.1007/978-1-4471-0969-3
   Li K., 1998, INT J COMPUTERS APPL, V20, P32
   Li KQ, 2002, MATH COMPUT MODEL, V36, P1075, DOI 10.1016/S0895-7177(02)00258-3
   Li KQ, 1998, COMPUT J, V41, P223, DOI 10.1093/comjnl/41.4.223
   ROMMEL CG, 1991, IEEE T SOFTWARE ENG, V17, P922, DOI 10.1109/32.92912
   ROSS KW, 1991, J ACM, V38, P676, DOI 10.1145/116825.116847
   Shirazi B.A., 1995, Scheduling and Load Balancing in Parallel and Distributed Systems
   Tang XY, 2000, PROC INT CONF PARAL, P373, DOI 10.1109/ICPP.2000.876153
   TANTAWI AN, 1985, J ACM, V32, P445, DOI 10.1145/3149.3156
   [No title captured]
NR 17
TC 36
Z9 38
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 111
EP 123
DI 10.1016/j.sysarc.2007.04.003
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400009
DA 2024-07-18
ER

PT J
AU Mamagkakis, S
   Bartzas, A
   Pouiklis, G
   Atienza, D
   Catthoor, F
   Soudris, D
   Thanailakis, A
AF Mamagkakis, Stylianos
   Bartzas, Alexandros
   Pouiklis, Georgios
   Atienza, David
   Catthoor, Francky
   Soudris, Dimitrios
   Thanailakis, Antonios
TI Systematic methodology for exploration of performance Energy trade-offs
   in network applications using Dynamic Data Type refinement
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE dynamic data type refinement; embedded systems; low-energy consumption
AB Modern network applications require high performance and consume a lot of energy. Their inherent dynamic nature makes the dynamic memory subsystem a critical contributing factor to the overall energy consumption and to the execution time performance. This paper presents a novel, systematic methodology for generating performance-energy trade-offs by implementing optimal Dynamic Data Types, finely tuned and refined for network applications. Our systematic methodology is supported by a new, fully automated tool. We assess the effectiveness of the proposed approach in four representative, real-life case studies and provide significant energy savings and performance improvements compared to the original implementations. (c) 2007 Elsevier B.V. All rights reserved.
C1 Democritus Univ Thrace, VLSI Design & Testing Ctr, GR-67100 Xanthi, Greece.
   Univ Complutense Madrid, DACYA, E-28040 Madrid, Spain.
   Ecole Polytech Fed Lausanne, LSI, CH-1015 Lausanne, Switzerland.
   IMEC vzw, B-3001 Heverlee, Belgium.
   Katholieke Univ Leuven, Louvain, Belgium.
C3 Democritus University of Thrace; Complutense University of Madrid; Swiss
   Federal Institutes of Technology Domain; Ecole Polytechnique Federale de
   Lausanne; IMEC; KU Leuven
RP Mamagkakis, S (corresponding author), Democritus Univ Thrace, VLSI Design & Testing Ctr, GR-67100 Xanthi, Greece.
EM smamagka@ee.duth.gr; ampartza@ee.duth.gr; gpouikli@ee.duth.gr;
   datienza@dacya.ucm.es; catthoor@imec.be; dsoudris@ee.duth.gr;
   thanail@ee.duth.gr
RI Soudris, Dimitrios/O-8843-2019; Soudris, Dimitrios/I-5252-2014; Alonso,
   David Atienza/F-3964-2011
OI Soudris, Dimitrios/0000-0002-6930-6847; Alonso, David
   Atienza/0000-0001-9536-4947
CR ALFRED V, 1983, DATA STRUCTURES ALGO
   ATIENZA D, 2003, DCIS 03
   Azar Y, 2005, ALGORITHMICA, V43, P81, DOI 10.1007/s00453-005-1159-9
   BARAT F, 2003, P 13 INT WORKSH FIEL
   Benini L, 2000, ACM T DES AUTOMAT EL, V5, P115, DOI 10.1145/335043.335044
   Benini L, 2000, IEEE DES TEST COMPUT, V17, P74, DOI 10.1109/54.844336
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   CATTHOOR F, 2000, UNIFIED META FLOW SU
   DASILVA JL, 1998, DAC 98, P76
   DASILVA JL, 2000, CODES 00, P147
   DOMINGUEZ A, 2002, HEAP DATA ALLOCATION
   *FREEBSD, 2003, FREEBSD OP SYST
   Givargis T, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P25, DOI 10.1109/ICCAD.2001.968593
   Green PA, 1997, SYM REL DIST SYST, P118, DOI 10.1109/RELDIS.1997.632806
   HERLIHY M, 2003, P ANN ACM S PRINC DI
   Kandemir M, 1999, IEEE T COMPUT, V48, P159, DOI 10.1109/12.752657
   Kotz D., 2002, 8 INT C MOBILE COMPU, P107
   Leeman M, 2003, SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, P369, DOI 10.1109/SIPS.2003.1235698
   Leeman M, 2003, IEEE COMP SOC ANN, P222, DOI 10.1109/ISVLSI.2003.1183476
   MAMAGKAKIS S, 2004, P WWIC, P26
   Memik G, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P39, DOI 10.1109/ICCAD.2001.968595
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   PAPANIKOLAOU A, 2003, SLIP 03, P125
   PLAUGER PJ, 1998, STANDARD TEMPLATE LI
   Shreedhar M, 1996, IEEE ACM T NETWORK, V4, P375, DOI 10.1109/90.502236
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   STEVEN S, 1997, ADV COMPLIER DESIGN
   Wood D., 1993, DATA STRUCTURES ALGO
   WUYTACK S, 2002, READINGS HARDWARE SO, P465
   WUYTACK S, 1995, ISLPED 95, P51
   YKMANCOUVREUR C, 1999, ISSS 99, P85
NR 31
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2007
VL 53
IS 7
BP 417
EP 436
DI 10.1016/j.sysarc.2006.12.001
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 184NY
UT WOS:000247649900007
OA Green Published
DA 2024-07-18
ER

PT J
AU Purnaprajna, M
   Reformat, M
   Pedrycz, W
AF Purnaprajna, Madhura
   Reformat, Marek
   Pedrycz, Witold
TI Genetic algorithms for hardware-software partitioning and optimal
   resource allocation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE hardware-software partitioning; genetic algorithms; reconfiguration
AB A scheme for time and power efficient embedded system design, using hardware and software components, is presented. Our objective is to reduce the execution time and the power consumed by the system, leading to the simultaneous multiobjective minimization of time and power. The goal of suitably partitioning the system into hardware and software components is achieved using Genetic Algorithms (GA). Multiple tests were conducted to confirm the consistency of the results obtained and the versatile nature of the objective functions. An enhanced resource constrained scheduling algorithm is used to determine the system performance. To emulate the characteristics of practical systems, the influence of inter-processor communication is examined. The suitability of introducing a reconfigurable hardware resource over pre-configured hardware is explored for the same objectives. The distinct difference in the task to resource mapping with the variation in design objective is studied. Further, the procedure to allocate optimal number of resources based on the design objective is proposed. The implementation is constrained for power and time individually, with GA being used to arrive at the resource count to suit the objective. The results obtained are compared by varying the time and power constraints. The test environment is developed using randomly generated task graphs. Exhaustive sets of tests are performed on the set design objectives to validate the proposed solution. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 2V4, Canada.
C3 University of Alberta
RP Purnaprajna, M (corresponding author), Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 2V4, Canada.
EM madhura@ece.ualberta.ca
OI Reformat, Marek Z./0000-0003-4783-0717
CR Braun TD, 2001, J PARALLEL DISTR COM, V61, P810, DOI 10.1006/jpdc.2000.1714
   CHANDRAKASAN AP, 1994, PROCEEDINGS OF THE IEEE 1994 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P259, DOI 10.1109/CICC.1994.379723
   Crescenzi P., A Compendium of NP Optimization Problems
   Dick RP, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P522, DOI 10.1109/ICCAD.1997.643589
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   GEN M, 2000, GENETIC ALGORITHMS S
   Goldberg David E, 1989, GENETIC ALGORITHMS S
   Grewal G. W., 2001, International Journal of Computational Intelligence and Applications, V1, P91, DOI 10.1142/S1469026801000044
   Harkin J, 2001, MICROPROCESS MICROSY, V25, P263, DOI 10.1016/S0141-9331(01)00119-3
   Henkel J., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P122, DOI 10.1109/DAC.1999.781296
   Lim D., 2002, Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations
   López-Vallejo M, 2003, ACM T DES AUTOMAT EL, V8, P269, DOI 10.1145/785411.785412
   Mandal CA, 1998, VLSI DES, V7, P337, DOI 10.1155/1998/52807
   MEI B, 11 PRORISC WORKSH CI
   Noguera J, 2002, IEEE T VLSI SYST, V10, P399, DOI 10.1109/TVLSI.2002.801575
   Palesi M, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P67, DOI 10.1109/CODES.2002.1003603
   Rakhmatov DN, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P145, DOI 10.1109/CODES.2002.1003616
   Srinivasan V, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P28, DOI 10.1109/DATE.1998.655833
   Stitt G, 2003, DES AUT CON, P250
   Wiangtong T, 2002, DES AUTOM EMBED SYST, V6, P425, DOI 10.1023/A:1016567828852
   Wolf W, 2003, COMPUTER, V36, P38, DOI 10.1109/MC.2003.1193227
NR 21
TC 29
Z9 33
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2007
VL 53
IS 7
BP 339
EP 354
DI 10.1016/j.sysarc.2006.10.012
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 184NY
UT WOS:000247649900001
DA 2024-07-18
ER

PT J
AU Yang, MC
   Tan, JJM
   Hsu, LH
AF Yang, Ming-Chien
   Tan, Jimmy J. M.
   Hsu, Lih-Hsing
TI Highly fault-tolerant cycle embeddings of hypercubes
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE cycle embedding; hypercube; bipancyclic; conditional; fault tolerance
ID ARRANGEMENT GRAPHS; MOBIUS CUBES; STAR GRAPH; CONNECTIVITY;
   PANCYCLICITY; SYSTEMS
AB The hypercube Q(n) is one of the most popular networks. In this paper, we first prove that the n-dimensional hypercube is 2n - 5 conditional fault-bipancyclic. That is, an injured hypercube with up to 2n - 5 faulty links has a cycle of length l for every even 4 <= 1 <= 2(n) when each node of the hypercube is incident with at least two healthy links. In addition, if a certain node is incident with less than two healthy links, we show that an injured hypercube contains cycles of all even lengths except hamiltonian cycles with up to 2n - 3 faulty links. Furthermore, the above two results are optimal. In conclusion, we find cycles of all possible lengths in injured hypercubes with up to 2n - 5 faulty links under all possible fault distributions. (C) 2006 Elsevier B.V. All rights reserved.
C1 Natl Chiao Tung Univ, Dept Comp & Informat Sci, Hsinchu 30050, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Tan, JJM (corresponding author), Natl Chiao Tung Univ, Dept Comp & Informat Sci, 1001 Ta Hsueh Rd 300, Hsinchu 30050, Taiwan.
EM jmtan@cis.nctu.edu.tw
CR [Anonymous], SIAM J DISCRETE MATH
   Araki T, 2002, INFORM PROCESS LETT, V81, P187, DOI 10.1016/S0020-0190(01)00226-5
   Chen GH, 2000, NETWORKS, V35, P56, DOI 10.1002/(SICI)1097-0037(200001)35:1<56::AID-NET5>3.0.CO;2-D
   DAY K, 1993, IEEE T COMPUT, V42, P1002, DOI 10.1109/12.238494
   Fan JX, 2002, INFORM PROCESS LETT, V82, P113, DOI 10.1016/S0020-0190(01)00256-3
   Germa A, 1998, DISCRETE APPL MATH, V83, P135, DOI 10.1016/S0166-218X(98)80001-2
   Hsieh SY, 2004, PARALLEL COMPUT, V30, P407, DOI 10.1016/j.parco.2003.12.003
   Hsu HC, 2004, IEEE T COMPUT, V53, P39, DOI 10.1109/TC.2004.1255789
   Huang CH, 1999, INFORM PROCESS LETT, V72, P213, DOI 10.1016/S0020-0190(99)00139-8
   KANEVSKY A, 1995, PARALLEL COMPUT, V21, P923, DOI 10.1016/0167-8191(94)00096-S
   LATIFI S, 1994, IEEE T COMPUT, V43, P218, DOI 10.1109/12.262126
   Li TK, 2003, INFORM PROCESS LETT, V87, P107, DOI 10.1016/S0020-0190(03)00258-8
   Rouskov Y, 1996, J PARALLEL DISTR COM, V33, P91, DOI 10.1006/jpdc.1996.0028
   SAAD Y, 1988, IEEE T COMPUT, V37, P867, DOI 10.1109/12.2234
   Tel G., 1991, Cambridge International Series On Parallel Computation, V1
   Tsai CH, 2002, INFORM PROCESS LETT, V83, P301, DOI 10.1016/S0020-0190(02)00214-4
   Tseng YC, 1997, IEEE T PARALL DISTR, V8, P1185, DOI 10.1109/71.640010
   Yang MC, 2003, INFORM PROCESS LETT, V88, P149, DOI 10.1016/j.ipl.2003.08.007
NR 18
TC 16
Z9 16
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2007
VL 53
IS 4
BP 227
EP 232
DI 10.1016/j.sysarc.2006.10.008
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 152AA
UT WOS:000245331200005
DA 2024-07-18
ER

PT J
AU Ronan, R
   ó hÉigeartaigh, C
   Murphy, C
   Scott, M
   Kerins, T
AF Ronan, Robert
   o hEigeartaigh, Colm
   Murphy, Colin
   Scott, Michael
   Kerins, Tim
TI Hardware acceleration of the Tate pairing on a genus 2 hyperelliptic
   curve
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Tate pairing; eta(T) method; genus 2 hyperelliptic curve; hardware
   acceleration; FPGA
ID IMPLEMENTATION
AB Many novel and interesting cryptographic protocols have recently been designed with bilinear pairings comprising their main calculation. The eta(T) method for pairing calculation is an efficient computation technique based on a generalisation and optimisation of the Duursma-Lee algorithm for calculating the Tate pairing. The pairing can be computed very efficiently on hyperelliptic curves of genus 2. In this paper it is demonstrated that the eta(T) method is ideally suited for hardware implementation since much of the more intensive arithmetic can be performed in parallel in hardware. A Tate pairing processor is presented and the architectures required for such a system are discussed. The processor returns a fast pairing computation when compared to the best results in the literature to date. Results are provided when the processor is implemented on an FPGA over the base field F-2103. (c) 2006 Elsevier B.V. All rights reserved.
C1 Natl Univ Ireland Univ Coll Cork, Dept Elect & Elect Engn, Cork, Ireland.
   Dublin City Univ, Sch Comp, Dublin 9, Ireland.
C3 University College Cork; Dublin City University
RP Ronan, R (corresponding author), Natl Univ Ireland Univ Coll Cork, Dept Elect & Elect Engn, Cork, Ireland.
EM robertr@rennes.ucc.ie; cmurphy@rennes.ucc.ie
OI Scott, Michael/0009-0009-9267-6211
CR Afanasyev V. B., 1991, 5 JOINT SOV SWED INT, P9
   [Anonymous], UNPUB SHORT PROGRAMS
   [Anonymous], EFFICIENT PAIRING CO
   [Anonymous], 2004, CRYPTOLOGY EPRINT AR
   Barreto PSLM, 2002, LECT NOTES COMPUT SC, V2442, P354
   BERTONI G, 2006, INFORM TECHNOLOGY NE, P186
   Blake I., 2005, ADV ELLIPTIC CURVE C
   BRUNNER H, 1993, IEEE T COMPUT, V42, P1010, DOI 10.1109/12.238496
   CANTOR DG, 1987, MATH COMPUT, V48, P95, DOI 10.1090/S0025-5718-1987-0866101-0
   Duursma I, 2003, LECT NOTES COMPUT SC, V2894, P111
   FREY G, 1994, MATH COMPUT, V62, P865, DOI 10.2307/2153546
   Galbraith SD, 2002, LECT NOTES COMPUT SC, V2369, P324
   Grabher P, 2005, LECT NOTES COMPUT SC, V3659, P398
   Karatsuba A., 1963, Soviet physics doklady, V7, P595
   Keller M, 2006, LECT NOTES COMPUT SC, V3985, P358
   Kerins T, 2005, LECT NOTES COMPUT SC, V3659, P412
   Lim CH, 2000, LECT NOTES COMPUT SC, V1751, P405
   Menezes A.J., 1993, ELLIPTIC CURVE PUBLI
   MENEZES AJ, 1993, IEEE T INFORM THEORY, V39, P1639, DOI 10.1109/18.259647
   Orlando G, 2001, LECT NOTES COMPUT SC, V1965, P41
   RONAN R, 2006, INFORM TECHNOLOGY NE, P192
   SONG L, 1997, J VLSI SIGNAL PROC, V2, P1
   Verheul ER, 2001, LECT NOTES COMPUT SC, V2045, P195
NR 23
TC 7
Z9 7
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB-MAR
PY 2007
VL 53
IS 2-3
BP 85
EP 98
DI 10.1016/j.sysarc.2006.09.003
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 140MB
UT WOS:000244508200003
DA 2024-07-18
ER

PT J
AU Colombo, A
   Damiani, E
   Gianini, G
AF Colombo, Alberto
   Damiani, Ernesto
   Gianini, Gabriele
TI Discovering the software process by means of stochastic workflow
   analysis
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ACM Workshop on Quantitative Techniques for Software Process
CY OCT 31-NOV 05, 2004
CL Newport Beach, CA
SP ACM
DE software process; workflow management; stochastic dynamics; Markov
   chains; machine learning; Bayesian methods; time-sequence analysis;
   similarity measures
ID MODELS
AB A fundamental feature of the software process consists in its own stochastic nature. A convenient approach for extracting the stochastic dynamics of a process from log data is that of modelling the process as a Markov model: in this way the discovery of the short/medium range dynamics of the process is cast in terms of the learning of Markov models of different orders, i.e. in terms of learning the corresponding transition matrices. In this paper we show that the use of a full Bayesian approach in the learning process helps providing robustness against statistical noise and over-fitting, as the size of a transition matrix grows exponentially with the order of the model. We give a specific model-model similarity definition and the corresponding calculation procedure to be used in model-to-sequence or sequence-to-sequence conformance assessment, this similarity definition could also be applied to other inferential tasks, such as unsupervised process learning. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Milan, Dept Informat Technol, I-26013 Crema, CR, Italy.
C3 University of Milan
RP Gianini, G (corresponding author), Univ Milan, Dept Informat Technol, Via Bramante 65, I-26013 Crema, CR, Italy.
EM gianini@dti.unimi.it
RI Gianini, Gabriele/M-5195-2014; damiani, ernesto/J-6060-2012; damiani,
   ernesto/AAI-5709-2020
OI Gianini, Gabriele/0000-0001-5186-0199; damiani,
   ernesto/0000-0002-9557-6496
CR AGRAWAL R, 1998, 6 INT C EXT DAT TECH, P469
   [Anonymous], 2000, EUR CONC ENG C SCS E
   BELLETTINI C, 1999, P ACM S SOFTW REUS S, P151
   Ceravolo P, 2005, LECT NOTES COMPUT SC, V3762, P987
   Ceravolo P, 2003, ASIA-PACIFIC SOFTWARE ENGINEERING CONFERENCE, PROCEEDINGS, P236, DOI 10.1109/APSEC.2003.1254376
   Colombo A, 2005, ICCC 2005: IEEE 3RD INTERNATIONAL CONFERENCE ON COMPUTATIONAL CYBERNETICS, P121, DOI 10.1109/ICCCYB.2005.1511560
   Cook J. E., 1998, ACM Transactions on Software Engineering and Methodology, V7, P215, DOI 10.1145/287000.287001
   Cook JE, 1999, ACM T SOFTW ENG METH, V8, P147, DOI 10.1145/304399.304401
   COOK JE, 1998, 6 INT S FDN SOFTW EN, V6, P35
   DAHLBERG T, 2006, 39 ANN HAW INT C SYS
   Ghahramani Z, 2001, INT J PATTERN RECOGN, V15, P9, DOI 10.1142/S0218001401000836
   Gianini G, 2004, LECT NOTES ARTIF INT, V3215, P321
   GOLD EM, 1978, INFORM CONTROL, V37, P302, DOI 10.1016/S0019-9958(78)90562-4
   Herbst J., 2000, International Journal of Intelligent Systems in Accounting, Finance and Management, V9, P67, DOI 10.1002/1099-1174(200006)9:2<67::AID-ISAF186>3.0.CO;2-7
   *IBM, 1994, SH19817601 IBM
   Litzkow M. J., 1988, 8th International Conference on Distributed Computing Systems (Cat. No.88CH2541-1), P104, DOI 10.1109/DCS.1988.12507
   Maruster L, 2002, LECT NOTES COMPUT SC, V2534, P364
   Monrose F., 2002, International Journal of Information Security, V1, P69, DOI 10.1007/s102070100006
   Monrose F, 1999, 6TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P73, DOI 10.1145/319709.319720
   Monrose F., 1997, Proc. 4th ACM Conf. Comput. Commun. Secur.-CCS, P48, DOI 10.1145/266420.266434
   RIBBERS PMA, 2002, 35 ANN HAW INT C SYS
   Schimm G, 2004, COMPUT IND, V53, P265, DOI 10.1016/j.compind.2003.10.003
   Schimm G, 2002, LECT NOTES ARTIF INT, V2424, P525, DOI 10.1007/3-540-45757-7_47
   Sillitti A, 2003, EUROMICRO CONF PROC, P336
   SILLITTI A, 2004, INT C INF TECHN COD, V2, P133
   THEIMER MM, 1989, IEEE T SOFTWARE ENG, V15, P1444, DOI 10.1109/32.41336
   Weijters AJMM, 2003, INTEGR COMPUT-AID E, V10, P151
NR 27
TC 7
Z9 7
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2006
VL 52
IS 11
BP 684
EP 692
DI 10.1016/j.sysarc.2006.06.012
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 106WW
UT WOS:000242133700009
DA 2024-07-18
ER

PT J
AU Dubinsky, Y
   Hazzan, O
AF Dubinsky, Yael
   Hazzan, Orit
TI Using a role scheme to derive software project metrics
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ACM Workshop on Quantitative Techniques for Software Process
CY OCT 31-NOV 05, 2004
CL Newport Beach, CA
SP ACM
DE role scheme; project metrics; project-based course
AB Roles' playing is common in our lives. We play different roles with our family, at work as well as in other environments. Role allocation in software development projects is also accepted though it may be implemented differently by different software development methods. In a previous work [Y. Dubinsky, O. Hazzan, Roles in agile software development teams, in: 5th International Conference on Extreme Programming and Agile Processes in Software Engineering, 2004, pp. 157-165] we have found that personal roles may raise teammates' personal accountability while maintaining the essence of the software development method. In this paper we present our role scheme, elaborate on its implementation and explain how it can be used to derive metrics. We illustrate our ideas by data gathered in student projects in the university. (C) 2006 Elsevier B.V. All rights reserved.
C1 Technion Israel Inst Technol, Dept Comp Sci, IL-32000 Haifa, Israel.
   Technion Israel Inst Technol, Dept Educ Technol & Sci, IL-32000 Haifa, Israel.
C3 Technion Israel Institute of Technology; Technion Israel Institute of
   Technology
RP Dubinsky, Y (corresponding author), Technion Israel Inst Technol, Dept Comp Sci, IL-32000 Haifa, Israel.
EM yael@cs.technion.ac.il
CR Beck K., 2000, EXTREME PROGRAMMING
   Dubinsky Y, 2004, LECT NOTES COMPUT SC, V3092, P157
   Dubinsky Y, 2005, COMPUT SCI EDUC, V15, P275, DOI 10.1080/08993400500298538
   Dyer J.L., 1984, Team Research and Team Training: A state of the art review
   Highsmith J., 2002, Agile software development ecosystems
   Humphrey WattsS., 2000, Introduction to the team software process
   Mead H.M., 1934, MIND SELF SOC
   Parsons T, 1970, SOCIAL SYSTEM
   Pulford K., 1996, A quantitative approach to software management: the ami handbook
   PUTNAM L, 1997, IND STRENGTH SOFTWAR
NR 10
TC 9
Z9 10
U1 1
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2006
VL 52
IS 11
BP 693
EP 699
DI 10.1016/j.sysarc.2006.06.013
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 106WW
UT WOS:000242133700010
DA 2024-07-18
ER

PT J
AU Wedde, HF
   Farooq, M
AF Wedde, Horst F.
   Farooq, Muddassar
TI A comprehensive review of nature inspired routing algorithms for fixed
   telecommunication networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE networks; routing protocols; swarm intelligence; natural
ID ANT COLONY OPTIMIZATION; FORMAL SPECIFICATION; MULTIAGENT SYSTEMS; SWARM
   INTELLIGENCE
AB The major contribution of the paper is a comprehensive survey of existing state-of-the-art Nature inspired routing protocols for fixed telecommunication networks developed by researchers who are trained in novel and different design doctrines and practices. Nature inspired routing protocols have been becoming the focus of research because they achieve the complex task of routing through simple agents which traverse the network and collect the routing information in an asynchronous fashion. Each node in the network has a limited information about the state of the network, and it routes data packets to their destination based on this local information. The agent-based routing algorithms provide adaptive and efficient utilization of network resources in response to changes in the network catering for load balancing and fault management. The paper describes the important features of stigmergic routing algorithms, evolutionary routing algorithms and artificial intelligence routing algorithms for fixed telecommunication networks. We also provide a summary of the protocols developed by the networking community. We believe that the survey will be instrumental in bridging the gap among different communities involved in research of telecommunication networks. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Dortmund, D-44221 Dortmund, Germany.
C3 Dortmund University of Technology
RP Farooq, M (corresponding author), Univ Dortmund, D-44221 Dortmund, Germany.
EM mud-dassar.farooq@udo.edu
CR [Anonymous], 1997, Telecommunication networks
   [Anonymous], 2004, THESIS U LIBRE BRUXE
   [Anonymous], SCI AM
   [Anonymous], 1992, Data networks
   [Anonymous], 1991, POSITIVE FEEDBACK SE
   APPLEBY S, 1994, BT TECHNOL J, V12, P104
   Arnold DV, 2002, IEEE T EVOLUT COMPUT, V6, P30, DOI 10.1023/A:1015059928466
   Awduche D., 2002, RFC3272, DOI DOI 10.17487/RFC3272
   Barán B, 2000, IEEE IC COMP COM NET, P303, DOI 10.1109/ICCCN.2000.885506
   Bonabeau E, 2000, NATURE, V406, P39, DOI 10.1038/35017500
   BONABEAU E, 1998, LECT NOTES ARTIF INT, V1437, P60
   Bonabeau E., 1999, NATURAL ARTIFICIAL S
   BOYAN JA, 1993, ADV NEURAL INFORMATI, V6, P671
   Brazier FMT, 1997, INT J COOP INF SYST, V6, P67, DOI 10.1142/S0218843097000069
   CANTOR DG, 1974, IEEE T COMPUT, VC 23, P1062, DOI 10.1109/T-C.1974.223806
   Chainbi W, 1998, LECT NOTES ARTIF INT, V1544, P16
   CHEN J, 1998, TR98320 RIC U DEP CO
   Choi SPM, 1996, ADV NEUR IN, V8, P945
   *CISC, 2002, INT TECHN HDB
   COSTA A, 2002, THESIS U ADELAIDE AU
   d'Inverno M, 1998, LECT NOTES ARTIF INT, V1365, P155, DOI 10.1007/BFb0026757
   DENEUBOURG JL, 1990, J INSECT BEHAV, V3, P159, DOI 10.1007/BF01417909
   Di Caro G, 1998, P ANN HICSS, P74, DOI 10.1109/HICSS.1998.649179
   Di Caro G, 1998, LECT NOTES COMPUT SC, V1498, P673, DOI 10.1007/BFb0056909
   Di Caro G, 1998, J ARTIF INTELL RES, V9, P317, DOI 10.1613/jair.530
   Di Caro G., 1998, P PART98 5 ANN AUSTR, P261
   Di Caro G, 1997, Tech. Rep., Tech. Report IRIDIA/97-12
   DICARO G, 1998, P 10 IASTED INT C PA, P541
   DICARO G, 1998, 1 INT WORKSH ANT COL
   Doi S, 2002, ELECTRON COMM JPN 1, V85, P31, DOI 10.1002/ecja.1123
   DOI S, 2000, IEICE B, P1702
   Dorigo M, 2003, INT SER OPER RES MAN, V57, P251
   Dorigo M, 1999, ARTIF LIFE, V5, P137, DOI 10.1162/106454699568728
   Dorigo M, 2000, FUTURE GENER COMP SY, V16, P851, DOI 10.1016/S0167-739X(00)00042-X
   Dorigo M, 1996, IEEE T SYST MAN CY B, V26, P29, DOI 10.1109/3477.484436
   Dorigo M, 1999, NEW IDEAS OPTIMIZATI, P11
   FEENEY LM, 1999, ISRNSICST9907SE
   Freeman, 2004, TELECOMMUNICATION SY
   GAFNI EM, 1981, IEEE T COMMUN, V29, P11, DOI 10.1109/TCOM.1981.1094876
   GALLAGHER R, 1979, IEEE T COMMUN, V25, P73
   GALLEGOSCHMID M, 1999, GRAD STUD WORKSH ORL, P353
   Goldberg D. E., 1989, GENETIC ALGORITHMS S
   Grasse P. P., 1959, Insectes Sociaux Paris, V6, P41, DOI 10.1007/BF02223791
   GRAY RS, 2002, HDB AGENT TECHNOLOGY
   HARSCH A, 2005, THESIS U DORTMUND GE
   HAYZELDEN A, 1999, KNOWLEDGE ENG REV J, V14, P1
   HENDTLASS T, 2002, COLLECTIVE INTELLIGE
   HEUSSE M, 1998, ADV COMPLEX SYST, V1, P237, DOI DOI 10.1142/S0219525998000168
   Hilaire V., 2000, Engineering Societies in the Agents World. First International Workshop, ESAW 2000. Revised Papers (Lecture Notes in Artificial Intelligence Vol.1972), P114
   Holland J.H., 1992, Adaptation in Natural and Artificial Systems, DOI DOI 10.7551/MITPRESS/1090.001.0001
   JAIN P, 2002, THESIS U MINNESOTA U
   Kaelbling LP, 1996, J ARTIF INTELL RES, V4, P237, DOI 10.1613/jair.301
   Kassabalidis I, 2001, GLOB TELECOMM CONF, P3613, DOI 10.1109/GLOCOM.2001.966355
   KASSABALIDIS I, 2002, P IEEE WORLD C COMP, P2878
   Kelly F. P., 1991, Philosophical Transactions of the Royal Society, Series A (Physical Sciences and Engineering), V337, P343, DOI 10.1098/rsta.1991.0129
   Kotz D., 1999, Operating Systems Review, V33, P7, DOI 10.1145/311124.311130
   Lee G., 2002, SURVEY MULTIPATH ROU
   LIANG S, 2002, P IEEE C EV COMP MAY
   LIANG S, 2002, P GEN EV COMP C GECC
   MANIEZZO V, 2001, ESSAYS SURVEYS METAH, P21
   MINAR N, 1999, SOFTWARE AGENTS FUTU, P287, DOI DOI 10.1007/978-3-642-58418-3_12
   MORTIER R, 2002, UCAMCLTR532
   Moschovitis C.J. P., 1999, History of the Internet: A chronology, 1843 to the present
   MUNETOMO M, 1997, P 7 INT C GEN ALG, P643
   MUNETOMO M, 2000, COMPUTATIONAL INTELL
   MUNETOMO M, 1999, P GECCO 99 WORKSH EV
   OIDA K, 1999, J IEICE B, V82, P1309
   Osborne Eric., 2002, Traffic Engineering with MPLS
   OSSOWSKI S, 1995, LECT NOTES COMPUTER, V1555, P133
   Peterson L.L., 2000, COMPUTER NETWORKS SY, V2nd
   Saadawi TarekN., 1994, FUNDAMENTALS TELECOM
   Sandalidis H. C., 2001, Soft Computing, V5, P313, DOI 10.1007/s005000100104
   Sandalidis HG, 2004, INT J COMMUN SYST, V17, P55, DOI 10.1002/dac.630
   Schoonderwoerd R, 1996, ADAPT BEHAV, V5, P169, DOI 10.1177/105971239700500203
   Schoonderwoerd R., 1997, Proceedings of the First International Conference on Autonomous Agents, P209, DOI 10.1145/267658.267718
   SCHOONDERWOERD R, 1999, SOFTWARE AGENTS FUTU
   Sim KM, 2003, IEEE T SYST MAN CY A, V33, P560, DOI 10.1109/TSMCA.2003.817391
   SINCLAIR MC, 1999, P GECCO 99 WORKSH EV
   Singh MP, 1998, COMPUTER, V31, P40, DOI 10.1109/2.735849
   Stone P, 2000, AUTON ROBOT, V8, P345, DOI 10.1023/A:1008942012299
   Stützle T, 2000, FUTURE GENER COMP SY, V16, P889, DOI 10.1016/S0167-739X(00)00043-1
   Subramanian D, 1997, INT JOINT CONF ARTIF, P832
   Tarasewich P, 2002, COMMUN ACM, V45, P62, DOI 10.1145/545151.545152
   THIRUNAVUKKARAS.M, 2004, THESIS VIRGINIA POLY
   TINTIN RA, 1999, 1 INT WORKSH MOB AG, P109
   VANDERPUT R, 1998, ROUTING FAXFACTORY U
   VANDERPUT R, 1998, THESIS DELFT U TECHN
   Varadarajan S, 2003, COMPUT NETW, V43, P389, DOI 10.1016/S1389-1286(03)00288-3
   Vutukury S., 1999, Proceedings Eight International Conference on Computer Communications and Networks (Cat. No.99EX370), P534, DOI 10.1109/ICCCN.1999.805570
   Vutukury S, 2001, IEEE INFOCOM SER, P557, DOI 10.1109/INFCOM.2001.916780
   Vutukury S, 1999, COMP COMM R, V29, P227, DOI 10.1145/316194.316227
   Vutukury S, 1999, GLOBECOM'99: SEAMLESS INTERCONNECTION FOR UNIVERSAL SERVICES, VOL 1-5, P1689, DOI 10.1109/GLOCOM.1999.832451
   VUTUKURY S, 2001, THESIS U CALIFORNIA
   Watkins C. J. C. H., 1989, Learning from Delayed Rewards
   WATKINS CJCH, 1992, MACH LEARN, V8, P279, DOI 10.1007/BF00992698
   Wedde HF, 2005, LECT NOTES COMPUT SC, V3449, P136
   Wedde HF, 2004, LECT NOTES COMPUT SC, V3172, P83
   WEDDE HF, 2005, 802 U DORTM
   WEDDE HF, 2005, KUNSTLICHE INTELLIGE, P18
   WEDDE HF, 2005, 803 U DORTM
   WEDDE HF, 2005, 801 U DORTM
   WEDDE HF, 2005, HDB BIOINSPIRED ALGO, P321
   WEISER M, 1993, COMMUN ACM, V36, P75, DOI 10.1145/159544.159617
   Weiser M., 1994, Interactions, V1, P7, DOI DOI 10.1145/174800.174801
   WEISER M, 1993, IEEE COMPUTER
   Weiss G, 1999, MULTIAGENT SYSTEMS, P1
   WHITE ARP, 2000, THESIS CARLETON U
   White T., 1998, Genetic Programming 1998. Proceedings of the Third Annual Conference, P610
   White T, 1998, INTERNATIONAL CONFERENCE ON MULTI-AGENT SYSTEMS, PROCEEDINGS, P333, DOI 10.1109/ICMAS.1998.699217
   White T, 1998, INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-IV, PROCEEDINGS, P802
   White T, 1999, GECCO-99: PROCEEDINGS OF THE GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1453
   WHITE T, 1997, SCE9715 CARL U SYST
   WHITE T, 1999, P WORKSH MOB AG COOR
   WHITE T, 2002, P 15 INT FLOR ART IN, P282
   Wooldridge M., 1995, Intelligent Agents. ECAI-94 Workshop on Agent Theories, Architectures, and Languages Proceedings, P1
   Woolridge M., 1999, Proceedings of the Third International Conference on Autonomous Agents, P69, DOI 10.1145/301136.301165
   Yang Y, 2002, IEEE CCEC 2002: CANADIAN CONFERENCE ON ELECTRCIAL AND COMPUTER ENGINEERING, VOLS 1-3, CONFERENCE PROCEEDINGS, P1442, DOI 10.1109/CCECE.2002.1012965
   YU J, 2000, 2791 RFC
   ZHANG Y, 2004, THESIS U DORTMUND GE
   ZHONG W, 2002, CS200223 UVA CS DEP
   Zhu H, 2001, INT J SOFTW ENG KNOW, V11, P529, DOI 10.1142/S0218194001000657
   ZHU H, 2000, LECT NOTES COMPUTER, V1871, P263
NR 122
TC 37
Z9 39
U1 0
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG-SEP
PY 2006
VL 52
IS 8-9
BP 461
EP 484
DI 10.1016/j.sysarc.2006.02.005
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 070VG
UT WOS:000239552900003
DA 2024-07-18
ER

PT J
AU Gioulekas, F
   Birbas, M
   Voros, N
   Kouklaras, G
   Birbas, A
AF Gioulekas, F
   Birbas, M
   Voros, N
   Kouklaras, G
   Birbas, A
TI Heterogeneous system level co-simulation for the design of
   telecommunication systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Forum on Specification and Design Languages (FDL'04)
CY SEP 13-17, 2004
CL Lille, FRANCE
DE heterogeneous system-level co-simulation; co-simulation mediator; SDL-C
   co-model; complex telecom system
ID COSIMULATION
AB The advanced complexity and heterogeneity of modern telecommunication systems mostly lead to the incorporation of heterogeneous implementation technologies and design styles. Consequently, the design representation of such systems often requires the mixed use of distinct model of computations at different abstraction layers. Therefore, heterogeneous co-simulation is needed in order to enable the effective communication and interaction among the involved models of computation. This paper resolves this issue by proposing the heterogeneous co-modelling of telecom systems based on the combination of SDL semantics with C language running on an instruction set simulator, coupling in that way the specification and the first refinement steps of the co-design flow. The missing test link between the corresponding tools that support the SDL-C co-model is addressed by proposing a heterogeneous co-simulation scheme through the development of a mediator. Finally, the proposed methodology and the efficiency of the built environment are evaluated through a case study associated with the design of the MAC layer of the DECT telecom system.(1,2) (c) 2005 Elsevier B.V. All rights reserved.
C1 Univ Patras, Dept Elect & Comp Engn, Patras 26500, Greece.
   Intracom SA, Hellen Telecommun & Elect Ind, Patras 26443, Greece.
C3 University of Patras
RP Univ Patras, Dept Elect & Comp Engn, Campus Rion, Patras 26500, Greece.
EM fgiou@ee.upatras.gr; mbirbas@ee.upatras.gr; voni@intracom.gr;
   geko@intracom.gr; birbas@ee.upatras.gr
RI Gioulekas, Fotios/HLW-4380-2023
OI Gioulekas, Fotios/0000-0003-0929-4677; Voros,
   Nikolaos/0000-0003-2410-5205
CR Abrial J.-R., 1996, B BOOK ASSIGNING PRO
   BISHOP WD, 1997, 30 ANN SIM S ATL US
   Bjuréus P, 2001, IEEE T VLSI SYST, V9, P690, DOI 10.1109/92.953502
   BLACK DC, 2004, SYSTEM C GROUND
   BOWEN J, 1996, SPECIFICATION DOCUME
   CHANDY KM, 1979, IEEE T SOFTWARE ENG, V5, P440, DOI 10.1109/TSE.1979.230182
   DAVIS J, 1999, M9937 UCB ERL U CAL
   DEMICHELI G, 1996, P NAT ADV STUD I HAR
   DROSOS C, 2001, 13 EUR C REAL TIM SY
   FUJIMOTO RM, 1990, COMMUN ACM, V33, P30, DOI 10.1145/84537.84545
   Gajski D.D., 2000, SpecC: Specification Language and Methodology
   GIOLEKAS F, 2003, PROJECT RESULTS EXPE
   JEFFERSON DR, 1985, ACM T PROGR LANG SYS, V7, P404, DOI 10.1145/3916.3988
   Jones CB., 1990, SYSTEMATIC SOFTWARE
   KALAVADE A, 1994, ACM IEEE D, P437
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Kim Y, 1998, DES AUTOM EMBED SYST, V3, P163, DOI 10.1023/A:1008842424479
   SARKAR A, 1995, SPECIFICATION MODELI
   SCHMERLER S, 1995, P EURODAC 9K EUR DES, pS262
   SUNG W, 1998, EFFICIENT FLEXIBLE C
   Todesco ARW, 1996, DES AUT CON, P149, DOI 10.1109/DAC.1996.545562
   Tsasakou SK, 2001, J SYST ARCHITECT, V47, P1, DOI 10.1016/S1383-7621(00)00037-0
   VALDERRAMA C, 1996, 7 IEEE INT WORKSH RA
   Valderrama CA, 1997, DES AUTOM EMBED SYST, V2, P267, DOI 10.1023/A:1008829719142
   VOROS N, 2004, PUSSEE METHOD PRACTI, pCH17
   VOROS NS, 2003, DES AUTOMAT EMBEDDED, V8
   WASOWSKI M, 1995, P 9 ESM PRAG
   Yoo SJ, 2000, IEEE T VLSI SYST, V8, P492, DOI 10.1109/92.894153
   TELELOGIC TAU VERSIO, pCH11
NR 29
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2005
VL 51
IS 12
BP 688
EP 705
DI 10.1016/j.sysarc.2005.02.005
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 993HG
UT WOS:000233944600002
DA 2024-07-18
ER

PT J
AU Beyls, K
   D'Hollander, EH
AF Beyls, K
   D'Hollander, EH
TI Generating cache hints for improved program efficiency
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE compiler optimization; reuse distance; replacement policy; source cache
   hint; target cache hint; EPIC
ID DESIGN
AB One of the new extensions in EPIC architectures are cache hints. On each memory instruction, two kinds of hints can be attached: a source cache hint and a target cache hint. The source hint indicates the true latency of the instruction, which is used by the compiler to improve the instruction schedule. The target hint indicates at which cache levels it is profitable to retain data, allowing to improve cache replacement decisions at run time. A compile-time method is presented which calculates appropriate cache hints. Both kind of hints are based on the locality of the instruction, measured by the reuse distance metric.
   Two alternative methods are discussed. The first one profiles the reuse distance distribution, and selects a static hint for each instruction. The second method calculates the reuse distance analytically, which allows to generate dynamic hints, i.e. the best hint for each memory access is calculated at run-time.
   The implementation of the static hints scheme in the Open64-compiler for the Itanium processor shows a speedup of 10% on average on a set of pointer-intensive and regular loop-based programs. The analytical approach with dynamic hints was implemented in the FPT-compiler and shows up to 34% reduction in cache misses. (c) 2004 Elsevier B.V. All rights reserved.
C1 Univ Ghent, Dept Elect & Informat Syst, B-9000 Ghent, Belgium.
C3 Ghent University
RP Univ Ghent, Dept Elect & Informat Syst, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM kristof.beyls@elis.ugent.be; erik.dhollander@elis.ugent.be
CR AHMED N, 2000, I&CS-INSTR CON SYST, P141
   BELADY LA, 1966, IBM SYST J, V5, P78, DOI 10.1147/sj.52.0078
   Beyls K., 2001, Proceedings of the IASTED International Conference. Parallel and Distributed Computing and Systems, P617
   BEYLS K, 2004, THESIS GHENT U
   BEYLS K, 2000, J UNIVERS COMPUT SCI, V6, P968
   Brehob, 1999, MSUCSE9931
   CANTIN JF, 2001, COMPUTER ARCHITECTUR
   CASCAVAL GC, 2000, THESI SU ILLINOIS UR
   Chan KK, 1996, HEWLETT-PACKARD J, V47, P25
   CHATTERJEE S, 2001, P ACM SIGPLAN 01 C P, P286
   CHATTERJEE S, 1999, 13 ACM INT C SUP ICS
   Chilimbi TM, 1999, ACM SIGPLAN NOTICES, V34, P1, DOI 10.1145/301631.301633
   Clauss P, 1998, J VLSI SIG PROCESS S, V19, P179, DOI 10.1023/A:1008069920230
   CLAUSS P, 1996, ACM INT C SUP ICS 96, P278
   D'Hollander EH, 1998, INFORM SCIENCES, V106, P293, DOI 10.1016/S0020-0255(97)10016-0
   DING C, 2003, PLDI 03 ACM
   FANG C, 2004, WORKSH MEM SYST PERF
   Feautrier P., 1996, Data Parallel Programming Model. Foundations, HPF Realization, and Scientific Applications, P79
   FRAGUELA BB, 2001, PARALLEL COMPUT, V30, P225
   GHOSH S, 1999, THESIS PRINCETON U
   Grun P, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P431, DOI 10.1109/ICCAD.2000.896510
   HILL MD, 1989, IEEE T COMPUT, V38, P1612, DOI 10.1109/12.40842
   Jain P, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P119, DOI 10.1109/ICCAD.2001.968607
   JOUPPI NP, 1990, 17TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P364, DOI 10.1109/ISCA.1990.134547
   Kandemir M, 1998, 1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P306, DOI 10.1109/PACT.1998.727266
   KANDEMIR M, 1999, P 1999 ACM INT C SUP, P500
   KATHAIL V, 2000, HPL9380R1 HEWL PACK
   KENNEDY K, 1993, 1993 WORKSH LANG COM, P301
   KODUKULA I, 1997, P ACM SIGPLAN C PROG, P346
   McKinley KS, 1996, ACM T PROGR LANG SYS, V18, P424, DOI 10.1145/233561.233564
   MOWRY TC, 1992, SIGPLAN NOTICES, V27, P62, DOI 10.1145/143371.143488
   OZAWA T, 1995, MICRO 95 ANN ARB MIC, P243
   PUGH W, 1994, SIGPLAN NOTICES, V29, P121, DOI 10.1145/773473.178254
   Rau BR, 1999, DES AUTOM EMBED SYST, V4, P71, DOI 10.1023/A:1008842521805
   Rivera Gabriel., 1998, Proceedings of the ACM SIGPLAN 1998 conference on Programming language design and implementation - PLDI'98, DOI [10 . 1145 / 277650.277661, DOI 10.1145/277650.277661]
   Sanchez J, 1998, 1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P124, DOI 10.1109/PACT.1998.727182
   SANCHEZ J, 1999, P ACM INT C SUP ICS, P51
   Schlansker MS, 2000, COMPUTER, V33, P37, DOI 10.1109/2.820037
   Schrijver A., 1998, THEORY LINEAR INTEGE
   SEZNEC A, 1993, LECT NOTES COMPUTER, P305
   SREE R, 2003, P 7 WORKSH INT COMP
   Tyson G., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P93, DOI 10.1109/MICRO.1995.476816
   Vanderwiel SP, 2000, ACM COMPUT SURV, V32, P174, DOI 10.1145/358923.358939
   VERA X, 2002, HIGH PERFORMANCE COM, P175
   VERDOOLAEGE S, BARVINOK LIB
   VERDOOLAEGE S, 2004, INT C COMP ARCH SYNT
   WANG Z, 2002, PACT 02
   Wolf M. E., 1991, SIGPLAN Notices, V26, P30, DOI 10.1145/113446.113449
   Wolfe M.J., 1996, High Performance Compilers For Parallel Computing
   Wong W., 2000, P 6 INT S HIGH PERFO, P49
   YANG H, 2003, 16 INT WORKSH LANG C
   Zhang F, 2004, IEEE T SOFTWARE ENG, V30, P231, DOI 10.1109/TSE.2004.1274043
   2002, INTEL ITANIUM 2 PROC
   1999, IA 64 APPL DEV ARCHI
NR 54
TC 58
Z9 75
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2005
VL 51
IS 4
BP 223
EP 250
DI 10.1016/j.sysarc.2004.09.004
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 916AS
UT WOS:000228354400001
OA Green Published
DA 2024-07-18
ER

PT J
AU Sillitti, A
   Janes, A
   Succi, G
   Vernazza, T
AF Sillitti, A
   Janes, A
   Succi, G
   Vernazza, T
TI Measures for mobile users: an architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Workshop on Adaptable Systems and Software Architectures (WASA)
CY JUN 25, 2002
CL Las Vegas, NV
DE development monitoring; process metrics; product metrics; Java
AB Software measures are important to evaluate software properties like complexity, reusability, maintainability, effort required, etc. Collecting such data is difficult because of the lack of tools that perform acquisition automatically. It is not possible to implement a manual data collection because it is error prone and very time expensive. Moreover, developers often work in teams and sometimes in different places using laptops. These conditions require tools that collect data automatically, can work offline and merge data from different developers working in the same project. This paper presents PROM (PRO Metrics), a distributed Java based tool designed to collect automatically software measures. This tool uses a distributed architecture based on plug-ins, integrated in most popular development tools, and the SOAP communication protocol. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Genoa, Dept Commun Comp & Syst Sci, I-16145 Genoa, Italy.
   Free Univ Bozen, Fac Comp Sci, I-39000 Bolzano, Italy.
C3 University of Genoa; Free University of Bozen-Bolzano
RP Univ Genoa, Dept Commun Comp & Syst Sci, Via Opera Pia 13, I-16145 Genoa, Italy.
EM alberto@dist.unige.it; andrea.janes@unibz.it; giancarlo.succi@unibz.it;
   tullio@dist.unige.it
RI Succi, Giancarlo/AAZ-2354-2020; Janes, Andrea/IVV-0008-2023; Janes,
   Andrea/B-5388-2015
OI Succi, Giancarlo/0000-0001-8847-0186; Janes, Andrea/0000-0002-1423-6773;
   Janes, Andrea/0000-0002-1423-6773
CR Boehm B.W., 1995, ANN SOFTWARE ENG, V1
   CHIDAMBER SR, 1994, IEEE T SOFTWARE ENG, V20, P476, DOI 10.1109/32.295895
   Cokins G.:., 2001, Activity-Based Cost Management (An Executive's Guide)
   DEMARCO T, 1982, CONTROLLING SOFTWARE
   DISNEY A, 1998, 6 INT S FDN SOFTW EN
   Eckel Bruce., 2000, Thinking in Java, V2nd
   FENTON NE, 1994, SOFTWARE METRICS GIG
   Gamma Erich., 1994, DESIGN PATTERNS
   Goldfarb Charles F., 2000, The XML Handbook
   HUMPREY W, 1995, DISCIPLINE SOFTWARE
   *IEEE, 1983, 828 IEEE
   JOHNSON P, 1999, J EMPIRICAL SOFTWARE
   JOHNSON PM, 2001, NSF WORKSH NEW VIS S
   MCCONNELL S, 1996, RAPID DEV TIMING WIL
   SUCCI G, 2001, IEEE IT PRO
   Womack J.P., 1996, LEAN THINKING
NR 16
TC 22
Z9 22
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2004
VL 50
IS 7
BP 393
EP 405
DI 10.1016/j.sysarc.2003.09.005
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 834JG
UT WOS:000222406800004
DA 2024-07-18
ER

PT J
AU Drechsler, R
   Günther, W
   Eschbach, T
   Linhard, L
   Angst, G
AF Drechsler, R
   Günther, W
   Eschbach, T
   Linhard, L
   Angst, G
TI Recursive bi-partitioning of netlists for large number of partitions
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB In many application in VLSI CAD, a given netlist has to be partitioned into smaller sub-designs which can be handled much better. In this paper we present a new recursive bi-partitioning algorithm that is especially applicable, if a large number of final partitions, e.g., more than 1000, has to be computed. The algorithm consists of two steps. Based on recursive splits the problem is divided into several sub-problems, but with increasing recursion depth more run time is invested. By this an initial solution is determined very fast. The core of the method is a second step, where a very powerful greedy algorithm is applied to refine the partitions. Experimental results are given that compare the new approach to state-of-the-art tools. The experiments show that the new approach outperforms the standard techniques with respect to run time and quality. Furthermore, the memory usage is very low and is reduced in comparison to other methods by more than a factor of four. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Bremen, Inst Comp Sci, D-28359 Munich, Germany.
   Infineon Technol, D-81730 Munich, Germany.
   Univ Freiburg, Inst Comp Sci, D-79110 Freiburg, Germany.
   Concept Engn GmbH, D-79111 Freiburg, Germany.
C3 University of Bremen; Infineon Technologies; University of Freiburg
RP Univ Bremen, Inst Comp Sci, D-28359 Munich, Germany.
EM drechsle@informatik.uni-bremen.de
RI Drechsler, Rolf/K-2508-2014
OI Drechsler, Rolf/0000-0002-9872-1740
CR Alpert CJ, 1997, DES AUT CON, P530, DOI 10.1145/266021.266275
   ALPERT CJ, 1995, INTEGRATION, V19, P1, DOI 10.1016/0167-9260(95)00008-4
   ALPERT CJ, INT S PHYS DES 1998, P80
   [Anonymous], P 19 DES AUT C
   Becker B, 2001, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, P54, DOI 10.1109/DSD.2001.952117
   BUI T, 1989, ACM IEEE D, P775, DOI 10.1145/74382.74527
   Drechsler R, 2001, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, P148, DOI 10.1109/DSD.2001.952262
   DUTT S, 1993, INT C CAD, P370
   JEHNG YS, 1991, VLSI J, V11, P11
   Johannes FM, 1996, DES AUT CON, P83, DOI 10.1109/DAC.1996.545551
   Junger M., 1997, Journal of Graph Algorithms and Applications, V1
   Karypis G., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P343, DOI 10.1109/DAC.1999.781339
   Karypis G, 1997, DES AUT CON, P526, DOI 10.1145/266021.266273
   KARYPIS G, 1998, HMETIS HYPERGRAPH PA
   Kernighan B. W., 1970, The Bell System Technical Journal, V49, P291, DOI [10.1002/j.1538-7305.1970.tb01770.x, DOI 10.1002/J.1538-7305.1970.TB01770.X]
   KRISHNAMURTHY B, 1984, IEEE T COMPUT, V33, P438, DOI 10.1109/TC.1984.1676460
   KUMAR A, 1986, IEEE DES TEST COMPUT, V3, P58, DOI 10.1109/MDT.1986.294939
   Laguna M, 1997, COMPUT OPER RES, V24, P1175, DOI 10.1016/S0305-0548(96)00083-4
   Matuszewski C, 1999, LECT NOTES COMPUT SC, V1731, P217
   SANCHIS LA, 1989, IEEE T COMPUT, V38, P62, DOI 10.1109/12.8730
   SANCHIS LA, 1993, IEEE T COMPUT, V42, P1500, DOI 10.1109/12.260640
   Yarack E, 2000, PR IEEE COMP DESIGN, P363, DOI 10.1109/ICCD.2000.878309
NR 22
TC 2
Z9 2
U1 1
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2003
VL 49
IS 12-15
BP 521
EP 528
DI 10.1016/S1383-7621(03)00093-6
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752LK
UT WOS:000187162000004
DA 2024-07-18
ER

PT J
AU Wang, P
   Ouyang, T
   Wu, Q
   Gong, J
   Chen, X
AF Wang, Pu
   Ouyang, Tao
   Wu, Qiong
   Gong, Jie
   Chen, Xu
TI Hydra: Hybrid-model federated learning for human activity recognition on
   heterogeneous devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge AI; Federated learning; Human activity recognition
AB Federated Learning (FL) has recently received extensive attention in enabling privacy-preserving edge AI services for Human Activity Recognition (HAR). However, users' mobile and wearable devices in the HAR scenario usually possess dramatically different computing capability and diverse data distributions, making it very challenging for such heterogeneous HAR devices to conduct effective collaborative training (co-training) with the traditional FL schemes. To address this issue, we present Hydra, a Hybrid-model federated learning mechanism that facilitates the co-training among heterogeneous devices by allowing them to train models that well fit their own computing capability. Specifically, Hydra leverages BranchyNet to design a large-small global hybrid-model and enables heterogeneous devices to train the proper parts of the model tailored to their computing capability. Hydra drives co-training among the devices and clusters them based on model similarity to mitigate the impact of HAR data heterogeneity on model accuracy. In order to deal with the issue that large model may lack sufficient training data due to the limited number of high-performance devices in FL, we introduce a pairing scheme between high and low performance devices for effective co-training, and further propose sample selection approach to select more valuable samples to participate in co-training. We then formulate a constrained co-training problem within a cluster that is proved to be NP-hard and devise a fast greedy-based heuristic algorithm to solve it. In addition, to address the low accuracy of small models, we also propose a Large-to-Small knowledge distillation algorithm for resource-constrained devices to optimize the efficiency of transferring knowledge from large models to small models. We conduct extensive experiments on three HAR datasets and the experimental results demonstrate the superior performance of Hydra for achieving outstanding model accuracy improvement compared with other state-of-the-art schemes.
C1 [Wang, Pu; Ouyang, Tao; Wu, Qiong; Gong, Jie; Chen, Xu] Sun Yat Sen Univ, Sch Comp Sci & Engn, Guangzhou, Peoples R China.
C3 Sun Yat Sen University
RP Chen, X (corresponding author), Sun Yat Sen Univ, Sch Comp Sci & Engn, Guangzhou, Peoples R China.
EM chenxu35@mail.sysu.edu.cn
FU National Science Foundation of China [U20A20159]; Guangdong Basic and
   Applied Basic Research Foundation [2021B151520008]
FX This work was supported in part by the National Science Foundation of
   China (No. U20A20159) and Guangdong Basic and Applied Basic Research
   Foundation (No. 2021B151520008) .
CR Agarwal N, 2018, ADV NEUR IN, V31
   Albrecht J. P., 2016, Eur. Data Prot. L. Rev., V2, P287
   [Anonymous], 1997, Information theory and statistics
   Bicheno S., 2023, Smartphone market headed for mid-range mediocrity
   Böhler J, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P2147
   Bonawitz K., 2019, ARXIV190201046, V1, P374
   Brendan McMahan H., 2018, INT C LEARNING REPRE
   Caprara A, 2000, INFORM PROCESS LETT, V73, P111, DOI 10.1016/S0020-0190(00)00010-7
   Chen KX, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3447744
   Chen YQ, 2020, IEEE INTELL SYST, V35, P83, DOI 10.1109/MIS.2020.2988604
   Cho H, 2022, PROC ACM INTERACT MO, V6, DOI 10.1145/3550289
   Ding C., 2004, P 21 INT C MACH LEAR, P29, DOI DOI 10.1145/1015330.1015408
   Evgeniou T, 2005, J MACH LEARN RES, V6, P615
   Gu FQ, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3472290
   Hard A, 2019, Arxiv, DOI arXiv:1811.03604
   Hinton G, 2015, Arxiv, DOI arXiv:1503.02531
   Imteaj A, 2022, IEEE INTERNET THINGS, V9, P1, DOI 10.1109/JIOT.2021.3095077
   Itahara S, 2023, IEEE T MOBILE COMPUT, V22, P191, DOI 10.1109/TMC.2021.3070013
   Jacob L., 2008, Adv. Neural Inf. Process. Syst., V21
   Jia B, 2022, IEEE T IND INFORM, V18, P4049, DOI 10.1109/TII.2021.3085960
   Johnson TB, 2018, ADV NEUR IN, V31
   Katharopoulos A, 2018, PR MACH LEARN RES, V80
   Konečny J, 2016, Arxiv, DOI arXiv:1610.02527
   Konečny J, 2017, Arxiv, DOI arXiv:1610.05492
   Lai F, 2021, PROCEEDINGS OF THE 15TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '21), P19
   Lane ND, 2011, UBICOMP'11: PROCEEDINGS OF THE 2011 ACM INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING, P355
   Le HQ, 2023, Inter Con Info Netwo, P526, DOI 10.1109/ICOIN56518.2023.10049011
   Li AR, 2021, IEEE INFOCOM SER, DOI 10.1109/INFOCOM42981.2021.9488723
   Li CL, 2021, PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE 2021 (WWW 2021), P912, DOI 10.1145/3442381.3450006
   Linlin Tu, 2021, SenSys '21: Proceedings of the 19th ACM Conference on Embedded Networked Sensor Systems, P15, DOI 10.1145/3485730.3485946
   Luo SQ, 2020, IEEE T WIREL COMMUN, V19, P6535, DOI 10.1109/TWC.2020.3003744
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Mo F., 2022, Centaur: Federated learning for constrained edge devices
   Nagalapatti L, 2022, AAAI CONF ARTIF INTE, P7859
   Nishio T, 2019, IEEE ICC
   Ouyang XM, 2022, PROCEEDINGS OF THE 2022 THE 28TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, ACM MOBICOM 2022, P324, DOI 10.1145/3495243.3560519
   Presotto R, 2022, INT CONF PERVAS COMP, P227, DOI 10.1109/PerCom53586.2022.9762352
   Ramasamy Ramamurthy S, 2018, WIRES DATA MIN KNOWL, V8, DOI 10.1002/widm.1254
   Shi HR, 2022, PROCEEDINGS OF THE 2022 2ND EUROPEAN WORKSHOP ON MACHINE LEARNING AND SYSTEMS (EUROMLSYS '22), P72, DOI 10.1145/3517207.3526980
   Shin Jaemin, 2022, MobiSys '22: Proceedings of the 20th Annual International Conference on Mobile Systems, Applications and Services, P436, DOI 10.1145/3498361.3538917
   Smith V, 2017, ADV NEUR IN, V30
   Song H, 2023, IEEE T NEUR NET LEAR, V34, P8135, DOI 10.1109/TNNLS.2022.3152527
   Stisen A, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P127, DOI 10.1145/2809695.2809718
   Sun JW, 2022, PROCEEDINGS OF THE TWENTIETH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, SENSYS 2022, P106, DOI 10.1145/3560905.3568538
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Tang SP, 2023, IEEE T NETW SCI ENG, V10, P2881, DOI 10.1109/TNSE.2022.3180632
   Teerapittayanon S, 2016, INT C PATT RECOG, P2464, DOI 10.1109/ICPR.2016.7900006
   Vavoulas G, 2016, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES FOR AGEING WELL AND E-HEALTH (ICT4AWE), P143, DOI 10.5220/0005792401430151
   Wang HB, 2017, NEUROCOMPUTING, V238, P269, DOI 10.1016/j.neucom.2017.01.062
   Wang J, 2018, KDD'18: PROCEEDINGS OF THE 24TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P2407, DOI 10.1145/3219819.3220106
   Wang L, 2022, IEEE T PATTERN ANAL, V44, P3048, DOI 10.1109/TPAMI.2021.3055564
   Wu Q, 2022, IEEE T MOBILE COMPUT, V21, P2818, DOI 10.1109/TMC.2020.3045266
   Xiaomin Ouyang, 2021, MobiSys '21: Proceedings of the 19th Annual International Conference on Mobile Systems, Applications, and Services, P54, DOI 10.1145/3458864.3467681
   Xie C, 2020, Arxiv, DOI arXiv:1903.03934
   Xing HL, 2022, IEEE T INSTRUM MEAS, V71, DOI 10.1109/TIM.2022.3201203
   Xu CH, 2022, Arxiv, DOI arXiv:2109.04269
   Xu C, 2023, ADV APPL PROBAB, V55, P321, DOI [10.1017/apr.2022.20, 10.1007/s10489-022-03486-4]
   Yang L, 2023, ACM T KNOWL DISCOV D, V17, DOI 10.1145/3558005
   Ye SY, 2022, PROC INT CONF PARAL, DOI 10.1145/3545008.3545015
   Yu H., 2021, IEEE T MOBILE COMPUT
   Zeng LK, 2021, IEEE ACM T NETWORK, V29, P595, DOI 10.1109/TNET.2020.3042320
   Zhang CL, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P493
   Zhang L, 2022, PROC CVPR IEEE, P10164, DOI 10.1109/CVPR52688.2022.00993
   Zhang LF, 2019, IEEE I CONF COMP VIS, P3712, DOI 10.1109/ICCV.2019.00381
   Zhang T., 2023, 2023 IEEECVF C CVPR, P5063
   Zhang XQ, 2021, IEEE T COMPUT AID D, V40, P2211, DOI 10.1109/TCAD.2020.3046665
   Zhang Y, 2023, IEEE T PARALL DISTR, V34, P1007, DOI 10.1109/TPDS.2023.3237752
   Zhao Y, 2022, Arxiv, DOI arXiv:1806.00582
   Zhong ZY, 2022, ACM T INTEL SYST TEC, V13, DOI 10.1145/3514501
NR 69
TC 0
Z9 0
U1 2
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2024
VL 147
AR 103052
DI 10.1016/j.sysarc.2023.103052
EA DEC 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EE3M4
UT WOS:001137203600001
DA 2024-07-18
ER

PT J
AU Tang, DJ
   Mao, MR
   Yao, Y
   Bao, CTY
   Shi, QM
   Xie, C
   Xu, RY
   Haghighat, MR
   Wang, Y
   Qi, ZW
   Guan, HB
   Cao, XJ
AF Tang, Dongjie
   Mao, Marc
   Yao, Yong
   Bao, Cathy
   Shi, Qiming
   Xie, Chao
   Xu, Randy
   Haghighat, Mohammad R.
   Wang, Yun
   Qi, Zhengwei
   Guan, Haibing
   Cao, Xiaojie
TI rShare: Alleviating long startup on the Cloud-rendering platform through
   de-systemization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud-rendering frameworks; Lightweight rendering applications; WebGL;
   Desystemization
AB WebGL paves the way for the great development of lightweight rendering applications (e.g., web games). However, the target audience of Cloud-rendering frameworks (e.g., Google Stadia and gRemote) mainly focuses on native applications, called traditional Cloud-rendering frameworks. Even though traditional frameworks cover all the rendering functionalities and both light-and heavy-weight applications can run on them, such frameworks face long startup latency, imposing a significant challenge on lightweight applications. To reduce the startup latency, many researchers render objects locally, but the system-level redundancy still affects the performance of lightweight rendering applications negatively (especially in the application-initialized stage).In this paper, we propose rShare, a new rendering framework dedicated to lightweight applications. To reduce the startup latency of lightweight applications, rShare desystemizes the entire user space into the transmitted protocol. To ensure the portability of the entire system, rShare establishes two vHALs (virtual Hardware Abstraction Layer) (i.e., peripheral vHAL and rendering vHAL) within the protocol. To boost the CPU running efficiency at the initialized stage, rShare establishes an optimized mechanism called flexTLB, allowing various page sizes to work together. The experiments show that rShare can improve the CPU executing efficiency by 20%similar to 50% and reduce 90% startup latency compared to the CARE, a traditional Cloud-rendering framework proposed by Intel.
C1 [Tang, Dongjie; Cao, Xiaojie] Shanghai Customs Coll, Shanghai, Peoples R China.
   [Wang, Yun; Qi, Zhengwei; Guan, Haibing] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
   [Mao, Marc; Yao, Yong; Bao, Cathy; Shi, Qiming; Xie, Chao; Xu, Randy; Haghighat, Mohammad R.] Shanghai Intel Asia Pacific Res & Dev Co Ltd, Shanghai, Peoples R China.
C3 Shanghai Customs College; Shanghai Jiao Tong University
RP Qi, ZW (corresponding author), Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
EM 2005190@shcc.edu.cn; marc.mao@intel.com; yong.yao@intel.com;
   cathy.bao@intel.com; qiming.shi@intel.com; chao.xie@intel.com;
   randy.xu@intel.com; mohammad.r.haghighat@intel.com;
   lilinsheng1@sjtu.edu.cn; qizhwei@sjtu.edu.cn; hbguan@sjtu.edu.cn;
   2001600@cs.sjtu.edu.cn
FU National NSF of China [62141218]; Ant Group; Shanghai Key Laboratory of
   Scalable Computing and Systems
FX This work was supported by the the National NSF of China (NO. 62141218)
   , the cooperation project from Ant Group ("Wasm-enabled Managed language
   in security restricted scenarios") , and Shanghai Key Laboratory of
   Scalable Computing and Systems.
CR Alverti C, 2020, ANN I S COM, P515, DOI 10.1109/ISCA45697.2020.00050
   Ausavarungnirun R, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P136, DOI 10.1145/3123939.3123975
   Baratto RicardoA., 2005, Proceedings of the 20th ACM Symposium on Operating Systems Principles, SOSP '05, P277, DOI DOI 10.1145/1095810.1095837
   Cheikh A, 2021, IEEE MICRO, V41, P64, DOI 10.1109/MM.2021.3050962
   Chen S, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P107, DOI 10.1145/3297858.3304005
   Claypool M, 2014, MULTIMEDIA SYST, V20, P471, DOI 10.1007/s00530-014-0362-4
   Du Y, 2013, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2400682.2400714
   Gao D, 2022, PROCEEDINGS OF THE 16TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, OSDI 2022, P285
   Giunta G, 2010, LECT NOTES COMPUT SC, V6271, P379, DOI 10.1007/978-3-642-15277-1_37
   Gupta V., 2009, Proc. of the 3rd ACM Workshop on System-level Virtualization for High Performance Computing, P17, DOI DOI 10.1145/1519138.1519141
   Hadary O, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P845
   Hajinazar N, 2020, ANN I S COM, P1050, DOI 10.1109/ISCA45697.2020.00089
   Huang Chun-Ying, 2013, P 4 ACM MULT SYST C, P36, DOI DOI 10.1145/2483977.2483981
   JELENKOVIC PR, 1995, IEEE INFOCOM SER, P746, DOI 10.1109/INFCOM.1995.515943
   Joseph CT, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101785
   Jurgelionis A, 2009, INT J COMPUT GAMES T, V2009, DOI 10.1155/2009/231863
   Karakostas V, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P66, DOI 10.1145/2749469.2749471
   Li YS, 2019, HPDC'19: PROCEEDINGS OF THE 28TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE PARALLEL AND DISTRIBUTED COMPUTING, P231, DOI 10.1145/3307681.3325409
   Liang TY, 2016, J SYST ARCHITECT, V62, P63, DOI 10.1016/j.sysarc.2015.10.003
   Lin L, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P347, DOI 10.1145/2647868.2654943
   Lin YH, 2017, IEEE T PARALL DISTR, V28, P431, DOI 10.1109/TPDS.2016.2563428
   Linsheng Li, 2020, MM '20: Proceedings of the 28th ACM International Conference on Multimedia, P3348, DOI 10.1145/3394171.3413675
   Lo D, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P450, DOI 10.1145/2749469.2749475
   Meiländer D, 2014, IEEE CONF COMPUT, P340, DOI 10.1109/INFCOMW.2014.6849255
   Miao HY, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P167, DOI 10.1145/3297858.3304031
   Pahl C, 2015, IEEE CLOUD COMPUT, V2, P24, DOI 10.1109/MCC.2015.51
   Patel T, 2020, INT S HIGH PERF COMP, P193, DOI 10.1109/HPCA47549.2020.00025
   Pekhimenko G, 2018, PROCEEDINGS OF THE 2018 USENIX ANNUAL TECHNICAL CONFERENCE, P307
   Pham B, 2012, INT SYMP MICROARCH, P258, DOI 10.1109/MICRO.2012.32
   Silberstein M, 2016, ACM T COMPUT SYST, V34, DOI 10.1145/2963098
   Silberstein M, 2013, ACM SIGPLAN NOTICES, V48, P485, DOI 10.1145/2499368.2451169
   source android, Cuttlefish
   Starke WJ, 2021, IEEE MICRO, V41, P7, DOI 10.1109/MM.2021.3058632
   Suzuki Y, 2016, IEEE T COMPUT, V65, P2752, DOI 10.1109/TC.2015.2506582
   Tang DJ, 2021, PROCEEDINGS OF THE 29TH ACM INTERNATIONAL CONFERENCE ON MULTIMEDIA, MM 2021, P4582, DOI 10.1145/3474085.3475617
   Tang DJ, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102055
   Tang Dongjie, 2020, HPDC 20, P197, DOI DOI 10.1145/3369583.3392676
   Ting-An Yeh, 2020, HPDC '20: Proceedings of the 29th International Symposium on High-Performance Parallel and Distributed Computing, P173, DOI 10.1145/3369583.3392679
   Vesely J, 2018, CONF PROC INT SYMP C, P843, DOI 10.1109/ISCA.2018.00075
   Xue MC, 2016, PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, P579
   Yang CS, 2022, J SYST ARCHITECT, V130, DOI 10.1016/j.sysarc.2022.102629
   Youngjin Kwon, 2017, ACM SIGOPS Operating Systems Review, V51, P83, DOI 10.1145/3139645.3139659
   Zhang W, 2017, PROCEEDINGS OF THE 2017 ACM MULTIMEDIA CONFERENCE (MM'17), P324, DOI 10.1145/3123266.3123306
NR 43
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2023
VL 145
AR 103009
DI 10.1016/j.sysarc.2023.103009
EA OCT 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA Y0GF5
UT WOS:001102132800001
DA 2024-07-18
ER

PT J
AU Feng, ZW
   Wu, CQ
   Deng, QX
   Han, ML
   Lin, YH
AF Feng, Zhiwei
   Wu, Chaoquan
   Deng, Qingxu
   Han, Meiling
   Lin, Yuhan
TI ReT-FTS: Re-transmission-based fault-tolerant scheduling in TSN
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Time-sensitive networking; Industrial network; Cyclic queuing and
   forwarding; Fault-tolerant scheduling; Time-triggered streams
AB Time-Sensitive Networking (TSN) has become a popular technique for providing deterministic transmission policies in the modern Internet of Things (IoT). To simplify configuration complexity and enhance dynamic and flexible behavior in TSN, IEEE 802.1Qch (Cyclic Queuing and Forwarding, CQF) was released. However, messages may encounter transient faults during transmissions, which can influence schedulability and relia-bility. To protect against such faults, re-transmitting incorrectly received messages is a common approach. However, unlimited re-transmissions can cause a temporary and rapid increase in network load, leading to situations where some streams cannot be transmitted within their deadlines, decreasing the reliability of time -critical streams. This presents a new challenge for performing re-transmissions in TSN. In this paper, we address this issue and present a re-transmission-based fault-tolerant scheduling technique for TSN (called ReT-FTS). Each stream is limited to a minimum number of re-transmissions while maintaining reliability requirements. Therefore, we develop analysis techniques for quantifying network reliability in various scenarios, including those in which streams are dropped or not dropped. We then demonstrate that the reliability does not increase when streams are dropped. We also conduct extensive experiments with synthetic and realistic networks in order to demonstrate the effectiveness of our approach.
C1 [Feng, Zhiwei; Wu, Chaoquan; Deng, Qingxu; Lin, Yuhan] Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Peoples R China.
   [Han, Meiling] Nanjing Univ Posts & Telecommun, Sch Modern Posts, Nanjing, Peoples R China.
C3 Northeastern University - China; Nanjing University of Posts &
   Telecommunications
RP Deng, QX (corresponding author), Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Peoples R China.
EM dengqx@mail.neu.edu.cn
RI Feng, Zhiwei/JYP-1132-2024
OI Feng, Zhiwei/0000-0002-6101-8656; Lin, Yuhan/0000-0002-9883-3048
FU National Natural Science Foundation of China [62202086, 62072085,
   62102073]; Fundamental Research Funds for the Central Universities
   [N232405-17]
FX This work is supported by the National Natural Science Foundation of
   China (No. 62202086, 62072085,62102073), and the Fundamental Research
   Funds for the Central Universities (NO. N232405-17) .
CR Alvarez I, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21030756
   Alvarez I, 2019, IEEE INT C EMERG, P1375, DOI [10.1109/ETFA.2019.8868997, 10.1109/etfa.2019.8868997]
   Alvarez I, 2017, IEEE INT C EMERG
   [Anonymous], 2016, IEEE Std 802.11-2016, DOI [DOI 10.1109/IEEESTD.2016.7460875, 10.1109/IEEESTD.2016.7433918]
   [Anonymous], 2017, IEEE Standard for Local and metropolitan area networks-Frame Replication and Elimination for Reliability, P1, DOI DOI 10.1109/IEEESTD.2017.8091139
   Ashjaei M, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102137
   Atallah AA, 2018, IEEE INT ON LINE, P151, DOI 10.1109/IOLTS.2018.8474201
   Avni G, 2016, 2016 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2968478.2968499
   Balasubramanian V., 2023, IEEE Trans. Netw. Serv. Manag.
   Brown S, 2000, COMPUT CONTROL ENG J, V11, P6, DOI 10.1049/cce:20000101
   Cao K, 2019, FUTURE GENER COMP SY, V100, P165, DOI 10.1016/j.future.2019.05.022
   De Andrade R, 2018, IEEE ACCESS, V6, P21287, DOI 10.1109/ACCESS.2018.2826522
   Deng LB, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102586
   Dobrin R., 2019, INT WORKSH SEC DEP C
   Feng ZW, 2022, IEEE T COMPUT AID D, V41, P4253, DOI 10.1109/TCAD.2022.3197523
   Feng ZW, 2022, IEEE INTERNET THINGS, V9, P14501, DOI 10.1109/JIOT.2021.3118002
   Feng ZW, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102381
   Gu ZH, 2016, IEEE T PARALL DISTR, V27, P3044, DOI 10.1109/TPDS.2016.2520949
   Huang K, 2021, ELECTRONICS-SWITZ, V10, DOI 10.3390/electronics10020125
   Huang PC, 2014, 51 ACMEDACIEEE DESIG
   Johnson L.. A., 1998, Crosstalk, V199, P11
   Lee S. H., 2022, Ph.D. dissertation
   LIN S, 1984, IEEE COMMUN MAG, V22, P5, DOI 10.1109/MCOM.1984.1091865
   Pahlevan M., 2021, J. Commun., V16
   Park T, 2019, DES AUT TEST EUROPE, P420, DOI [10.23919/DATE.2019.8714953, 10.23919/date.2019.8714953]
   Reusch N, 2022, IET CYBER PHYS SYST, V7, P124, DOI 10.1049/cps2.12030
   Rierson L., 2017, Developing Safety-Critical Software: A Practical Guide for Aviation Software and DO-178C Compliance
   Syed A.A., 2021, 2021 IEEE VEH NETW C, P72
   Wang G, 2023, Arxiv, DOI arXiv:2306.03691
   Wang Zhe, 2021, 2021 IEEE Real-Time Systems Symposium (RTSS), P405, DOI 10.1109/RTSS52674.2021.00044
   Xue CY, 2024, Arxiv, DOI arXiv:2305.16772
   Yan JL, 2020, IEEE INFOCOM SER, P616, DOI [10.1109/INFOCOM41043.2020.9155434, 10.1109/infocom41043.2020.9155434]
   Yang D, 2023, IEEE ACM T NETWORK, V31, P2809, DOI 10.1109/TNET.2023.3264583
   Zhao LX, 2021, IEEE INTERNET THINGS, V8, P5574, DOI 10.1109/JIOT.2020.3031932
   Zhou JL, 2019, IEEE T COMPUT, V68, P1785, DOI 10.1109/TC.2019.2935042
   Zhou JL, 2017, J CIRCUIT SYST COMP, V26, DOI 10.1142/S0218126617500165
   Zhou YB, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3458768
NR 37
TC 1
Z9 1
U1 9
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102959
DI 10.1016/j.sysarc.2023.102959
EA AUG 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA R3WZ4
UT WOS:001063700000001
DA 2024-07-18
ER

PT J
AU Xiong, Y
   Zhai, WJ
   Xu, XY
   Wang, JC
   Zhu, ZW
   Ji, C
   Cao, J
AF Xiong, Yi
   Zhai, Wenjie
   Xu, Xueyong
   Wang, Jinchen
   Zhu, Zongwei
   Ji, Cheng
   Cao, Jing
TI Ability-aware knowledge distillation for resource-constrained embedded
   devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded devices; Model compression; Knowledge distillation
AB Deep Neural Network (DNN) models have notably improved the efficiency of machine learning tasks. However, their high storage and computational costs restrict their deployment on resource-limited embedded devices. Knowledge distillation (KD) has emerged as a promising approach for compressing DNN models. However, two challenges in KD, namely the capacity gap problem and the time-consuming redundancy problem, have hindered its performance and efficiency in compression. To alleviate these challenges, this paper proposes a novel framework, called Ability-Aware Knowledge Distillation (AAKD). AAKD introduces a knowledge sample selection strategy and an adaptive teacher switching strategy based on the dynamic awareness of the student's ability. This enables the framework to automatically select suitable knowledge samples and teacher networks according to the increasing representation ability of students. Extensive experiments on different datasets and models have demonstrated that AAKD can enhance the performance of compact student models, significantly improve the efficiency of distillation, and lead to higher compression rates.
C1 [Xiong, Yi; Zhai, Wenjie; Zhu, Zongwei; Cao, Jing] Univ Sci & Technol China, Hefei 230026, Peoples R China.
   [Xiong, Yi; Zhai, Wenjie; Zhu, Zongwei; Cao, Jing] Univ Sci & Technol China, Suzhou Inst Adv Res, Suzhou 215123, Peoples R China.
   [Xu, Xueyong; Wang, Jinchen] North Informat Control Res Acad Grp Co Ltd, Beijing, Peoples R China.
   [Ji, Cheng] Nanjing Univ Sci & Technol, Nanjing, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS; Chinese Academy of Sciences; University of Science &
   Technology of China, CAS; Nanjing University of Science & Technology
RP Zhu, ZW (corresponding author), Univ Sci & Technol China, Hefei 230026, Peoples R China.; Zhu, ZW (corresponding author), Univ Sci & Technol China, Suzhou Inst Adv Res, Suzhou 215123, Peoples R China.
EM xiongyi@mail.ustc.edu.cn; zwjsec@mail.ustc.edu.cn; xxyyeah@163.com;
   wangjinchen3206@163.com; zzw1988@ustc.edu.cn; cheng.ji@njust.edu.cn;
   congjia@mail.ustc.edu.cn
RI Cao, Jing/HTM-4027-2023
OI Cao, Jing/0000-0002-9485-4204; Xiong, Yi/0009-0002-7439-2505
FU National Key Ramp;D Program of China [2020YFB1808003]; National Key
   Laboratory of Science and Technology on Space Microwave
   [HTKJ2022KL504021]; National Natural Science Foundation of China
   [62102390, 62102179]; special fund for Jiangsu Natural Resources
   Development (Innovation Project of Marine Science and Technology)
   [JSZRHYKJ202218]
FX This work was partially supported by the National Key R & amp;D Program
   of China (2020YFB1808003) , the Funded by National Key Laboratory of
   Science and Technology on Space Microwave (No. HTKJ2022KL504021) , the
   National Natural Science Foundation of China (No. 62102390, 62102179) ,
   and the special fund for Jiangsu Natural Resources Development
   (Innovation Project of Marine Science and Technology, No.
   JSZRHYKJ202218) .
CR Ahn S, 2019, PROC CVPR IEEE, P9155, DOI 10.1109/CVPR.2019.00938
   Amara I, 2022, INT C PATT RECOG, P1901, DOI 10.1109/ICPR56361.2022.9956061
   [Anonymous], 2016, PRUNING CONVOLUTIONA
   Bucilua C., 2006, P 12 ACM SIGKDD INT, P535, DOI DOI 10.1145/1150402.1150464
   Chen DF, 2021, AAAI CONF ARTIF INTE, V35, P7028
   Chen PG, 2021, PROC CVPR IEEE, P5006, DOI 10.1109/CVPR46437.2021.00497
   Cho JH, 2019, IEEE I CONF COMP VIS, P4793, DOI 10.1109/ICCV.2019.00489
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dosovitskiy Alexey, 2020, ABS201011929 CORR
   Furlanello T., 2018, P MACHINE LEARNING R, V80, P1607, DOI DOI 10.48550/ARXIV.1805.04770
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Gao MY, 2021, NEUROCOMPUTING, V433, P154, DOI 10.1016/j.neucom.2020.10.113
   Ghiasi G, 2021, PROC CVPR IEEE, P2917, DOI 10.1109/CVPR46437.2021.00294
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Heo B, 2019, IEEE I CONF COMP VIS, P1921, DOI 10.1109/ICCV.2019.00201
   Heo B, 2019, AAAI CONF ARTIF INTE, P3779
   Hinton G., 2015, COMPUT SCI, V2
   Huang Z., 2017, ARXIV
   Jin X, 2019, IEEE I CONF COMP VIS, P1345, DOI 10.1109/ICCV.2019.00143
   Kim J, 2018, ADV NEUR IN, V31
   Krizhevsky A., 2009, LEARNING MULTIPLE LA
   Lan X., 2018, P NEUR INF PROC SYST, P7528, DOI 10.48550/arXiv.1806.04606
   Li C., 2022, COMPUTER VISION ECCV, V13671
   Li XW, 2021, IEEE T IMAGE PROCESS, V30, P4735, DOI 10.1109/TIP.2021.3066051
   Liu YF, 2019, PROC CVPR IEEE, P7099, DOI [10.1109/CVPR.2019.00726, 10.1109/CVPR.2019.00372]
   Liu Z, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P9992, DOI 10.1109/ICCV48922.2021.00986
   Ma NN, 2018, LECT NOTES COMPUT SC, V11218, P122, DOI 10.1007/978-3-030-01264-9_8
   Mirzadeh S., 2020, 34 AAAI C ART INT AA
   Müller R, 2019, ADV NEUR IN, V32
   Park W, 2019, PROC CVPR IEEE, P3962, DOI 10.1109/CVPR.2019.00409
   Passalis N, 2020, PROC CVPR IEEE, P2336, DOI 10.1109/CVPR42600.2020.00241
   Passalis N, 2018, LECT NOTES COMPUT SC, V11215, P283, DOI 10.1007/978-3-030-01252-6_17
   Passban P, 2021, AAAI CONF ARTIF INTE, V35, P13657
   Peng BY, 2019, IEEE I CONF COMP VIS, P5006, DOI 10.1109/ICCV.2019.00511
   Qizhe Xie, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P10684, DOI 10.1109/CVPR42600.2020.01070
   Romero A., 2015, ICLR, P1, DOI DOI 10.48550/ARXIV.1412.6550
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Son W, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P9375, DOI 10.1109/ICCV48922.2021.00926
   Tian Y., 2019, ARXIV
   Tung F, 2019, IEEE I CONF COMP VIS, P1365, DOI 10.1109/ICCV.2019.00145
   Wang DD, 2020, PROC CVPR IEEE, P1495, DOI 10.1109/CVPR42600.2020.00157
   Wu JX, 2016, PROC CVPR IEEE, P4820, DOI 10.1109/CVPR.2016.521
   Xu G., 2020, ARXIV
   Yang CL, 2019, PROC CVPR IEEE, P2854, DOI 10.1109/CVPR.2019.00297
   Yim J, 2017, PROC CVPR IEEE, P7130, DOI 10.1109/CVPR.2017.754
   You S, 2017, KDD'17: PROCEEDINGS OF THE 23RD ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P1285, DOI 10.1145/3097983.3098135
   Yuan L, 2020, PROC CVPR IEEE, P3902, DOI 10.1109/CVPR42600.2020.00396
   Zagoruyko S., 2017, 5 INT C LEARNING REP
   Zagoruyko S, 2015, PROC CVPR IEEE, P4353, DOI 10.1109/CVPR.2015.7299064
   Zhang KK, 2022, IEEE T CIRC SYST VID, V32, P2251, DOI 10.1109/TCSVT.2021.3090902
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zhang Y, 2018, PROC CVPR IEEE, P4320, DOI 10.1109/CVPR.2018.00454
   Zhao BR, 2022, PROC CVPR IEEE, P11943, DOI 10.1109/CVPR52688.2022.01165
   Zheng SX, 2021, PROC CVPR IEEE, P6877, DOI 10.1109/CVPR46437.2021.00681
   Zhou TF, 2022, PROC CVPR IEEE, P2572, DOI 10.1109/CVPR52688.2022.00261
NR 55
TC 0
Z9 0
U1 6
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2023
VL 141
AR 102912
DI 10.1016/j.sysarc.2023.102912
EA JUN 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L1YP6
UT WOS:001021284000001
DA 2024-07-18
ER

PT J
AU An, HY
   He, DB
   Bao, ZJ
   Peng, C
   Liu, Q
AF An, Haoyang
   He, Debiao
   Bao, Zijian
   Peng, Cong
   Liu, Qin
TI An identity-based dynamic group signature scheme for reputation
   evaluation systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Identity-based dynamic group signature; Reputation evaluation system;
   Signature of knowledge; IEEE P1363 signature; Dynamic accumulator
ID EFFICIENT REVOCATION; ACCUMULATORS
AB As many Internet service platforms have launched reputation evaluation systems for applications, some malicious merchants are trying to disrupt the market competition environment by harassing evaluators or hiring netizens to give many untrue praises. Protecting evaluators' identity privacy and the evaluation system's fairness and justice is essential. Group signatures allow group members to sign messages anonymously in the name of a group. The group manager can find the actual signer in case of a dispute. Group signatures are widely used in reputation evaluation systems, digital cash, etc. However, most existing solutions are expensive, difficult to meet complex application requirements, and need more privacy protection or regulatory compliance. This paper proposes an identity-based dynamic group signature scheme for reputation evaluation systems standardized in IEEE P1363. We prove our scheme is secure in the random oracle model. Moreover, we provide a theoretical analysis of our scheme and conduct experiments by using the Miracl library on the PC platform to verify the analysis result. The analysis demonstrates that the size of the group public key and signatures do not increase with the number of group members. Our solution is efficient in reputation evaluation systems.
C1 [An, Haoyang; He, Debiao; Bao, Zijian; Peng, Cong; Liu, Qin] Wuhan Univ, Sch Cyber Key Lab Aerosp Informat Secur & Trusted, Sch Cyber Sci & Engn, Minist Educ, Wuhan 430072, Peoples R China.
   [An, Haoyang] Guilin Univ Elect Technol, Guangxi Key Lab Trusted Software, Guilin 541004, Peoples R China.
   [He, Debiao] Qilu Univ Technol, Shandong Acad Sci, Shandong Prov Key Lab Comp Networks, Jinan 250014, Peoples R China.
   [Peng, Cong] MatrixElements Technol, Shanghai Key Lab Privacy Preserving Computat, Shanghai 201204, Peoples R China.
C3 Wuhan University; Guilin University of Electronic Technology; Qilu
   University of Technology
RP He, DB (corresponding author), Wuhan Univ, Sch Cyber Key Lab Aerosp Informat Secur & Trusted, Sch Cyber Sci & Engn, Minist Educ, Wuhan 430072, Peoples R China.
EM hedebiao@163.com
RI Peng, Cong/R-5315-2019; He, Debiao/F-6355-2011; Liu, Qin/KGM-3071-2024
OI Peng, Cong/0000-0002-9958-3255; He, Debiao/0000-0002-2446-7436; Liu,
   Qin/0000-0002-8979-5094
FU National Key Research and De-velopment Program of China
   [2021YFA1000600]; New 20 Project of Higher Education of Jinan
   [202228017]; National Natural Science Foundation of China [U21A20466,
   62272350, 62272348]; Special Project on Science and Technology Program
   of Hubei Province [2020AEA013, 2021BAA025]; Foundation of Guangxi Key
   Laboratory of Trusted Software [kx202001]
FX Acknowledgments The work was supported by the National Key Research and
   De-velopment Program of China (No. 2021YFA1000600) , the New 20 Project
   of Higher Education of Jinan (No. 202228017) , the National Natural
   Science Foundation of China (Nos. U21A20466, 62272350, 62272348) , the
   Special Project on Science and Technology Program of Hubei Province
   (Nos. 2020AEA013, 2021BAA025) and the Foundation of Guangxi Key
   Laboratory of Trusted Software (No. kx202001) .
CR Anceaume E., 2013, 2013 IEEE International Conference on Communications (ICC), P1951, DOI 10.1109/ICC.2013.6654809
   [Anonymous], 2009, P 8 ACM WORKSHOP PRI
   [Anonymous], 2003, IACR CRYPTOL EPRINT
   [Anonymous], 2013, 136332013 IEEE, P1, DOI [10.1109/IEEESTD.2013.6662370, DOI 10.1109/IEEESTD.2013.6662370]
   Ateniese G, 2000, LECT NOTES COMPUT SC, V1880, P255
   Barreto PSLM, 2007, DESIGN CODE CRYPTOGR, V42, P239, DOI 10.1007/s10623-006-9033-6
   Bellare M, 2005, LECT NOTES COMPUT SC, V3376, P136
   Bethencourt J, 2010, LECT NOTES COMPUT SC, V6052, P400, DOI 10.1007/978-3-642-14577-3_35
   Boneh D, 2004, LECT NOTES COMPUT SC, V3152, P41, DOI 10.1007/978-3-540-28628-8_3
   Bresson E, 2001, LECT NOTES COMPUT SC, V1992, P190
   Camenisch J, 2002, LECT NOTES COMPUT SC, V2442, P61
   Camenisch J, 2009, LECT NOTES COMPUT SC, V5479, P425, DOI 10.1007/978-3-642-01001-9_25
   Castelluccia C., 2002, THESIS INRIA
   Chase M, 2006, LECT NOTES COMPUT SC, V4117, P78
   CHAUM D, 1991, LECT NOTES COMPUT SC, V547, P257
   Cheng XG, 2011, J COMPUT, V6, P812, DOI 10.4304/jcp.6.4.812-817
   Hess F, 2003, LECT NOTES COMPUT SC, V2595, P310, DOI 10.1007/3-540-36492-7_20
   Hess F, 2006, IEEE T INFORM THEORY, V52, P4595, DOI 10.1109/TIT.2006.881709
   Li DH, 2008, ELECTRON COMMER R A, V7, P55, DOI 10.1016/j.elerap.2007.02.010
   Li M, 2021, IEEE T NETW SERV MAN, V18, P4434, DOI 10.1109/TNSM.2021.3098439
   Mao WB, 1998, LECT NOTES COMPUT SC, V1514, P214
   MIRACL UK Ltd, 2019, MIR A MULT INT RAT A
   Nakamoto S., 2008, DECENTRAL BUS REV
   Nguyen L, 2005, LECT NOTES COMPUT SC, V3376, P275
   Park S, 1997, ELECTRON LETT, V33, P1616, DOI 10.1049/el:19971065
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Qi SY, 2022, IEEE T ENG MANAGE, DOI 10.1109/TEM.2021.3128930
   Resnick P, 2002, ADV APP M-E, V11, P127
   Rodríguez-Henríquez F, 2007, COMPUT STAND INTER, V29, P471, DOI 10.1016/j.csi.2006.11.003
   Schaub A, 2016, IFIP ADV INF COMM TE, V471, P398, DOI 10.1007/978-3-319-33630-5_27
   Shamir A., 1984, WORKSH THEOR APPL CR, P47, DOI DOI 10.1007/3-540-39568-7
   Tseng YIM, 1999, INFORM SCIENCES, V120, P131, DOI 10.1016/S0020-0255(99)00086-9
   Tsiounis Y., 1998, Public Key Cryptography. First International Workshop on Practice and Theory in Public Key Cryptography, PKC'98. Proceedings, P117, DOI 10.1007/BFb0054019
   Wu F, 2011, ELECTRON COMMER R A, V10, P428, DOI 10.1016/j.elerap.2010.09.004
   Xiangguo Cheng, 2013, Journal of Software, V8, P554, DOI 10.4304/jsw.8.3.554-559
NR 35
TC 1
Z9 1
U1 12
U2 24
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2023
VL 139
AR 102875
DI 10.1016/j.sysarc.2023.102875
EA APR 2023
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G1CQ4
UT WOS:000986624500001
DA 2024-07-18
ER

PT J
AU Zhao, C
   Guo, N
   Gao, TH
   Deng, XY
   Qi, JY
AF Zhao, Cong
   Guo, Nan
   Gao, Tianhan
   Deng, Xinyang
   Qi, Jiayu
TI PEPA: Paillier cryptosystem-based efficient privacy-preserving
   authentication scheme for VANETs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE VANETs; Paillier cryptosystem; RSA cryptosystem; Privacy-preserving;
   Batch verification
ID ANONYMOUS AUTHENTICATION; BATCH AUTHENTICATION; SECURITY CHALLENGES;
   PROTOCOL
AB The use of the Internet of Things is increasing dramatically, creating a network of objects from sensors to smart appliances, such as smart vehicles. Vehicular Ad-hoc Networks (VANETs), as a special network, enables connected vehicles to communicate with other entities and provide a variety of stable communication services by infrastructures on both sides of the road for vehicles. However, the open-medium nature of communications and the high-speed mobility of vehicles may bring several potential security and privacy issues. To solve the issues, this paper proposes a Paillier cryptosystem-based efficient privacy-preserving authentication scheme (PEPA) for VANETs. The proposed PEPA supports batch verification of presentation tokens and allows users to interact with other entities without disclosing any sensitive information. In addition to this, multiple authorities are adopted to reveal the real identities of malicious users via cooperation. PEPA is more feasible than other schemes since it relies on a realistic tamper-proof device rather than an ideal one. System analysis demonstrates that the proposed PEPA achieves strong and verifiable privacy-preserving authentication and satisfies the common security and privacy requirements, such as unlinkability, accountability, and so on. Performance analysis and simulation demonstrate that the proposed PEPA offers better performance compared with traditional ones.
C1 [Zhao, Cong; Gao, Tianhan; Deng, Xinyang; Qi, Jiayu] Northeastern Univ, Software Coll, Shenyang, Peoples R China.
   [Guo, Nan] Northeastern Univ, Comp Sci & Engn Coll, Shenyang, Peoples R China.
C3 Northeastern University - China; Northeastern University - China
RP Guo, N (corresponding author), Northeastern Univ, Comp Sci & Engn Coll, Shenyang, Peoples R China.
EM guonan@mail.neu.edu.cn
RI Gao, Tianhan/AAK-1248-2020
OI Gao, Tianhan/0000-0002-0701-1701
FU National Natural Science Founda-tion of China [52130403]; Fundamental
   Re-search Funds for the Central Universities, China [N2017003]
FX Acknowledgments This work was supported by the National Natural Science
   Founda-tion of China under Grant Number 52130403 and Fundamental
   Re-search Funds for the Central Universities, China under Grant Number:
   N2017003.
CR Al-Fuqaha A, 2015, IEEE COMMUN SURV TUT, V17, P2347, DOI 10.1109/COMST.2015.2444095
   Al-Shareeda MA, 2021, IEEE SENS J, V21, P2422, DOI 10.1109/JSEN.2020.3021731
   Al-Sultan S, 2014, J NETW COMPUT APPL, V37, P380, DOI 10.1016/j.jnca.2013.02.036
   Ali I, 2019, VEH COMMUN, V16, P45, DOI 10.1016/j.vehcom.2019.02.002
   Alnasser A, 2019, COMPUT NETW, V151, P52, DOI 10.1016/j.comnet.2018.12.018
   Araniti G, 2013, IEEE COMMUN MAG, V51, P148, DOI 10.1109/MCOM.2013.6515060
   Azees M, 2017, IEEE T INTELL TRANSP, V18, P2467, DOI 10.1109/TITS.2016.2634623
   Behrisch M., P IARIA SIMUL
   Boualouache A, 2020, IEEE T INTELL TRANSP, V21, P3209, DOI 10.1109/TITS.2019.2924856
   Cui J, 2019, IEEE T INTELL TRANSP, V20, P1621, DOI 10.1109/TITS.2018.2827460
   Cui J, 2018, VEH COMMUN, V14, P15, DOI 10.1016/j.vehcom.2018.09.003
   Deng XY, 2022, ENTROPY-SWITZ, V24, DOI 10.3390/e24050648
   Feng X, 2021, IEEE T INF FOREN SEC, V16, P3888, DOI 10.1109/TIFS.2021.3098971
   Förster D, 2016, AD HOC NETW, V37, P122, DOI 10.1016/j.adhoc.2015.09.011
   Guo N, 2020, FUTURE GENER COMP SY, V106, P659, DOI 10.1016/j.future.2020.01.028
   Hasrouny H, 2017, VEH COMMUN, V7, P7, DOI 10.1016/j.vehcom.2017.01.002
   He DB, 2015, IEEE T INF FOREN SEC, V10, P2681, DOI 10.1109/TIFS.2015.2473820
   Hornig R., 2008, P 1 INT ICST C SIM T, P60, DOI [10.4108/ICST.SIMUTOOLS2008.3027, DOI 10.4108/ICST.SIMUTOOLS2008.3027]
   Islam SKH, 2018, FUTURE GENER COMP SY, V84, P216, DOI 10.1016/j.future.2017.07.002
   Jiang YX, 2009, IEEE T WIREL COMMUN, V8, P1974, DOI 10.1109/T-WC.2008.080280
   Kang J, 2018, PERVASIVE MOB COMPUT, V44, P31, DOI 10.1016/j.pmcj.2018.01.004
   Karagiannis G, 2011, IEEE COMMUN SURV TUT, V13, P584, DOI 10.1109/SURV.2011.061411.00019
   Khalid H, 2021, PEERJ COMPUT SCI, V7, DOI 10.7717/peerj-cs.714
   Kong QL, 2019, IEEE T VEH TECHNOL, V68, P1877, DOI 10.1109/TVT.2018.2888854
   Kong QL, 2019, FUTURE GENER COMP SY, V92, P644, DOI 10.1016/j.future.2017.12.003
   Kumar P, 2019, J SUPERCOMPUT, V75, P3076, DOI 10.1007/s11227-018-2312-y
   Lai CZ, 2018, VEH COMMUN, V11, P33, DOI 10.1016/j.vehcom.2018.01.004
   Lin XD, 2007, IEEE T VEH TECHNOL, V56, P3442, DOI 10.1109/TVT.2007.906878
   Liu ZC, 2018, IEEE ACCESS, V6, P26307, DOI 10.1109/ACCESS.2018.2834224
   Lu RX, 2008, IEEE INFOCOM SER, P1903
   Lyu C, 2016, IEEE T DEPEND SECURE, V13, P71, DOI 10.1109/TDSC.2015.2399297
   Malhi AK, 2020, COMPUT SECUR, V89, DOI 10.1016/j.cose.2019.101664
   Merad-Boudia OR, 2021, IEEE INTERNET THINGS, V8, P6143, DOI 10.1109/JIOT.2020.3040982
   Moser K, 2014, IEEE SYS MAN CYBERN, P1260, DOI 10.1109/SMC.2014.6974087
   Muhammad M, 2018, VEH COMMUN, V12, P50, DOI 10.1016/j.vehcom.2018.01.008
   Paillier P, 1999, LECT NOTES COMPUT SC, V1592, P223
   Prema NK, 2019, MOBILE NETW APPL, V24, P434, DOI 10.1007/s11036-018-1095-y
   Rasheed AA, 2020, IEEE T INTELL TRANSP, V21, P867, DOI 10.1109/TITS.2019.2899321
   Ren YL, 2021, J INF SECUR APPL, V58, DOI 10.1016/j.jisa.2020.102698
   Rubio JE, 2017, PERVASIVE MOB COMPUT, V41, P205, DOI 10.1016/j.pmcj.2017.03.008
   Shao J, 2016, IEEE T VEH TECHNOL, V65, P1711, DOI 10.1109/TVT.2015.2405853
   Sheikh MS, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19163589
   Shim KA, 2012, IEEE T VEH TECHNOL, V61, P1874, DOI 10.1109/TVT.2012.2186992
   Soleymani SA, 2021, VEH COMMUN, V29, DOI 10.1016/j.vehcom.2021.100335
   Sommer C, 2011, IEEE T MOBILE COMPUT, V10, P3, DOI 10.1109/TMC.2010.133
   Sun C, 2018, IEEE ACCESS, V6, P50358, DOI 10.1109/ACCESS.2018.2868417
   Theodore SKA, 2023, COMPLEX INTELL SYST, V9, P2981, DOI 10.1007/s40747-021-00562-z
   Thumbur G, 2021, IEEE INTERNET THINGS, V8, P1908, DOI 10.1109/JIOT.2020.3019304
   Tzeng SF, 2017, IEEE T VEH TECHNOL, V66, P3235, DOI 10.1109/TVT.2015.2406877
   Umar M, 2021, IEEE T VEH TECHNOL, V70, P12158, DOI 10.1109/TVT.2021.3118892
   Vijayakumar P, 2018, FUTURE GENER COMP SY, V78, P943, DOI 10.1016/j.future.2016.11.024
   Vijayakumar P, 2016, IEEE T INTELL TRANSP, V17, P1015, DOI 10.1109/TITS.2015.2492981
   Wang PM, 2020, INTERFACING BIOELECTRONICS AND BIOMEDICAL SENSING, P1, DOI 10.1007/978-3-030-34467-2_1
   Wang Y, 2021, IEEE T VEH TECHNOL, V70, P10436, DOI 10.1109/TVT.2021.3107524
   Wegener A., 2008, P 11 COMM NETW SIM S, P155, DOI DOI 10.1145/1400713.1400740
   Wei L, 2021, IEEE T INF FOREN SEC, V16, P1681, DOI 10.1109/TIFS.2020.3040876
   Yang AJ, 2022, IEEE T INTELL TRANSP, V23, P1284, DOI 10.1109/TITS.2020.3024000
   Yang YF, 2022, IEEE T INF FOREN SEC, V17, P317, DOI 10.1109/TIFS.2022.3140657
   Yu R, 2016, IEEE T DEPEND SECURE, V13, P93, DOI 10.1109/TDSC.2015.2399291
   Zhang CA, 2022, IEEE T SERV COMPUT, V15, P806, DOI 10.1109/TSC.2019.2961992
   Zhang C, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19061274
   Zhang J, 2021, IEEE T DEPEND SECURE, V18, P722, DOI 10.1109/TDSC.2019.2904274
   Zhang L, 2020, IEEE T DEPEND SECURE, V17, P634, DOI 10.1109/TDSC.2018.2797190
   Zhang L, 2017, IEEE T INTELL TRANSP, V18, P516, DOI 10.1109/TITS.2016.2579162
   Zhao Cong, 2022, Innovative Mobile and Internet Services in Ubiquitous Computing: Proceedings of the 16th International Conference on Innovative Mobile and Internet Services in Ubiquitous Computing (IMIS-2022). Lecture Notes in Networks and Systems (496), P161, DOI 10.1007/978-3-031-08819-3_16
   Zhao OY, 2022, T EMERG TELECOMMUN T, V33, DOI 10.1002/ett.3952
   Zhaojun Lu, 2019, IEEE Transactions on Intelligent Transportation Systems, V20, P760, DOI 10.1109/TITS.2018.2818888
   Zhu XL, 2015, INT J ELECTRON, V102, P765, DOI 10.1080/00207217.2014.938255
NR 68
TC 4
Z9 4
U1 2
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2023
VL 138
AR 102855
DI 10.1016/j.sysarc.2023.102855
EA MAR 2023
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA D6QP4
UT WOS:000969958900001
DA 2024-07-18
ER

PT J
AU Kirner, R
   Puschner, P
AF Kirner, Raimund
   Puschner, Peter
TI A qualitative cybersecurity analysis of time-triggered communication
   networks in automotive systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Security; Denial of service (DoS); Time -triggered communication; Time
   -Sensitive Networking (TSN); CAN bus
AB Security is gaining increasing importance in automotive systems, driven by technical innovations. For example, automotive vehicles become more open systems, allowing the communication with other traffic participants and road infrastructure. Also, automotive vehicles are provided with increased autonomy which raises severe safety concerns, and consequently also security concerns-both concerns that interweave in such systems. In this paper we present a qualitative cybersecurity analysis by comparing different time-triggered (TT) communication networks. While TT communication networks have been analysed extensively for dependabil-ity, the contribution of this work is to identify security-related benefits that TT communication networks can provide. In particular, their mechanisms for spacial and temporal encapsulation of network traffic are instrumental to improve network security. The security arguments can be used as a design guide for implementing critical communication in flexible network standards like TSN.
C1 [Kirner, Raimund] Univ Hertfordshire, Hatfield, Herts, England.
   [Puschner, Peter] TU Wien, Vienna, Austria.
C3 University of Hertfordshire; Technische Universitat Wien
RP Kirner, R (corresponding author), Univ Hertfordshire, Hatfield, Herts, England.
EM r.kirner@herts.ac.uk; peter@vmars.tuwien.ac.at
OI Kirner, Raimund/0000-0003-3921-6813; Puschner, Peter/0000-0002-2495-0778
CR Ademaj A, 2002, SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P7, DOI 10.1109/HLDVT.2002.1224420
   Aliwa E, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3431233
   [Anonymous], 2022, The Lancet
   Ashjaei M, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102137
   Bozdal M, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20082364
   El-Rewini Z, 2020, VEH COMMUN, V23
   Ergenç D, 2021, IEEE INFOCOM SER, DOI 10.1109/INFOCOM42981.2021.9488750
   International Standards Organisation,, 2020, 2180612020 ISOIEC
   ISO, 2013, 1745812013 ISO
   Jadhav S., 2018, PROC 4 INT C COMPUT, P1
   Kirner R, 2021, IEEE ACM T NETWORK, V29, P1786, DOI 10.1109/TNET.2021.3073460
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   Kopetz H., 1997, REAL TIME SYSTEMS DE
   Kreitlow M, 2015, IEEE INT SYMP ELEC, P1063, DOI 10.1109/ISEMC.2015.7256315
   Krüger K, 2018, 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), P232, DOI 10.1109/RTCSA.2018.00036
   Kruger Kristin, 2021, 2018 IEEE 24 INT C E, V7
   Lin CW, 2016, DES AUT CON, DOI 10.1145/2897937.2905006
   Lo Bello L, 2019, P IEEE, V107, P1094, DOI 10.1109/JPROC.2019.2905334
   Loveless Andrew, 2023, PROC 44 IEEE S SECUR
   Luo F., 2021, Security and Communication Networks
   Luo F, 2022, SSRN Electron. J, P1, DOI [10.2139/ssrn.4116041, DOI 10.2139/SSRN.4116041]
   Meyer Philipp, 2017, PREVENTING DOS ATTAC
   Muguira L, 2020, CON DES CIRC INTEGR, DOI 10.1109/dcis51330.2020.9268613
   Murvay PS, 2019, LECT NOTES COMPUT SC, V11391, P172, DOI 10.1007/978-3-030-12143-3_15
   Nowdehi N, 2017, VEH TECHNOL CONFE
   Poledna S., 2001, P 27 EUROPEAN SOLID, P482
   Poledna S, 2014, 2014 MICROELECTRONIC SYSTEMS SYMPOSIUM (MESS)
   Püllen D, 2019, INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (COINS), P31, DOI 10.1145/3312614.3312626
   Puschner P, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101690
   Skopik Florian, 2012, Computer Safety, Reliability,and Security. Proceedings of SAFECOMP 2012 Workshops: Sassur, ASCoMS, DESEC4LCCI, ERCIM/EWICS, IWDE, P365, DOI 10.1007/978-3-642-33675-1_33
   Takahashi J., 2017, J. Inf. Process., V25, P220, DOI DOI 10.2197/IPSJJIP.25.220
   Trawczynski D, 2014, SAE INT J PASSENG CA, V7, P527, DOI 10.4271/2014-01-0341
   TTTech, 2011, AS6802 SAE
   Yoon M.-K, 2016, 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), P1, DOI [DOI 10.1109/RTAS.2016.7461362, 10.1109/RTAS.2016.7461362]
   Zhang HC, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20174900
NR 35
TC 0
Z9 0
U1 6
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2023
VL 136
AR 102835
DI 10.1016/j.sysarc.2023.102835
EA FEB 2023
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9R8QL
UT WOS:000945911200001
OA hybrid, Green Published
DA 2024-07-18
ER

PT J
AU Lee, YS
   Gong, YH
   Chung, SW
AF Lee, Young Seo
   Gong, Young -Ho
   Chung, Sung Woo
TI Scale-CIM: Precision-scalable computing-in-memory for energy-efficient
   quantized neural networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Digital -based computing -in -memory; Quantized neural networks;
   Precision -scalable computation
AB Quantized neural networks (QNNs), which perform multiply-accumulate (MAC) operations with low-precision weights or activations, have been widely exploited to reduce energy consumption. QNNs usually have a tradeoff between energy consumption and accuracy depending on the quantized precision, so that it is necessary to select an appropriate precision for energy efficiency. Nevertheless, the conventional hardware accelerators such as Google TPU are typically designed and optimized for a specific precision (e.g., 8-bit), which may degrade energy efficiency for other precisions. Though an analog-based computing-in-memory (CIM) technology supporting variable precision has been proposed to improve energy efficiency, its implementation requires extremely large and power-consuming analog-to-digital converters (ADCs). In this paper, we propose Scale-CIM, a precision-scalable CIM architecture which supports MAC operations based on digital computations (not analog computations). Scale-CIM performs binary MAC operations with high parallelism, by executing digital-based multiplication operations in the CIM array and accumulation operations in the peripheral logic. In addition, Scale-CIM supports multi-bit MAC operations without ADCs, based on the binary MAC operations and shift operations depending on the precision. Since Scale-CIM fully utilizes the CIM array for various quantized precisions (not for a specific precision), it achieves high compute-throughput. Consequently, Scale-CIM enables precision-scalable CIM-based MAC operations with high parallelism. Our simulation results show that Scale-CIM achieves 1.5-15.8 x speedup and reduces system energy consumption by 53.7-95.7% across different quantized precisions, compared to the state-of-the-art precision-scalable accelerator.
C1 [Lee, Young Seo; Chung, Sung Woo] Korea Univ, Dept Comp Sci, Seoul 02841, South Korea.
   [Gong, Young -Ho] Kwangwoon Univ, Sch Comp & Informat Engn, Seoul 01897, South Korea.
   [Lee, Young Seo] Samsung Elect, Hwaseong 18448, Gyeonggi do, South Korea.
C3 Korea University; Kwangwoon University; Samsung
RP Gong, YH (corresponding author), Kwangwoon Univ, Sch Comp & Informat Engn, Seoul 01897, South Korea.
EM leeyoungseo@korea.ac.kr; yhgong@kw.ac.kr; swchung@korea.ac.kr
RI Gong, Young-Ho/AAG-5455-2021
OI Gong, Young-Ho/0000-0001-8270-7875
FU National Research Foundation of Korea (NRF) - Korea government (MSIT);
   Institute of Information & communications Technology Planning &
   Evaluation (IITP) - Korea government (MSIT);  [2020R1A2C2003500]; 
   [2020R1A6A3A13064398];  [2020R1G1A1100040]
FX Acknowledgements This work was supported by the National Research
   Foundation of Korea (NRF) grant funded by the Korea government (MSIT)
   (No. 2020R1A2C2003500, No. 2020R1A6A3A13064398, and No.
   2020R1G1A1100040) , and Institute of Information & communications
   Technology Planning & Evaluation (IITP) grant funded by the Korea
   government (MSIT) (No.2022-0-00441-001, Memory-Centric Architec-ture
   Using the Reconfigurable PIM Devices) .
CR Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Gonugondla S.K., 2020, IEEE INT C COMPUTER
   Hsueh F., 2017, 2017 IEEE International Electron Devices Meeting (IEDM), p12.6.1, DOI [10.1109/IEDM.2017.8268380, DOI 10.1109/IEDM.2017.8268380]
   Hubara I, 2018, J MACH LEARN RES, V18
   Jain S, 2021, IEEE J SOLID-ST CIRC, V56, P2981, DOI 10.1109/JSSC.2021.3092759
   Lee YS, 2021, IEEE EMBED SYST LETT, V13, P162, DOI 10.1109/LES.2021.3050253
   Li K, 2022, DES AUT TEST EUROPE, P730, DOI 10.23919/DATE54114.2022.9774679
   Long Y., 2020, IEEE IJCNN, DOI DOI 10.1109/ijcnn48605.2020.9206672
   Melikyan V., 2018, SMALL SYST SIM S
   Norrie T., 2020, HOT CHIPS S HCS
   Ryu S, 2022, IEEE J SOLID-ST CIRC, V57, P1924, DOI 10.1109/JSSC.2022.3141050
   Ryu S, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317784
   Shao YS, 2016, INT SYMP MICROARCH
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Umuroglu Y, 2018, I C FIELD PROG LOGIC, P307, DOI 10.1109/FPL.2018.00059
   Xue LN, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967060
   Zhu ZH, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317739
NR 17
TC 1
Z9 1
U1 3
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102787
DI 10.1016/j.sysarc.2022.102787
EA NOV 2022
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R3OO
UT WOS:000892217000004
DA 2024-07-18
ER

PT J
AU Shen, LY
   Wang, LL
   Zhang, K
   Li, JG
   Chen, KF
AF Shen, Leyan
   Wang, Liangliang
   Zhang, Kai
   Li, Jinguo
   Chen, Kefei
TI An efficient conditional privacy-preserving authentication scheme with
   scalable revocation for VANETs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE VANETs; Privacy-preserving; Tamper proof device; Batch verification;
   Revocation
ID CERTIFICATELESS AGGREGATE SIGNATURE; SECURE; PROTOCOL; PAIRINGS
AB In Vehicular Ad Hoc Networks (VANETs), secure information sharing between vehicles is critical for improving traffic efficiency and driving safety. However, existing identity-based communication protocols for VANETs face problems of over-reliance on ideal Tamper-Proof Devices (TPDs) and the efficiency of verifying multiple messages in areas of high traffic density. Besides, many existing authentication schemes suffer from the heavy workload of revoking malicious vehicles when they misbehave. For addressing these problems, we propose an efficient Identity-Based conditional privacy-preserving authentication protocol, which does not rely on the ideal TPD. In our scheme, the System Secret Key (SSK) is not directly preloaded with the TPD, thus avoiding a system crash when a vehicle is corrupted. To revoke malicious vehicles' identity, we propose an efficient key updating method based on Shamir's secret sharing algorithm, which improves key-update efficiency from linear to logarithmic in the number of unrevoked vehicles. Moreover, our scheme is based on Elliptic Curves Cryptosystem and avoids bilinear pairing operation while supporting batch verification, enabling faster verification even when the number of signatures is increasing. According to the results of exhaustive comparative analysis, our proposed scheme is secure against key leakage attack and efficient in overhead of computation and communication compared to related schemes.
C1 [Shen, Leyan; Wang, Liangliang; Zhang, Kai; Li, Jinguo; Chen, Kefei] Shanghai Univ Elect Power, Sch Comp Sci & Technol, Shanghai 201306, Peoples R China.
   [Wang, Liangliang] Hangzhou Normal Univ, Key Lab Cryptog Zhejiang Prov, Hangzhou 311121, Peoples R China.
   [Chen, Kefei] Hangzhou Normal Univ, Dept Math, Hangzhou 311121, Peoples R China.
   [Chen, Kefei] Westone Cryptol Res Ctr, Beijing 100070, Peoples R China.
C3 Shanghai University of Electric Power; Hangzhou Normal University;
   Hangzhou Normal University
RP Wang, LL (corresponding author), Shanghai Univ Elect Power, Sch Comp Sci & Technol, Shanghai 201306, Peoples R China.
EM llwang@shiep.edu.cn
OI Wang, Liangliang/0000-0003-0389-3281
FU National Natural Science Foundation of China [U1936213]; Open Research
   Fund of Key Laboratory of Cryptography of Zhejiang Province, China
   [ZCL21017]; Shanghai Rising-Star Program [22QA1403800]
FX This study was supported by the National Natural Science Foundation of
   China (U1936213), the Open Research Fund of Key Laboratory of
   Cryptography of Zhejiang Province, China (No. ZCL21017) and the Shanghai
   Rising-Star Program (No. 22QA1403800). The authors would like to be
   grateful to the editors and reviewers for their cherished comments and
   beneficial suggestions on this paper
CR Azees M, 2017, IEEE T INTELL TRANSP, V18, P2467, DOI 10.1109/TITS.2016.2634623
   Biswas S, 2006, IEEE COMMUN MAG, V44, P74, DOI 10.1109/MCOM.2006.1580935
   Boldyreva A, 2008, CCS'08: PROCEEDINGS OF THE 15TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P417
   Chim TW, 2011, AD HOC NETW, V9, P189, DOI 10.1016/j.adhoc.2010.05.005
   Cui J, 2019, IEEE T INTELL TRANSP, V20, P1621, DOI 10.1109/TITS.2018.2827460
   Cui J, 2019, IEEE T VEH TECHNOL, V68, P2972, DOI 10.1109/TVT.2019.2896018
   Cui J, 2018, INFORM SCIENCES, V451, P1, DOI 10.1016/j.ins.2018.03.060
   Cui J, 2017, IEEE T VEH TECHNOL, V66, P10283, DOI 10.1109/TVT.2017.2718101
   github, 2022, MIRACL CRYPTOGRAPHIC
   He DB, 2015, IEEE T INF FOREN SEC, V10, P2681, DOI 10.1109/TIFS.2015.2473820
   Isaac JT, 2010, IET COMMUN, V4, P894, DOI 10.1049/iet-com.2009.0191
   Kamil IA, 2019, J INF SECUR APPL, V44, P184, DOI 10.1016/j.jisa.2018.12.004
   Kenney JB, 2011, P IEEE, V99, P1162, DOI 10.1109/JPROC.2011.2132790
   Li J, 2015, IEEE T PARALL DISTR, V26, P938, DOI 10.1109/TPDS.2014.2308215
   Li JL, 2018, VEH COMMUN, V13, P104, DOI 10.1016/j.vehcom.2018.07.001
   Lin XD, 2007, IEEE T VEH TECHNOL, V56, P3442, DOI 10.1109/TVT.2007.906878
   Lu RX, 2008, IEEE INFOCOM SER, P1903
   Lu RX, 2012, IEEE T VEH TECHNOL, V61, P86, DOI 10.1109/TVT.2011.2162864
   Ng SC, 2011, IEEE J SEL AREA COMM, V29, P140, DOI 10.1109/JSAC.2011.110114
   nsnam, 2022, Network Simulator (ns-3 v3.36)
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Raya M, 2007, J COMPUT SECUR, V15, P39, DOI 10.3233/JCS-2007-15103
   SHAMIR A, 1979, COMMUN ACM, V22, P612, DOI 10.1145/359168.359176
   Shim KA, 2012, IEEE T VEH TECHNOL, V61, P1874, DOI 10.1109/TVT.2012.2186992
   sumo.dlr, 2022, SIMULATION URBAN MOB
   Sun JY, 2010, IEEE T PARALL DISTR, V21, P1227, DOI 10.1109/TPDS.2010.14
   Thumbur G, 2021, IEEE INTERNET THINGS, V8, P1908, DOI 10.1109/JIOT.2020.3019304
   Toor Y, 2008, IEEE COMMUN SURV TUT, V10, P74, DOI 10.1109/COMST.2008.4625806
   Wang YM, 2020, IEEE SYST J, V14, P5373, DOI 10.1109/JSYST.2020.2977670
   Wasef A, 2013, IEEE T MOBILE COMPUT, V12, P78, DOI 10.1109/TMC.2011.246
   Wei L, 2021, IEEE T INF FOREN SEC, V16, P1681, DOI 10.1109/TIFS.2020.3040876
   Zhang J, 2021, IEEE T DEPEND SECURE, V18, P722, DOI 10.1109/TDSC.2019.2904274
   Zhang L, 2017, IEEE T INTELL TRANSP, V18, P516, DOI 10.1109/TITS.2016.2579162
   Zhang L, 2015, COMPUT COMMUN, V71, P50, DOI 10.1016/j.comcom.2015.08.005
   Zhu XY, 2014, IEEE T VEH TECHNOL, V63, P907, DOI 10.1109/TVT.2013.2294032
NR 35
TC 5
Z9 5
U1 1
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102764
DI 10.1016/j.sysarc.2022.102764
EA NOV 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6E0DY
UT WOS:000883055800001
DA 2024-07-18
ER

PT J
AU Sun, XL
   Wang, Q
   Xie, F
   Quan, ZB
   Wang, W
   Wang, H
   Yao, YC
   Yang, WK
   Suzuki, S
AF Sun, Xiaolou
   Wang, Qi
   Xie, Fei
   Quan, Zhibin
   Wang, Wei
   Wang, Hao
   Yao, Yuncong
   Yang, Wankou
   Suzuki, Satoshi
TI Siamese Transformer Network: Building an autonomous real-time target
   tracking system for UAV
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE UAV tracking; Object tracking; Transformer; Siamese network
AB Currently, the common used vision-based tracking system faces two major challenges: (1) the trade-off between speed and accuracy of the tracker; (2) the robustness of the tracking servo control. In this paper, we propose a new framework composed of a transformer attached to the siamese-type feature extraction networks called Siamese Transformer Network (SiamTrans) to balance the speed and accuracy, avoiding complicated hand-designed components and tedious post-processing of most existing siamese-type trackers with pre-defined anchor boxes or anchor-free schemes. SiamTrans forces the final set of predictions via bipartite matching, significantly reducing hyper-parameters associated with the candidate boxes. Moreover, to enhance the robustness of the servo control, the high-level control part is also redesigned by fusing all the bounding box information and with the Tracking Drift Suppression Strategy (TDSS). The TDSS is mainly used to judge the target's loss. If the target is lost, it will feedback the previous information to reinitialize the tracker to track and update the template patch of SiamTrans, making the whole system more robust. Extensive experiments on visual tracking benchmarks, including GOT-10K, UAV123, demonstrate that SiamTrans achieves competitive performance and runs at 50 FPS. Specifically, SiamTrans outperforms the leading anchor-based tracker SiamRPN++ in the GOT-10K benchmark, confirming its effectiveness and efficiency. Furthermore, SiamTrans is deployed on the embedded device in which the algorithm can be run at 30FPS or 54FPS with TensorRT meeting the real-time requirements. In addition, we design the complete tracking system demo that can accurately track the target for multiple categories. The actual experimental results also show that the whole system is efficient and robust. The demo video link is as follows: https://youtu.be/UK37Q-M9ET4.
C1 [Sun, Xiaolou; Xie, Fei; Quan, Zhibin; Wang, Hao; Yao, Yuncong; Yang, Wankou] Southeast Univ, Sch Automat, Nanjing, Peoples R China.
   [Wang, Qi; Suzuki, Satoshi] Chiba Univ, Grad Sch Engn, Chiba, Japan.
   [Wang, Wei] Nanjing Univ Informat Sci & Technol, Sch Automat, Nanjing, Peoples R China.
   [Quan, Zhibin] Univ Macau, Fac Sci & Technol, Dept Comp & Informat Sci, Macau, Peoples R China.
C3 Southeast University - China; Chiba University; Nanjing University of
   Information Science & Technology; University of Macau
RP Yang, WK (corresponding author), Southeast Univ, Sch Automat, Nanjing, Peoples R China.; Wang, W (corresponding author), Nanjing Univ Informat Sci & Technol, Sch Automat, Nanjing, Peoples R China.
EM wangwei@chiba-u.jp; wkyang@seu.edu.cn
RI Quan, Zhibin/JGD-3538-2023; Xing, Junliang/HGE-9630-2022
OI Xing, Junliang/0000-0001-6801-0510; Suzuki, Satoshi/0000-0001-5343-4660;
   Quan, Zhibin/0000-0003-1748-8586
FU Fundamental Research Funds for the Central Universities, China
   [2242020R20014]; National Natural Science Foundation of China [62006041,
   61773117]; Macao Young Scholars Program [AM201914]
FX Acknowledgments This work was supported in part by the Fundamental
   Research Funds for the Central Universities, China under Grant
   2242020R20014, in part by the National Natural Science Foundation of
   China under Grant 62006041 and 61773117, and in part by the Macao Young
   Scholars Program under Grant AM201914.
CR [Anonymous], 2016, PROC CVPR IEEE, DOI DOI 10.1109/CVPR.2016.465
   Bertinetto L, 2016, PROC CVPR IEEE, P1401, DOI 10.1109/CVPR.2016.156
   Bertinetto L, 2016, LECT NOTES COMPUT SC, V9914, P850, DOI 10.1007/978-3-319-48881-3_56
   Bolme DS, 2010, PROC CVPR IEEE, P2544, DOI 10.1109/CVPR.2010.5539960
   Carion N., 2020, EUR C COMP VIS, P213, DOI DOI 10.1007/978-3-030-58452-8_13
   Chen X, 2021, PROC CVPR IEEE, P8122, DOI 10.1109/CVPR46437.2021.00803
   Chen ZD, 2020, PROC CVPR IEEE, P6667, DOI 10.1109/CVPR42600.2020.00670
   Cheng H, 2017, IEEE INT C INT ROBOT, P1732, DOI 10.1109/IROS.2017.8205986
   Dalal N, 2005, PROC CVPR IEEE, P886, DOI 10.1109/cvpr.2005.177
   Danelljan M., 2014, BRIT MACH VIS C, P1, DOI DOI 10.5244/C.28.65
   Danelljan M, 2017, PROC CVPR IEEE, P6931, DOI 10.1109/CVPR.2017.733
   Danelljan M, 2017, IEEE T PATTERN ANAL, V39, P1561, DOI 10.1109/TPAMI.2016.2609928
   Danelljan M, 2016, LECT NOTES COMPUT SC, V9909, P472, DOI 10.1007/978-3-319-46454-1_29
   Danelljan M, 2015, IEEE I CONF COMP VIS, P4310, DOI 10.1109/ICCV.2015.490
   Danelljan M, 2014, PROC CVPR IEEE, P1090, DOI 10.1109/CVPR.2014.143
   Faiçal BS, 2014, J SYST ARCHITECT, V60, P393, DOI 10.1016/j.sysarc.2014.01.004
   Fan H, 2019, PROC CVPR IEEE, P7944, DOI 10.1109/CVPR.2019.00814
   Fan H, 2019, PROC CVPR IEEE, P5369, DOI 10.1109/CVPR.2019.00552
   Fu C., 2020, ARXIV
   Fu CH, 2014, IEEE INT CONF ROBOT, P5441, DOI 10.1109/ICRA.2014.6907659
   Galoogahi HK, 2017, IEEE I CONF COMP VIS, P1144, DOI [10.1109/ICCV.2017.128, 10.1109/ICCV.2017.129]
   Gündes AN, 2007, IEEE T AUTOMAT CONTR, V52, P1502, DOI 10.1109/TAC.2007.902763
   Guo DY, 2020, PROC CVPR IEEE, P6268, DOI 10.1109/CVPR42600.2020.00630
   He AF, 2018, PROC CVPR IEEE, P4834, DOI 10.1109/CVPR.2018.00508
   Henriques JF, 2015, IEEE T PATTERN ANAL, V37, P583, DOI 10.1109/TPAMI.2014.2345390
   Hosang J, 2017, PROC CVPR IEEE, P6469, DOI 10.1109/CVPR.2017.685
   Huang LH, 2021, IEEE T PATTERN ANAL, V43, P1562, DOI 10.1109/TPAMI.2019.2957464
   Li B, 2021, DEF TECHNOL, V17, P457, DOI 10.1016/j.dt.2020.11.014
   Li B, 2019, PROC CVPR IEEE, P4277, DOI 10.1109/CVPR.2019.00441
   Li B, 2018, PROC CVPR IEEE, P8971, DOI 10.1109/CVPR.2018.00935
   Li F, 2017, IEEE INT CONF COMP V, P2001, DOI 10.1109/ICCVW.2017.234
   Li X, 2019, KNOWL-BASED SYST, V166, P71, DOI 10.1016/j.knosys.2018.12.011
   Li Y, 2015, LECT NOTES COMPUT SC, V8926, P254, DOI 10.1007/978-3-319-16181-5_18
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Liu H, 2020, AEROSP SCI TECHNOL, V106, DOI 10.1016/j.ast.2020.106061
   Liu Q, 2023, IEEE T MULTIMEDIA, V25, P1269, DOI 10.1109/TMM.2022.3140929
   Mueller M, 2016, 2016 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS (IROS 2016), P1562, DOI 10.1109/IROS.2016.7759253
   Mueller M, 2016, LECT NOTES COMPUT SC, V9905, P445, DOI 10.1007/978-3-319-46448-0_27
   Oh Seung-Min., 2007, AIAA Guidance, Navigation and Control Conference and Exhibit, page, P6866
   Olivares-Mendez MA, 2015, SENSORS-BASEL, V15, P31362, DOI 10.3390/s151229861
   Pu, 2018, ARXIV
   Qiao Liu, 2021, IEEE Transactions on Multimedia, V23, P2114, DOI 10.1109/TMM.2020.3008028
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Srivastava S, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102152
   Sun P, 2021, AUTOMATICA, V130, DOI 10.1016/j.automatica.2021.109708
   Valmadre J, 2017, PROC CVPR IEEE, P5000, DOI 10.1109/CVPR.2017.531
   van de Weijer J, 2006, LECT NOTES COMPUT SC, V3952, P334
   Vaswani A, 2017, ADV NEUR IN, V30
   Vela P, 2009, IEEE T CONTR SYST T, V17, P442, DOI 10.1109/TCST.2008.2000979
   Wang N, 2021, PROC CVPR IEEE, P1571, DOI 10.1109/CVPR46437.2021.00162
   Wang Z, 2004, IEEE T IMAGE PROCESS, V13, P600, DOI 10.1109/TIP.2003.819861
   Yan B, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P10428, DOI 10.1109/ICCV48922.2021.01028
   Zhang JM, 2014, LECT NOTES COMPUT SC, V8694, P188, DOI 10.1007/978-3-319-10599-4_13
   Zhu M, 2020, IMAGE VISION COMPUT, V103, DOI 10.1016/j.imavis.2020.104002
   Zhu Z., 2018, 2018 IEEE International Magnetics Conference (INTERMAG), DOI 10.1109/INTMAG.2018.8508710
NR 56
TC 1
Z9 2
U1 3
U2 31
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102675
DI 10.1016/j.sysarc.2022.102675
EA JUL 2022
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3X4DR
UT WOS:000842993200003
DA 2024-07-18
ER

PT J
AU Wang, P
   Ouyang, T
   Liao, GC
   Gong, J
   Yu, S
   Chen, X
AF Wang, Pu
   Ouyang, Tao
   Liao, Guocheng
   Gong, Jie
   Yu, Shuai
   Chen, Xu
TI Edge intelligence in motion: Mobility-aware dynamic DNN inference
   service migration with downtime in mobile edge computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE DNN service migration; Multi-exit DNN; Service downtime; Mobile edge
   computing; Model predictive control
ID PLACEMENT
AB Edge intelligence (EI) becomes a trend to push the deep learning frontiers to the network edge, so that deep neural networks (DNNs) applications can be well leveraged at resource-constrained mobile devices with benefits of edge computing. Due to the high user mobility among scattered edge servers in many scenarios such as internet of vehicular applications, dynamic service migration is desired to maintain a reliable and efficient quality of service (QoS). However, inevitable service downtime incurred by service migration would largely degrade the real-time performance of delay-sensitive DNN inference services. To address this issue, we advocate a user-centric management for dynamic DNN inference service migration with flexible multi-exit mechanism, aiming at maximizing overall user utility (e.g., DNN model inference accuracy) with various service downtime. We first leverage dynamic programming to propose an optimal offline migration and exit point selection strategy (OMEPS) algorithm when complete future information of user behaviors is available. Amenable to a more practical application domain without complete future information, we incorporate the OMEPS algorithm into a model predictive control (MPC) framework, then construct a mobility-aware service migration and DNN exit point selection (MOMEPS) algorithm, which improves the long-term user utility within limited predictive future information. However, heavy computation overheads of MOMEPS algorithm impose burdens on mobile devices, thus we further advocate a cost-efficient algorithm, named smart-MOMEPS, which introduces a smart migration judgement based on Neural Networks to control the implementation of (MOMEPS) algorithm by wisely estimating whether the DNN service should be migrated or not. Extensive trace-driven simulation results demonstrate the superior performance of our smart-MOMEPS algorithm for achieving significant overall utility improvements with low computation overheads compared with other online algorithms.
C1 [Wang, Pu; Ouyang, Tao; Gong, Jie; Yu, Shuai; Chen, Xu] Sun Yat Sen Univ, Sch Comp Sci & Engn, Guangzhou, Peoples R China.
   [Wang, Pu] Sun Yat Sen Univ, Sch Biomed Engn, Guangzhou, Peoples R China.
   [Liao, Guocheng] Sun Yat Sen Univ, Sch Software Engn, Zhuhai, Peoples R China.
C3 Sun Yat Sen University; Sun Yat Sen University; Sun Yat Sen University
RP Chen, X (corresponding author), Sun Yat Sen Univ, Sch Comp Sci & Engn, Guangzhou, Peoples R China.
EM chenxu35@mail.sysu.edu.cn
RI Chen, Xu/GXW-3072-2022
FU National Science Foundation of China [U20A20159, 61972432]; Guangdong
   Basic and Applied Basic Research Foundation [2021B151520008]; Program
   for Guangdong Introducing Innovative and Entrepreneurial Teams
   [2017ZT07X355]
FX This work was supported in part by the National Science Foundation of
   China (No. U20A20159, No. 61972432); Guangdong Basic and Applied Basic
   Research Foundation (No. 2021B151520008); the Program for Guangdong
   Introducing Innovative and Entrepreneurial Teams (No. 2017ZT07X355).
CR Altché F, 2017, IEEE INT C INTELL TR
   [Anonymous], 2009, P SIMUTOOLS
   [Anonymous], 1997, NEURAL COMPUT
   Camacho E. F, 2004, ADV TK CONT SIGN PRO, DOI 10.1007/978-0-85729-398-5
   Chen C, 2021, APPL SOFT COMPUT, V103, DOI 10.1016/j.asoc.2021.107108
   Farhadi V, 2021, IEEE ACM T NETWORK, V29, P779, DOI 10.1109/TNET.2020.3048613
   Feng J, 2018, WEB CONFERENCE 2018: PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE (WWW2018), P1459, DOI 10.1145/3178876.3186058
   Fu Silvery, 2020, 3 USENIX WORKSHOP HO
   Gebrie H, 2019, IEEE INT CONF COMM, DOI 10.1109/iccw.2019.8756972
   Gu L, 2021, IEEE INFOCOM SER, DOI 10.1109/INFOCOM42981.2021.9488779
   Hanyao MX, 2021, IEEE INFOCOM SER, DOI 10.1109/INFOCOM42981.2021.9488741
   Kawashima K, 2016, IEEE IFIP NETW OPER, P1037, DOI 10.1109/NOMS.2016.7502957
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Ksentini A, 2014, IEEE ICC, P1350, DOI 10.1109/ICC.2014.6883509
   Kumazaki M., 2020, 2020 IEEE INT C CONS, DOI DOI 10.1109/ICCETAIWAN49838.2020.9258058
   Li CL, 2020, J PARALLEL DISTR COM, V143, P107, DOI 10.1016/j.jpdc.2020.04.012
   Li E, 2020, IEEE T WIREL COMMUN, V19, P447, DOI 10.1109/TWC.2019.2946140
   Li KL, 2017, CHIN AUTOM CONGR, P2804, DOI 10.1109/CAC.2017.8243253
   Lin MH, 2012, 2012 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC)
   Ma HR, 2019, IEEE INT CONF COMMUN, DOI 10.1109/iccchina.2019.8855957
   Ma L, 2019, IEEE T MOBILE COMPUT, V18, P2020, DOI 10.1109/TMC.2018.2871842
   Machen A, 2018, IEEE WIREL COMMUN, V25, P140, DOI 10.1109/MWC.2017.1700011
   Nadgowda S, 2017, INT CON DISTR COMP S, P2137, DOI 10.1109/ICDCS.2017.91
   Ouyang T, 2019, REAL TIM SYST SYMP P, P380, DOI 10.1109/RTSS46320.2019.00041
   Ouyang T, 2019, IEEE INFOCOM SER, P1468, DOI [10.1109/infocom.2019.8737560, 10.1109/INFOCOM.2019.8737560]
   Ouyang T, 2018, IEEE J SEL AREA COMM, V36, P2333, DOI 10.1109/JSAC.2018.2869954
   Teerapittayanon S, 2016, INT C PATT RECOG, P2464, DOI 10.1109/ICPR.2016.7900006
   tensorflow, 2022, TENS DOCK IM
   Tian XZ, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21010229
   Urgaonkar R, 2015, PERFORM EVALUATION, V91, P205, DOI 10.1016/j.peva.2015.06.013
   Wang CJ, 2019, IEEE ACCESS, V7, P101441, DOI 10.1109/ACCESS.2019.2929430
   Wang SQ, 2019, IEEE ACM T NETWORK, V27, P1272, DOI 10.1109/TNET.2019.2916577
   Wang SQ, 2014, IEEE MILIT COMMUN C, P835, DOI 10.1109/MILCOM.2014.145
   Wang ZZ, 2020, COMPUT COMMUN, V162, P69, DOI 10.1016/j.comcom.2020.08.005
   Wei WT, 2022, IEEE T INTELL TRANSP, V23, P25536, DOI 10.1109/TITS.2021.3091321
   Wu Q, 2019, IEEE INTERNET THINGS, V6, P7737, DOI 10.1109/JIOT.2019.2903120
   Xu B, 2020, IEEE INT CONF CLOUD, P321, DOI 10.1109/CLOUD49709.2020.00052
   Yang C, 2018, KDD'18: PROCEEDINGS OF THE 24TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P914, DOI 10.1145/3219819.3219821
   Zhang Q, 2013, IEEE J SEL AREA COMM, V31, P762, DOI 10.1109/JSAC.2013.SUP2.1213008
   Zhang Y, 2019, IEEE J SEL AREA COMM, V37, P1881, DOI 10.1109/JSAC.2019.2927071
   Zhao D, 2017, 2017 17TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT 2017), P986, DOI 10.1109/ICCT.2017.8359782
   Zhou Z, 2020, IEEE INTERNET THINGS, V7, P8600, DOI 10.1109/JIOT.2020.2994308
   Zhou Z, 2019, P IEEE, V107, P1738, DOI 10.1109/JPROC.2019.2918951
NR 43
TC 7
Z9 8
U1 3
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102664
DI 10.1016/j.sysarc.2022.102664
EA JUL 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3R1UN
UT WOS:000838705100011
DA 2024-07-18
ER

PT J
AU Yang, CS
   Yu, ZW
   Zhang, RY
   Nie, S
   Li, H
   Chen, XZ
   Long, LB
   Liu, D
AF Yang, Chaoshu
   Yu, Zhiwang
   Zhang, Runyu
   Nie, Shun
   Li, Hui
   Chen, Xianzhang
   Long, Linbo
   Liu, Duo
TI Efficient persistent memory file systems using virtual superpages with
   multi-level allocator
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Persistent memory; Persistent memory file system; Virtual superpage;
   Space management strategy
ID LATENCY
AB Emerging persistent memory file systems can significantly improve performance by utilizing the advantages of Persistent Memories (PMs). Especially, they can employ superpages of PMs to alleviate the overhead of locating file data and space management, reduce TLB misses rate. Unfortunately, file systems that organize file data using superpages also induce two critical problems. First, ensuring data consistency can cause severe write amplification during overwrite. Second, existing superpages management may lead to large space waste. In this paper, we propose a Virtual Superpage Mechanism (VSM) to solve the problems by taking advantages of virtual address space. In detail, VSM adopts multi-grained copy-on-write mechanism to reduce the write amplification and zero-copy file data migration mechanism to improve the space utilization efficiency. We implement the proposed VSM mechanism in Linux kernel. Compared with PMFS and NOVA, the state-of-the-art persistent memory file systems, the experimental results show that VSM improves the performance by 36% and 14% on average, respectively. Meanwhile, VSM can achieve the same space utilization efficiency of the file systems using 4 KB pages. Furthermore, we also propose a multi-level allocator, called VSMA, to further improve the performance of VSM. Experimental results show that the proposed VSMA outperforms VSM by 14% on average.
C1 [Yang, Chaoshu; Yu, Zhiwang; Li, Hui] Guizhou Univ, Coll Comp Sci & Technol, State Key Lab Publ Big Data, Guiyang, Peoples R China.
   [Zhang, Runyu; Nie, Shun; Chen, Xianzhang; Liu, Duo] Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
   [Long, Linbo] Chongqing Univ Posts & Telecommun, Coll Comp Sci & Technol, Chongqing, Peoples R China.
C3 Guizhou University; Chongqing University; Chongqing University of Posts
   & Telecommunications
RP Liu, D (corresponding author), Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
EM liuduo@cqu.edu.cn
RI Chen, Xianzhang/GOH-1024-2022; Zhang, Runyu/W-8406-2019
OI Yang, Chaoshu/0000-0002-0690-7370; Chen, Xianzhang/0000-0001-8987-377X
FU National Natural Science Foundation of China [62162011, 62162010,
   61802038, 61902045]; Guizhou University [2020(13)]; Chongqing Technology
   Innovation and Application Development Key Project
   [cstc2019jscx-mbdxX0022]
FX This work is partially supported by grants from the National Natural
   Science Foundation of China (62162011, 62162010, 61802038, and
   61902045), the doctor funds of Guizhou University 2020(13) and Chongqing
   Technology Innovation and Application Development Key Project
   (cstc2019jscx-mbdxX0022). We would like to thank the anonymous reviewers
   for their valuable feedback and improvements to this article, and thank
   all providers of the public workloads used in our experimental studies.
CR Ahn Jung-Sang, 2019, 11 USENIX WORKSHOP H
   [Anonymous], FIO - Flexible I/O Tester
   [Anonymous], 2016, LIN PROF PERF COUNT
   Condit J, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133
   Dulloor Subramanya R., 2014, P EUR C COMP SYST EU, P1, DOI [10.1145/2592798.2592814, DOI 10.1145/2592798.2592814]
   Guo YC, 2020, IEEE T COMPUT AID D, V39, P62, DOI 10.1109/TCAD.2018.2883981
   Gupta S, 2020, DES AUT TEST EUROPE, P1598, DOI 10.23919/DATE48585.2020.9116338
   Han JH, 2020, IEEE T PARALL DISTR, V31, P1328, DOI 10.1109/TPDS.2019.2962806
   Han K, 2020, IEEE T COMPUT, V69, P260, DOI 10.1109/TC.2019.2947897
   I. Network Appliance, POSTM FIL BENCHM
   Intel, 2016, PERS MEM EM
   Intel, 2015, 3D XPOINT UNV NEXT B
   Ji C., 2016, 8 USENIX WORKSHOP HO
   Kang DH, 2018, IEEE T CONSUM ELECTR, V64, P319, DOI 10.1109/TCE.2018.2859630
   Kim N.S., 2019, P 56 ANN DES AUT C 2, P14
   Kim WH, 2016, ACM SIGPLAN NOTICES, V51, P385, DOI 10.1145/2954679.2872392
   Kwon T, 2020, IEEE T COMPUT AID D, V39, P1855, DOI 10.1109/TCAD.2019.2927510
   Lee Changman, 2015, 13 USENIX C FILE STO, P273
   Lee E., 2013, Proceedings of the 11th USENIX Conference on File and Storage Technologies, P73
   Lee E, 2016, IEEE T COMPUT, V65, P1145, DOI 10.1109/TC.2014.2349525
   Liu JH, 2020, DISTRIB PARALLEL DAT, V38, P865, DOI 10.1007/s10619-019-07277-8
   Mathur Avantika, 2007, P LIN S, V2
   Oehler R., 2006, P ACMIEEE SC2006 C H, P65
   Ou JX, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901324
   Palangappa PM, 2016, IEEE T COMPUT, V65, P1025, DOI 10.1109/TC.2015.2506555
   Qiu S, 2012, IEEE S MASS STOR SYS
   Raad A, 2020, P ACM PROGRAM LANG, V4, DOI 10.1145/3371079
   Rodeh O, 2013, ACM T STORAGE, V9, DOI 10.1145/2501620.2501623
   Sha EHM, 2016, IEEE T COMPUT, V65, P2959, DOI 10.1109/TC.2016.2516019
   Tarasov Vasily, 2016, login Usenix Mag, V41, P1
   Waddington D, 2019, MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P277, DOI 10.1145/3357526.3357528
   Wang XY, 2019, ACM T ARCHIT CODE OP, V16, DOI 10.1145/3310133
   Wu Xiaojian., 2011, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis (SC '11), p39:1
   Xu J, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P323
   Yang CS, 2020, FUTURE GENER COMP SY, V111, P288, DOI 10.1016/j.future.2020.04.024
   Yu C.D., 2015, P INT C HIGH PERFORM
   Zeng KS, 2017, DES AUT TEST EUROPE, P1769, DOI 10.23919/DATE.2017.7927279
   Zhang Y, 2018, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3195799
   Zheng SG, 2018, J PARALLEL DISTR COM, V120, P355, DOI 10.1016/j.jpdc.2017.10.022
   Zhou J, 2020, ANN I S COM, P597, DOI 10.1109/ISCA45697.2020.00056
NR 40
TC 2
Z9 2
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102629
DI 10.1016/j.sysarc.2022.102629
EA JUL 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3R1UN
UT WOS:000838705100001
DA 2024-07-18
ER

PT J
AU Guo, R
   Xu, L
   Li, X
   Zhang, YH
   Li, XL
AF Guo, Rui
   Xu, Lei
   Li, Xiong
   Zhang, Yinghui
   Li, Xuelei
TI An Efficient Certificateless Ring Signcryption Scheme With Conditional
   Privacy-Preserving in VANETs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Conditional privacy preservation; Certificateless ring signcryption;
   Batch verification; Vehicular ad hoc networks (VANETs)
ID MESSAGE AUTHENTICATION PROTOCOL; SECURE
AB As an ever-increasing ingredient of intelligent transportation systems, vehicular ad hoc networks (VANETs) can be leveraged to improve road safety and driving convenience. However, the extreme mobility and volatility of VANETs can arouse serious concerns about vehicle identity privacy leakages as well as the authenticity and confidentiality of safety messages in vehicular communication. To cope with these issues, we propose a certificateless ring signcryption scheme with conditional privacy-preserving based on elliptic curve cryptography, which can provide secure vehicular communication with low transmission latency and communication overhead. Besides, by integrating a tracking mark into the safety message, we design a tracking algorithm that enables the trusted party to distinguish malicious vehicles from the ring member list. It realizes conditional privacy while avoiding the huge cost of vehicular storage resources. Through security analysis, this scheme is proven to be secure under the Elliptic curve discrete logarithm and Elliptic curve computational Diffie-Hellman assumptions in the random oracle model. Finally, we implement the performance evaluations in terms of the computational overhead, the communication bandwidth and the packet loss rate. By utilizing the MIRACL cryptography library and the Veins simulation framework, the results illustrate that the proposed scheme can support an efficient and highly reliable communication protocol for safety-related applications in VANETs environment.
C1 [Guo, Rui; Xu, Lei; Zhang, Yinghui] Xian Univ Posts & Telecommun, Sch Cyberspace Secur, Natl Engn Lab Wireless Secur, Xian 710121, Peoples R China.
   [Guo, Rui] Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Peoples R China.
   [Li, Xiong] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Inst Cyber Secur, Chengdu 611731, Peoples R China.
   [Li, Xuelei] Inspur Beijing Elect Informat Ind Co Ltd, Beijing 100085, Peoples R China.
C3 Xi'an University of Posts & Telecommunications; Xidian University;
   University of Electronic Science & Technology of China; Inspur
RP Li, X (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Inst Cyber Secur, Chengdu 611731, Peoples R China.
EM guorui@xupt.edu.cn; xuleixupt@163.com; lixiongzhq@163.com;
   yhzhaang@163.com; will8898@163.com
RI Li, Xiong/K-7233-2012
OI Li, Xiong/0000-0001-6619-554X
FU National Natural Science Foundation of China [62072369, 62072371,
   62072078, 61802303, 61772418]; Key Research and Development Program of
   Shaanxi, China [2020ZDLGY08-04]; Innovation Capability Support Program
   in Shaanxi Province of China [2020KJXX-052]; Basic Research Program of
   Qinghai Province, China [2020-ZJ-701]; Shaanxi Special Support Program
   Youth Top-notch Talent Program, China
FX This work was supported by the National Natural Science Foundation of
   China under Grant 62072369, 62072371, 62072078, 61802303 and 61772418,
   the Key Research and Development Program of Shaanxi, China under Grant
   2020ZDLGY08-04, the Innovation Capability Support Program in Shaanxi
   Province of China under Grant 2020KJXX-052, the Basic Research Program
   of Qinghai Province, China under Grant 2020-ZJ-701, Yinghui Zhang is
   supported by the Shaanxi Special Support Program Youth Top-notch Talent
   Program, China.
CR Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   Al-Shareeda MA, 2021, IEEE SENS J, V21, P2422, DOI 10.1109/JSEN.2020.3021731
   Ali I, 2021, IEEE T VEH TECHNOL, V70, P1278, DOI 10.1109/TVT.2021.3050399
   Ferrag MA, 2017, TELECOMMUN SYST, V66, P481, DOI 10.1007/s11235-017-0299-y
   [Anonymous], 2021, MIRACL Cryptographic SDK: Multiprecision Integer and Rational Arithmetic Cryptographic Library
   [Anonymous], 2021, OMNeT++ discrete event simulator
   Babaghayou M, 2020, J INF SECUR APPL, V55, DOI 10.1016/j.jisa.2020.102618
   Cai Y, 2021, IEEE INTERNET THINGS, V8, P647, DOI 10.1109/JIOT.2020.3037252
   CHAUM D, 1991, LECT NOTES COMPUT SC, V547, P257
   Chen YL, 2022, IEEE INTERNET THINGS, V9, P10354, DOI 10.1109/JIOT.2021.3121552
   Cui J, 2020, IEEE T INF FOREN SEC, V15, P1654, DOI 10.1109/TIFS.2019.2946933
   Eddine MS, 2021, J INF SECUR APPL, V59, DOI 10.1016/j.jisa.2021.102802
   Feng X, 2021, IEEE T INF FOREN SEC, V16, P3888, DOI 10.1109/TIFS.2021.3098971
   Ferrag MA, 2017, IEEE COMMUN SURV TUT, V19, P3015, DOI 10.1109/COMST.2017.2718178
   Gupta M, 2022, IEEE T SERV COMPUT, V15, P1912, DOI 10.1109/TSC.2020.3025993
   Han YB, 2022, IEEE SYST J, V16, P1637, DOI 10.1109/JSYST.2021.3116029
   He DB, 2015, IEEE T INF FOREN SEC, V10, P2681, DOI 10.1109/TIFS.2015.2473820
   Herranz J, 2003, LECT NOTES COMPUT SC, V2904, P266
   Horng SJ, 2013, IEEE T INF FOREN SEC, V8, P1860, DOI 10.1109/TIFS.2013.2277471
   Huang XY, 2005, AINA 2005: 19TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOL 2, P649
   Jiang YJ, 2020, IEEE ACCESS, V8, P98986, DOI 10.1109/ACCESS.2020.2997840
   Li J, 2018, INT CONF COMPUT NETW, P322, DOI 10.1109/ICCNC.2018.8390287
   Li XF, 2020, IEEE ACCESS, V8, P76765, DOI 10.1109/ACCESS.2020.2987831
   Li X, 2020, IEEE SYST J, V14, P3547, DOI 10.1109/JSYST.2020.2991168
   Liu F, 2019, IEEE VEHIC NETW CONF, DOI 10.1109/vnc48660.2019.9062800
   Lopez PA, 2018, IEEE INT C INTELL TR, P2575, DOI 10.1109/ITSC.2018.8569938
   Mei Q, 2021, IEEE SYST J, V15, P245, DOI 10.1109/JSYST.2020.2966526
   Mundhe P, 2020, IEEE SYST J, V14, P5463, DOI 10.1109/JSYST.2020.2980297
   Park Y, 2016, J AMB INTEL HUM COMP, V7, P661, DOI 10.1007/s12652-015-0309-4
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Raya M, 2007, J COMPUT SECUR, V15, P39, DOI 10.3233/JCS-2007-15103
   Rivest R.L., 2001, INT C THEOR APPL CRY, P552, DOI DOI 10.1007/3-540-45682-1_32
   Sommer C, 2011, IEEE T MOBILE COMPUT, V10, P3, DOI 10.1109/TMC.2010.133
   Thumbur G, 2021, IEEE INTERNET THINGS, V8, P1908, DOI 10.1109/JIOT.2020.3019304
   Vijayakumar P, 2022, IEEE T INTELL TRANSP, V23, P1630, DOI 10.1109/TITS.2021.3099488
   Wang SB, 2017, COMPUT COMMUN, V112, P154, DOI 10.1016/j.comcom.2017.09.005
   Wang YM, 2020, IEEE SYST J, V14, P5373, DOI 10.1109/JSYST.2020.2977670
   Wang Y, 2021, IEEE T VEH TECHNOL, V70, P10436, DOI 10.1109/TVT.2021.3107524
   Wang YJ, 2019, IEEE T INF FOREN SEC, V14, P1779, DOI 10.1109/TIFS.2018.2885277
   Wasef A, 2013, IEEE T MOBILE COMPUT, V12, P78, DOI 10.1109/TMC.2011.246
   Wei L, 2021, IEEE T INF FOREN SEC, V16, P1681, DOI 10.1109/TIFS.2020.3040876
   Xiong H, 2022, IEEE T DEPEND SECURE, V19, P2089, DOI 10.1109/TDSC.2020.3047872
   Xiong WN, 2021, IEEE T VEH TECHNOL, V70, P3456, DOI 10.1109/TVT.2021.3064337
   Zhang L, 2017, IEEE T INTELL TRANSP, V18, P516, DOI 10.1109/TITS.2016.2579162
   Zhang L, 2010, IEEE T VEH TECHNOL, V59, P1606, DOI 10.1109/TVT.2009.2038222
NR 45
TC 18
Z9 19
U1 2
U2 24
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102633
DI 10.1016/j.sysarc.2022.102633
EA JUN 2022
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O9RS
UT WOS:000855031800013
DA 2024-07-18
ER

PT J
AU Sun, WD
   Lu, YT
   Zhang, XY
   Sun, M
AF Sun, Weidi
   Lu, Yuteng
   Zhang, Xiyue
   Sun, Meng
TI DeepGlobal: A framework for global robustness verification of
   feedforward neural networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Feed forward neural networks; Robustness; Global verification
AB Feed forward neural networks (FNNs) have been deployed in a variety of domains, though achieving great success, also pose severe safety and reliability concerns. Existing adversarial attack generation and automatic verification techniques cannot formally verify a network globally, i.e., finding all adversarial dangerous regions (ADRs) of a network is out of their reach. To address this problem, we develop a global robustness verifiable FNN framework DeepGlobal with four components: 1) a rule-generator finding all potential boundaries of a network by logical reasoning; 2) a new network architecture Sliding Door Network (SDN) enabling rule generation in a feasible way; 3) a selector which selects real boundaries from the generated potential boundaries; 4) a filter finding ADRs with meaningful adversarial examples. The ADRs can be represented by the identified real boundaries. We demonstrate the effectiveness of our approach on both synthetic and real datasets.
C1 [Sun, Weidi; Lu, Yuteng; Zhang, Xiyue; Sun, Meng] Peking Univ, Sch Math Sci, Beijing, Peoples R China.
C3 Peking University
RP Sun, M (corresponding author), Peking Univ, Sch Math Sci, Beijing, Peoples R China.
EM sunm@pku.edu.cn
RI SUN, MENG/KQA-2135-2024
OI Sun, Meng/0000-0001-6550-7396
FU National Natural Science Foun-dation of China [62172019, 61772038];
   CCF-Huawei Formal Verification Innovation Research Plan
FX Acknowledgments This research was sponsored by the National Natural
   Science Foun-dation of China under Grant No. 62172019, 61772038, and
   CCF-Huawei Formal Verification Innovation Research Plan.
CR Biggio B, 2014, IEEE T KNOWL DATA EN, V26, P984, DOI 10.1109/TKDE.2013.57
   Carlini N, 2017, P IEEE S SECUR PRIV, P39, DOI 10.1109/SP.2017.49
   Dantzig G., 2016, LINEAR PROGRAMMING E
   Dou Q, 2019, ADV NEUR IN, V32
   Evtimova Katrina, 2021, ABS211209214 CORR
   Gehr T, 2018, P IEEE S SECUR PRIV, P3, DOI 10.1109/SP.2018.00058
   Goodfellow I. J., 2015, 3 INT C LEARNING REP
   Goodfellow I, 2016, ADAPT COMPUT MACH LE, P1
   Gopinath D, 2019, 34TH IEEE/ACM INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING (ASE 2019), P809, DOI 10.1109/ASE.2019.00079
   Huang XW, 2017, LECT NOTES COMPUT SC, V10426, P3, DOI 10.1007/978-3-319-63387-9_1
   Katz G, 2017, LECT NOTES COMPUT SC, V10426, P97, DOI 10.1007/978-3-319-63387-9_5
   Kindermans P.-J., 2018, INT C LEARN REPR, P1
   Kingma DP, 2019, FOUND TRENDS MACH LE, V12, P4, DOI 10.1561/2200000056
   Kingma Diederik P., 2015, P 3 INT C LEARN
   LeCun Y., 1998, The MNIST database of handwritten digits.
   Lundberg SM, 2017, ADV NEUR IN, V30
   Mantiuk R, 2011, ACM T GRAPHIC, V30, DOI 10.1145/1964921.1964935
   Mirman Matthew, 2018, INT C MACH LEARN, P3575
   Papernot N, 2016, 1ST IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY, P372, DOI 10.1109/EuroSP.2016.36
   Ribeiro MT, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P1135, DOI 10.1145/2939672.2939778
   Ruan WJ, 2019, PROCEEDINGS OF THE TWENTY-EIGHTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P5944
   Ruan WJ, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2651
   Suya Fnu, 2019, ABS190807000 CORR
   Szegedy Christian, 2014, INT C LEARN REPR INT
   Wang Z, 2004, IEEE T IMAGE PROCESS, V13, P600, DOI 10.1109/TIP.2003.819861
   Wicker M, 2018, LECT NOTES COMPUT SC, V10805, P408, DOI 10.1007/978-3-319-89960-2_22
   Wu M, 2020, THEOR COMPUT SCI, V807, P298, DOI 10.1016/j.tcs.2019.05.046
   Xiang Weiming, 2017, Reachable set computation and safety verification for neural networks with relu activations
   Zalando research, 2017, FASH MNIST MNIST LIK
   Zhang L, 2011, IEEE T IMAGE PROCESS, V20, P2378, DOI 10.1109/TIP.2011.2109730
   Zhang R, 2018, PROC CVPR IEEE, P586, DOI 10.1109/CVPR.2018.00068
NR 31
TC 1
Z9 2
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102582
DI 10.1016/j.sysarc.2022.102582
EA MAY 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C8FZ
UT WOS:000811098400002
DA 2024-07-18
ER

PT J
AU Lu, MM
   Xiao, ZX
   Li, HF
   Zhang, Y
   Xiong, NN
AF Lu, Mingming
   Xiao, Zhixiang
   Li, Haifeng
   Zhang, Ya
   Xiong, Neal N.
TI Feature pyramid-based graph convolutional neural network for graph
   classification
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Feature pyramid; Graph classification; Graph neural network; Graph
   pooling
AB As an important task of Graph Neural Networks (GNN), graph classification has received increasing attention, as it can be widely used in numerous fields, such as protein prediction and community prediction. The GNN models for graph classification usually require aggregating the structure and feature information of an input graph into a hidden representation vector. Such a technique can be generally referred as graph pooling, which intends to maximize the removal of noise while minimize the loss of important features. Therefore, there exists a trade-off between the noise reduction and information maximization that needs to be balanced for better performance. However, the existing pooling-based GNNs for graph classification depends on the manual setting of the graphpooling degree, making it difficult to balance the trade-off. To this end, we propose a Feature Pyramid-based Graph Convolutional Neural network for Graph Classification (FPGCN-GC), which constructs multi-scale hierarchical information fusion to reduce information loss, and achieves an adaptive feature fusion through a learnable weighted residual connection and self-attention mechanism. The superior performance of the proposed method is verified on multiple graph classification datasets, thus illustrating the effectiveness and superiority of FPGCN-GC. In addition, we visualize FPGCN-GC by T-SNE to further analyze the underlying reason for its effectiveness.
C1 [Lu, Mingming; Xiao, Zhixiang] Cent South Univ, Sch Comp Sci & Engn, Changsha 410083, Peoples R China.
   [Li, Haifeng] Cent South Univ, Sch Geosci & Info Phys, Changsha 410083, Peoples R China.
   [Zhang, Ya] State Grid Changsha Power Supply Co, Changsha 410083, Peoples R China.
   [Xiong, Neal N.] Ross State Univ, Dept Comp Sci & Math, Alpine, TX 79830 USA.
C3 Central South University; Central South University; Texas State
   University System
RP Li, HF (corresponding author), Cent South Univ, Sch Geosci & Info Phys, Changsha 410083, Peoples R China.
EM lihaifeng@csu.edu.cn
OI lu, ming ming/0000-0002-3932-7890
FU National Natural Science Foundation of China [U20A20182]
FX Acknowledgement This work was partially supported by the National
   Natural Science Foundation of China under Grant No. U20A20182.
CR Bachlechner Thomas, 2020, ARXIV
   Bronstein MM, 2017, IEEE SIGNAL PROC MAG, V34, P18, DOI 10.1109/MSP.2017.2693418
   Defferrard M., 2016, P 30 INT C NEURAL IN, V29, P3844
   Doshi S, 2021, ARXIV211111482
   Gama F, 2020, IEEE SIGNAL PROC MAG, V37, P128, DOI 10.1109/MSP.2020.3016143
   Gao HY, 2019, PR MACH LEARN RES, V97
   Gilmer J, 2017, PR MACH LEARN RES, V70
   Gori M, 2005, IEEE IJCNN, P729
   Guo WZ, 2011, WIRELESS PERS COMMUN, V56, P359, DOI 10.1007/s11277-010-9976-9
   He RH, 2011, INFORM FUSION, V12, P223, DOI 10.1016/j.inffus.2010.02.001
   Henaff Mikael, 2015, Comput. Sci.
   Huang SB, 2021, IEEE T NETW SCI ENG, V8, P2087, DOI 10.1109/TNSE.2020.3014455
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lee J, 2019, PR MACH LEARN RES, V97
   Li HY, 2020, IEEE WCNC, DOI 10.1109/wcnc45663.2020.9120639
   Li HH, 2018, IEEE ACCESS, V6, P58939, DOI 10.1109/ACCESS.2018.2866364
   LI J, 2019, SEMI SUPERVISED GRAP
   Lin L, 2022, IEEE T PATTERN ANAL, V44, P2504, DOI 10.1109/TPAMI.2020.3043268
   Lin T.-Y., 2017, CVPR, P2117, DOI 10.1109/CVPR.2017.106
   Lu M, 2021, IEEE ACCESS, V9, P87857, DOI 10.1109/ACCESS.2021.3063475
   Lu M, REMOTE SENS-BASEL, V13
   Mnih V, 2014, ADV NEURAL INFORM PR, P3
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   van der Maaten L, 2008, J MACH LEARN RES, V9, P2579
   Vaswani A, 2017, ADV NEUR IN, V30
   Wan Z, 2014, MULTIMED TOOLS APPL, V72, P541, DOI 10.1007/s11042-013-1378-z
   Wang YW, 2021, PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE 2021 (WWW 2021), P1238, DOI 10.1145/3442381.3450025
   Wang Z, 2012, J SUPERCOMPUT, V62, P227, DOI 10.1007/s11227-011-0708-z
   Wu M, 2015, SENSORS-BASEL, V15, P248, DOI 10.3390/s150100248
   Wu ZH, 2021, IEEE T NEUR NET LEAR, V32, P4, DOI 10.1109/TNNLS.2020.2978386
   Xia F, 2013, J SYST ARCHITECT, V59, P1231, DOI 10.1016/j.sysarc.2013.10.007
   Xu K, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8350934
   Yang YP, 2021, ENTROPY-SWITZ, V23, DOI 10.3390/e23111536
   Yanzhen Qu, 2012, 2012 41st International Conference on Parallel Processing (ICPP 2012), P520, DOI 10.1109/ICPP.2012.3
   Yin JW, 2014, INFORM SCIENCES, V265, P68, DOI 10.1016/j.ins.2013.12.007
   Ying R, 2018, ADV NEUR IN, V31
   Zhang MH, 2018, AAAI CONF ARTIF INTE, P4438
   Zhang Q, 2018, IEEE T IND INFORM, V14, P2497, DOI 10.1109/TII.2017.2768998
   Zhang Y, 2020, J ADV TRANSPORT, V2020, DOI 10.1155/2020/8859538
   Zhao Gangming, 2021, ARXIV210800580
   Zhou Jie, 2018, arXiv preprint arXiv:1812.08434
NR 41
TC 3
Z9 3
U1 5
U2 31
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102562
DI 10.1016/j.sysarc.2022.102562
EA MAY 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C8FZ
UT WOS:000811098400012
DA 2024-07-18
ER

PT J
AU Choong, BCM
   Luo, T
   Liu, C
   He, BS
   Zhang, W
   Zhou, JT
AF Choong, Benjamin Chen Ming
   Luo, Tao
   Liu, Cheng
   He, Bingsheng
   Zhang, Wei
   Zhou, Joey Tianyi
TI Hardware-software co-exploration with racetrack memory based in-memory
   computing for CNN inference in embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Artificial intelligence; Hardware-software co-design; Deep learning;
   Embedded systems; Emerging memory
ID NEURAL-NETWORKS; ENERGY; ARCHITECTURE; ACCELERATOR; MACHINE; ADDER
AB Deep neural networks generate and process large volumes of data, posing challenges for low-resource embedded systems. In-memory computing has been demonstrated as an efficient computing infrastructure and shows promise for embedded AI applications. Among newly-researched memory technologies, racetrack memory is a non-volatile technology that allows high data density fabrication, making it a good fit for in memory computing. However, integrating in-memory arithmetic circuits with memory cells affects both the memory density and power efficiency. It remains challenging to build efficient in-memory arithmetic circuits on racetrack memory within area and energy constraints. To this end, we present an efficient in-memory convolutional neural network (CNN) accelerator optimized for use with racetrack memory. We design a series of fundamental arithmetic circuits as in-memory computing cells suited for multiply-and-accumulate operations. Moreover, we explore the design space of racetrack memory based systems and CNN model architectures, employing co-design to improve the efficiency and performance of performing CNN inference in racetrack memory while maintaining model accuracy. Our designed circuits and model-system co-optimization strategies achieve a small memory bank area with significant improvements in energy and performance for racetrack memory based embedded systems.
C1 [Choong, Benjamin Chen Ming] Natl Univ Singapore, Dept Elect & Comp Engn, 4 Engn Dr 3, Singapore 117583, Singapore.
   [Luo, Tao] Agcy Sci Technol & Res, Inst High Performance Comp, 1 Fusionopolis Way,16-16 Connexis, Singapore 138632, Singapore.
   [Liu, Cheng] Chinese Acad Sci, Inst Comp Technol, 6 Kexueyuan South Rd, Beijing 100190, Peoples R China.
   [He, Bingsheng] Natl Univ Singapore, Sch Comp, COM1,13 Comp Dr, Singapore 117417, Singapore.
   [Zhang, Wei] Hong Kong Univ Sci & Technol, Kowloon, Clear Water Bay, Hong Kong, Peoples R China.
   [Zhou, Joey Tianyi] ASTAR, Ctr Frontier AI Res, 1 Fusionopolis Way,16-16 Connexis, Singapore 138632, Singapore.
C3 National University of Singapore; Agency for Science Technology &
   Research (A*STAR); A*STAR - Institute of High Performance Computing
   (IHPC); Chinese Academy of Sciences; Institute of Computing Technology,
   CAS; National University of Singapore; Hong Kong University of Science &
   Technology; Agency for Science Technology & Research (A*STAR)
RP Luo, T (corresponding author), Agcy Sci Technol & Res, Inst High Performance Comp, 1 Fusionopolis Way,16-16 Connexis, Singapore 138632, Singapore.
EM leto.luo@gmail.com
RI Zhou, Joey Tianyi/AAC-5115-2019
OI Zhou, Joey Tianyi/0000-0002-4675-7055; Luo, Tao/0000-0002-3415-3676
FU Joey Tianyi Zhou's SERC Central Research Fund (Use-inspired Basic
   Research); Singapore Government's Research, Innovation and Enterprise
   2020 Plan (Advanced Manufacturing and Engineering domain) [A18A1b0045]
FX This work is partially support by Joey Tianyi Zhou's SERC Central
   Research Fund (Use-inspired Basic Research) and the Singapore
   Government's Research, Innovation and Enterprise 2020 Plan (Advanced
   Manufacturing and Engineering domain) under Grant A18A1b0045.
CR Aimar A, 2019, IEEE T NEUR NET LEAR, V30, P644, DOI 10.1109/TNNLS.2018.2852335
   BOOTH AD, 1951, Q J MECH APPL MATH, V4, P236, DOI 10.1093/qjmam/4.2.236
   Chauwin M, 2019, PHYS REV APPL, V12, DOI 10.1103/PhysRevApplied.12.064053
   Chen C, 2018, IEEE T COMPUT, V67, P1765, DOI 10.1109/TC.2018.2839719
   Chen C, 2018, IEEE T PARALL DISTR, V29, P1275, DOI 10.1109/TPDS.2018.2794343
   Chen C, 2017, IEEE T SYST MAN CY-S, V47, P2740, DOI 10.1109/TSMC.2017.2690673
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen ZG, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358199
   Dally WJ, 2016, ARXIV 151000149
   Ding RZ, 2018, ASIA S PACIF DES AUT, P1, DOI 10.1109/ASPDAC.2018.8297274
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Eckert C, 2018, CONF PROC INT SYMP C, P383, DOI 10.1109/ISCA.2018.00040
   Furui S, 2012, IEEE SIGNAL PROC MAG, V29, P16, DOI 10.1109/MSP.2012.2209906
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hegde K, 2018, CONF PROC INT SYMP C, P674, DOI 10.1109/ISCA.2018.00062
   Trinh HP, 2013, IEEE T CIRCUITS-I, V60, P1469, DOI 10.1109/TCSI.2012.2220507
   Howard A. G., 2017, arXiv
   Hsu LC, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101831
   Hu QD, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P397, DOI 10.1145/2902961.2902967
   Ioffe S, 2015, P INT C MACH LEARN, V2015, P1
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Kang HJ, 2020, IEEE T CIRC SYST VID, V30, P2093, DOI 10.1109/TCSVT.2019.2911674
   Kang W, 2018, IEEE NON-VOLATILE ME, P7, DOI 10.1109/NVMSA.2018.00009
   Kang W, 2017, IEEE T ELECTRON DEV, V64, P1060, DOI 10.1109/TED.2017.2656140
   Kim N, 2021, IEEE T NEUR NET LEAR, V32, P2925, DOI 10.1109/TNNLS.2020.3008996
   Kwon H, 2021, INT S HIGH PERF COMP, P71, DOI 10.1109/HPCA51647.2021.00016
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lee EH, 2017, INT CONF ACOUST SPEE, P5900, DOI 10.1109/ICASSP.2017.7953288
   Lin CJ, 2009, INT EL DEVICES MEET, P256
   Liu BC, 2017, IEEE INT SYMP PARAL, P383, DOI 10.1109/ISPA/IUCC.2017.00061
   Luo SJ, 2021, APL MATER, V9, DOI 10.1063/5.0042917
   Luo T, 2020, INT CON DISTR COMP S, P1409, DOI 10.1109/ICDCS47774.2020.00186
   Luo T, 2020, IEEE T COMPUT AID D, V39, P438, DOI 10.1109/TCAD.2018.2889670
   Luo T, 2017, ICCAD-IEEE ACM INT, P276, DOI 10.1109/ICCAD.2017.8203789
   Luo T, 2016, ASIA S PACIF DES AUT, P286, DOI 10.1109/ASPDAC.2016.7428025
   Malladi KT, 2012, CONF PROC INT SYMP C, P37, DOI 10.1109/ISCA.2012.6237004
   Mao M., 2014, Design Automation Conference (DAC), 2014 51st ACM/EDAC/IEEE, P1
   Mao MJ, 2017, IEEE T COMPUT, V66, P1478, DOI 10.1109/TC.2017.2690855
   Matsunaga S, 2008, APPL PHYS EXPRESS, V1, DOI 10.1143/APEX.1.091301
   Mei LY, 2021, IEEE T COMPUT, V70, P1160, DOI 10.1109/TC.2021.3059962
   Meng H, 2005, IEEE ELECTR DEVICE L, V26, P360, DOI 10.1109/LED.2005.848129
   Moons B, 2017, IEEE J SOLID-ST CIRC, V52, P903, DOI 10.1109/JSSC.2016.2636225
   Parkin SSP, 2008, SCIENCE, V320, P190, DOI 10.1126/science.1145799
   Paszke A, 2019, ADV NEUR IN, V32
   Riente F., 2021, IEEE T EMERG TOP COM, DOI DOI 10.1109/TETC.2021.3078061
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Silicon Integration Initiative Inc., 2016, 45NM FREEPDK LIB
   Simonyan K, 2015, IEEE INT C ICLR
   Song LL, 2017, IEEE T VLSI SYST, V25, P1285, DOI 10.1109/TVLSI.2016.2644279
   Sun ZY, 2013, DES AUT CON
   Venkatesan R, 2013, DES AUT TEST EUROPE, P1825
   Venkatesan R, 2014, CONF PROC INT SYMP C, P253, DOI 10.1109/ISCA.2014.6853233
   Wang GD, 2019, IEEE T CIRCUITS-I, V66, P215, DOI 10.1109/TCSI.2018.2866932
   Wang J., 2020, IEEE Transactions on Computers, P1
   Wang YH, 2014, DES AUT TEST EUROPE
   Wang YH, 2016, IEEE T INF FOREN SEC, V11, P2426, DOI 10.1109/TIFS.2016.2576903
   Xu HF, 2015, ASIA S PACIF DES AUT, P417, DOI 10.1109/ASPDAC.2015.7059042
   Yang TJ, 2017, PROC CVPR IEEE, P6071, DOI 10.1109/CVPR.2017.643
   Yu H, 2014, ASIA S PACIF DES AUT, P191, DOI 10.1109/ASPDAC.2014.6742888
   Zand R, 2017, IEEE T NANOTECHNOL, V16, P32, DOI 10.1109/TNANO.2016.2625749
   Zhang C, 2015, ASIA S PACIF DES AUT, P100, DOI 10.1109/ASPDAC.2015.7058988
   Zhang JT, 2017, IEEE J SOLID-ST CIRC, V52, P915, DOI 10.1109/JSSC.2016.2642198
   Zhang XC, 2015, SCI REP-UK, V5, DOI 10.1038/srep09400
   Zhang Y, 2012, J APPL PHYS, V111, DOI 10.1063/1.4716460
   Zhao Weisheng., 2013, Faible Tension Faible Consommation (FTFC), 2013 IEEE, P1
   Zhou A., 2017, ARXIV170203044
   Zhu CY, 2020, IEEE T VLSI SYST, V28, P1953, DOI 10.1109/TVLSI.2020.3002779
NR 68
TC 1
Z9 1
U1 6
U2 22
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102507
DI 10.1016/j.sysarc.2022.102507
EA MAY 2022
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7TO
UT WOS:000802886800003
DA 2024-07-18
ER

PT J
AU Lou, YW
   Huang, Y
   Xing, XL
   Cao, YZ
   Wang, HP
AF Lou, Yiwei
   Huang, Yu
   Xing, Xuliang
   Cao, Yongzhi
   Wang, Hanpin
TI MTS-LSTDM: Multi-Time-Scale Long Short-Term Double Memory for power load
   forecasting
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Power load prediction; Long Short-Term Double Memory; Multiple time
   scales; Stationarity; Residual series
ID AUTOREGRESSIVE MOVING AVERAGE; MODEL; OPTIMIZATION; CONSUMPTION; DEMAND
AB As reducing greenhouse emissions and carbon footprint have drawn more and more attention, predicting the power load of distribution transformers in an intelligent way is critical for electric safety and equipment protection. It is essential to perform accurate regression and generate stationary residual series in critical fields such as power load forecasting. In this paper, we introduce a fusion operator to combine critical historical information of different kinds and propose an ensemble Long Short-Term Double Memory based on Multiple Time Scale (MTS-LSTDM) for power load prediction in smart grid. Compared with some state-of-the-art and existing regression methods, both excellent accuracy and residual series stationarity are shown with MTS-LSTDM, which is conducive to the stability and robustness of power load forecast and is easier to popularize in real-world application scenarios. In addition, the comprehensible reason for generating stationary residual series is given, and generalized applications are discussed in detail. This work not only conducts a complete model research and analysis on the smart grid, but also has great reference significance for the regression of multi-time-scale time series data.
C1 [Lou, Yiwei; Cao, Yongzhi; Wang, Hanpin] Peking Univ, Sch Comp Sci, Key Lab High Confidence Software Technol MOE, Beijing 100871, Peoples R China.
   [Lou, Yiwei; Huang, Yu] Peking Univ, Natl Engn Res Ctr Software Engn, Beijing 100871, Peoples R China.
   [Xing, Xuliang] State Grid Zhejiang Elect Power Co Ltd, Jiaxing Elect Power Supply Co, Jiaxing 314000, Peoples R China.
C3 Peking University; Peking University; State Grid Corporation of China
RP Huang, Y (corresponding author), Peking Univ, Natl Engn Res Ctr Software Engn, Beijing 100871, Peoples R China.
EM hy@pku.edu.cn
OI Lou, Yiwei/0000-0002-5618-3366
FU Science and Technology Program of State Grid Corporation of China
   [5400201955150A-0-0-00]
FX This work was financially supported by Science and Technology Program of
   State Grid Corporation of China under Grant No.: 5400201955150A-0-0-00.
CR Amarasinghe K, 2017, PROC IEEE INT SYMP, P1483, DOI 10.1109/ISIE.2017.8001465
   [Anonymous], 1997, NEURAL COMPUT
   [Anonymous], 2017, Markov Chains, P25, DOI DOI 10.1002/9781119387596.CH3
   [Anonymous], 2018, An introduction to discrete-valued time series
   Arora S, 2018, EUR J OPER RES, V266, P259, DOI 10.1016/j.ejor.2017.08.056
   Benjamin MA, 2003, J AM STAT ASSOC, V98, P214, DOI 10.1198/016214503388619238
   Brockwell PJ, 2016, SPRINGER TEXTS STAT, P1, DOI 10.1007/978-3-319-29854-2
   Chen YH, 2015, APPL MATH MODEL, V39, P2617, DOI 10.1016/j.apm.2014.10.065
   Chen YB, 2017, APPL ENERG, V195, P659, DOI 10.1016/j.apenergy.2017.03.034
   Costello Z, 2018, NPJ SYST BIOL APPL, V4, DOI 10.1038/s41540-018-0054-3
   Cui C, 2020, PROCEEDINGS OF 2020 IEEE 5TH INFORMATION TECHNOLOGY AND MECHATRONICS ENGINEERING CONFERENCE (ITOEC 2020), P1657, DOI 10.1109/ITOEC49072.2020.9141684
   Dash SK, 2019, J MOD POWER SYST CLE, V7, P1241, DOI 10.1007/s40565-018-0496-z
   de Oliveira EM, 2018, ENERGY, V144, P776, DOI 10.1016/j.energy.2017.12.049
   Florescu I., 2014, Probability and Stochastic Processes
   Frank RJ, 2001, J INTELL ROBOT SYST, V31, P91, DOI 10.1023/A:1012074215150
   Goodfellow I., 2016, Nature, DOI DOI 10.1038/NATURE14539
   Hamilton J.D., 1994, Time series analysis
   He W, 2017, PROCEDIA COMPUT SCI, V122, P308, DOI 10.1016/j.procs.2017.11.374
   Jafarian-Namin S., 2019, INT J ENERGY SECT MA
   Jayalakshmi NY, 2021, ENERGIES, V14, DOI 10.3390/en14092404
   Li C, 2019, PROCEEDINGS OF 2019 INTERNATIONAL CONFERENCE ON PATTERN RECOGNITION AND ARTIFICIAL INTELLIGENCE (PRAI 2019), P46, DOI 10.1145/3357777.3357792
   Li HZ, 2013, KNOWL-BASED SYST, V37, P378, DOI 10.1016/j.knosys.2012.08.015
   Mazzanti G, 2015, IEEE T POWER DELIVER, V30, P931, DOI 10.1109/TPWRD.2014.2352681
   Mi JW, 2018, MATH PROBL ENG, V2018, DOI 10.1155/2018/3894723
   Müller UK, 2005, J ECONOMETRICS, V128, P195, DOI 10.1016/j.jeconom.2004.08.012
   Nason G, 2013, J R STAT SOC B, V75, P879, DOI 10.1111/rssb.12015
   Nielsen A., 2019, Practical Time Series Analysis: Prediction with Statistics and Machine Learning
   Palachy S, 2019, Inferring causality in time series data, V31
   Park K. I., 2018, Fundamentals of Probability and Stochastic Processes With Applications to Communications
   Qiu J, 2015, IEEE T SMART GRID, V6, P955, DOI 10.1109/TSG.2015.2388784
   Qiu MK, 2013, J COMPUT SYST SCI, V79, P518, DOI 10.1016/j.jcss.2012.11.002
   Rahman A, 2018, APPL ENERG, V212, P372, DOI 10.1016/j.apenergy.2017.12.051
   Rosato A, 2017, ENERGIES, V10, DOI 10.3390/en10071003
   Shang YW, 2021, IEEE T POWER DELIVER, V36, P180, DOI 10.1109/TPWRD.2020.2978809
   Shenoy S, 2015, P AMER CONTR CONF, P1010, DOI 10.1109/ACC.2015.7170865
   Wang JH, 2017, J SYST ARCHITECT, V72, P69, DOI 10.1016/j.sysarc.2016.05.003
   Wang X, 2021, INT J ELEC POWER, V126, DOI 10.1016/j.ijepes.2020.106583
   Wang ZY, 2021, SUSTAIN CITIES SOC, V71, DOI 10.1016/j.scs.2021.102937
   Wong CS, 2000, J ROY STAT SOC B, V62, P95
   Wu G, 2013, J PARALLEL DISTR COM, V73, P330, DOI 10.1016/j.jpdc.2012.09.007
   Yang YD, 2018, APPL ENERG, V213, P499, DOI 10.1016/j.apenergy.2017.11.035
   Yperman J, 2020, BMC NEUROL, V20, DOI 10.1186/s12883-020-01672-w
   Zhang Y, 2015, IEEE T POWER SYST, V30, P3246, DOI 10.1109/TPWRS.2014.2374876
   Zhang YZ, 2020, INT J BIOMETEOROL, V64, P95, DOI 10.1007/s00484-019-01796-w
   Zolboo G, 2019, ENERGY POLICY STUD
   Zor K., 2017, 2017 6 INT YOUTH C
   Zoss BM, 2018, AUTON ROBOT, V42, P1669, DOI 10.1007/s10514-018-9702-0
   Zou QH, 2020, ENVIRON SCI POLLUT R, V27, P16853, DOI 10.1007/s11356-020-08087-7
NR 48
TC 5
Z9 5
U1 1
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2022
VL 125
AR 102443
DI 10.1016/j.sysarc.2022.102443
EA MAR 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2P7LR
UT WOS:000819918100006
DA 2024-07-18
ER

PT J
AU Shakarami, A
   Shakarami, H
   Ghobaei-Arani, M
   Nikougoftar, E
   Faraji-Mehmandar, M
AF Shakarami, Ali
   Shakarami, Hamid
   Ghobaei-Arani, Mostafa
   Nikougoftar, Elaheh
   Faraji-Mehmandar, Mohammad
TI Resource provisioning in edge/fog computing: A Comprehensive and
   Systematic Review
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Mobile edge computing; Fog computing; machine learning; Game theory;
   Resource provisioning; Elasticity
ID IOT SERVICES; FOG; EFFICIENT; INTERNET; NODES
AB Close computing paradigms such as fog and edge have become promising technologies for mobile applications running on pervasive mobile equipment utilized by a wide range of users to remove such types of equipment' inherent limitations. In such environments, competition is a severe challenge to gain computation and communication resources' capabilities. Therefore, resource allocation in the mentioned environments are becoming a requirement, which is an essential challenging issue addressed by different approaches, including resource provisioning. However, to the best of the authors' knowledge, any systematic, comprehensive, and detailed survey related to resource provisioning has not been applied in computation environments despite its importance. This paper provides a review of the resource provisioning approaches in computation paradigms in the form of a standard classification to identify the existing approaches on this critical topic and offer open issues. The proposed classification can be organized into five main fields: framework-based, heuristic/meta-heuristicbased, model-based, machine learning-based, and game theoretic-based mechanisms. Next, these classes are compared based on some essential features such as performance metrics, case studies, utilized techniques, and evaluation tools. Finally, open issues and uncovered or insufficiently covered future research challenges, including resource performance, resource location, uncertainties, resource elasticity, and resource migration are discussed, and the survey is concluded.
C1 [Shakarami, Ali; Shakarami, Hamid; Ghobaei-Arani, Mostafa] Islamic Azad Univ, Dept Comp Engn, Qom Branch, Qom, Iran.
   [Nikougoftar, Elaheh] Taali Inst Higher Educ Univ, Dept Comp & Elect, Qom, Iran.
   [Faraji-Mehmandar, Mohammad] Islamic Azad Univ, Dept Comp Engn, Parand Branch, Tehran, Iran.
C3 Islamic Azad University; Islamic Azad University
RP Ghobaei-Arani, M (corresponding author), Islamic Azad Univ, Dept Comp Engn, Qom Branch, Qom, Iran.
EM m.ghobaei@qom-iau.ac.ir
RI Nikougoftar, Elaheh/AEQ-8251-2022; Faraji-Mehmandar,
   Mohammad/AAO-4888-2021; Shakarami, Ali/HHN-7233-2022; Ghobaei-Arani,
   Mostafa/K-5058-2015
OI Nikougoftar, Elaheh/0000-0001-6096-3931; Faraji-Mehmandar,
   Mohammad/0000-0002-3055-1802; Ghobaei-Arani, Mostafa/0000-0003-2639-0900
FU IslamicAzad University of Qom Branch
FX The authors would like to thank the IslamicAzad University of Qom Branch
   for supporting this paper under the research group titled "Modern
   Computing and Procressing in Future Generation Computer Systems"
CR Aazam M, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATION WORKSHOPS (PERCOM WORKSHOPS), P105, DOI 10.1109/PERCOMW.2015.7134002
   Abdullah M, 2021, IEEE SYST J, V15, P1275, DOI 10.1109/JSYST.2020.2997518
   Al-Makhadmeh Z, 2021, PEER PEER NETW APPL, V14, P2340, DOI 10.1007/s12083-020-00924-3
   Arkian HR, 2017, J NETW COMPUT APPL, V82, P152, DOI 10.1016/j.jnca.2017.01.012
   Baghban H, 2020, COMPUT COMMUN, V158, P39, DOI 10.1016/j.comcom.2020.04.009
   Bahreini T, 2019, LECT NOTES COMPUT SC, V11520, P31, DOI 10.1007/978-3-030-23374-7_3
   Bai Y., 2020, IEEE T INTELL TRANSP, V21, P919, DOI [DOI 10.1109/TITS.2019.2908074, 10.1109/TITS.2019.2908074]
   Battula SK, 2020, IEEE T SERV COMPUT, V13, P709, DOI 10.1109/TSC.2019.2962682
   Borylo P, 2021, J NETW COMPUT APPL, V175, DOI 10.1016/j.jnca.2020.102934
   Burnham Judy F, 2006, Biomed Digit Libr, V3, P1
   Chen LX, 2018, IEEE T IND INFORM, V14, P4656, DOI 10.1109/TII.2018.2846549
   Choi J, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21041506
   Dehnavi S, 2019, MICROPROCESS MICROSY, V70, P1, DOI 10.1016/j.micpro.2019.05.011
   Deng XH, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101778
   Dinh TQ, 2020, IEEE T WIREL COMMUN, V19, P2137, DOI 10.1109/TWC.2019.2962795
   Dlamini T., 2020, ARXIV PREPRINT, DOI [10.1155/2020/8825396, DOI 10.1155/2020/8825396]
   Dwivedi AK, 2020, LECT NOTES COMPUT SC, V11969, P364, DOI 10.1007/978-3-030-36987-3_24
   El Kafhali S, 2019, IET NETW, V8, P48, DOI 10.1049/iet-net.2018.5067
   El Kafhali S, 2017, J SUPERCOMPUT, V73, P5261, DOI 10.1007/s11227-017-2083-x
   Etemadi M, 2021, CLUSTER COMPUT, V24, P3277, DOI 10.1007/s10586-021-03307-2
   Etemadi M, 2021, J EXP THEOR ARTIF IN, V33, P1033, DOI 10.1080/0952813X.2020.1818294
   Etemadi M, 2020, COMPUT COMMUN, V161, P109, DOI 10.1016/j.comcom.2020.07.028
   Fan GS, 2021, COMPUT SCI INF SYST, V18, P23, DOI 10.2298/CSIS200229041F
   Faraji-Mehmandar M, 2021, T EMERG TELECOMMUN T, V32, DOI 10.1002/ett.4342
   Gand F, 2020, PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND SERVICES SCIENCE (CLOSER), P79, DOI 10.5220/0009379600790090
   Ghobaei-Arani M, 2021, SOFT COMPUT, V25, P3813, DOI 10.1007/s00500-020-05409-2
   Guevara JC, 2020, J NETW COMPUT APPL, V159, DOI 10.1016/j.jnca.2020.102596
   Guo JJ, 2020, J NETW COMPUT APPL, V151, DOI 10.1016/j.jnca.2019.102506
   Hoque N, 2020, PHOTONIC NETW COMMUN, V40, P194, DOI 10.1007/s11107-020-00922-8
   Huang L, 2020, IEEE T MOBILE COMPUT, V19, P2581, DOI 10.1109/TMC.2019.2928811
   Huang XW, 2021, COMPUT COMMUN, V165, P43, DOI 10.1016/j.comcom.2020.11.001
   Kaliyamurthi K. P., 2017, Int. J. Pure Appl. Math, V116, P29
   Kangas J., 1999, Multiple use of forests and other natural resources: Aspects of theory and application, P96, DOI [DOI 10.1007/978-94-011-4483-4_8, 10.1007/978-94-011-4483-48, DOI 10.1007/978-94-011-4483-48]
   Kherraf N, 2019, IEEE T NETW SERV MAN, V16, P489, DOI 10.1109/TNSM.2019.2894955
   Kiani A, 2019, IEEE ACM T NETWORK, V27, P962, DOI 10.1109/TNET.2019.2906638
   Kiani A, 2017, IEEE INTERNET THINGS, V4, P2082, DOI 10.1109/JIOT.2017.2750030
   Kim YG, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P1082, DOI 10.1109/MICRO50266.2020.00090
   Li C, 2021, J DIET SUPPL, V18, P261, DOI 10.1080/19390211.2020.1758274
   Li CL, 2020, FUTURE GENER COMP SY, V112, P1106, DOI 10.1016/j.future.2020.06.022
   Li KQ, 2019, IEEE ACCESS, V7, P69960, DOI 10.1109/ACCESS.2019.2919106
   Liu BY, 2020, COMPUT IND ENG, V139, DOI 10.1016/j.cie.2019.106136
   Lu SB, 2020, J PARALLEL DISTR COM, V146, P96, DOI 10.1016/j.jpdc.2020.08.002
   Ma X, 2021, IEEE T CLOUD COMPUT, V9, P968, DOI 10.1109/TCC.2019.2903240
   Ma Y., 2020, IEEE T INTELL TRANSP, DOI [10.1109/LGRS.2020.2998809, DOI 10.1109/TITS.2020.2970472]
   Madan N, 2020, VEH COMMUN, V25, DOI 10.1016/j.vehcom.2020.100252
   Mechalikh C, 2021, COMPUT SCI INF SYST, V18, P43, DOI 10.2298/CSIS200301042M
   Mehmandar MF, 2020, INT J COMMUN SYST, V33, DOI 10.1002/dac.4541
   Mishra S, 2020, IEEE INTERNET THINGS, V7, P8993, DOI 10.1109/JIOT.2020.3001603
   Na J, 2020, LECT NOTES COMPUT SC, V12571, P69, DOI 10.1007/978-3-030-65310-1_6
   Nagesh BhavaniB., 2014, IJRCCT, V3, P395
   Naranjo PGV, 2018, J SUPERCOMPUT, V74, P2470, DOI 10.1007/s11227-018-2274-0
   Nguyen ND, 2020, IEEE ACCESS, V8, P183879, DOI 10.1109/ACCESS.2020.3029583
   Niu PF, 2019, KNOWL-BASED SYST, V171, P37, DOI 10.1016/j.knosys.2019.01.018
   Östberg PO, 2017, EUR CONF NETW COMMUN
   Pereira P, 2020, J SUPERCOMPUT, V76, P9533, DOI 10.1007/s11227-020-03218-w
   Porkodi V, 2020, IEEE ACCESS, V8, P105311, DOI 10.1109/ACCESS.2020.2999734
   Vo Q, 2019, IEEE IC COMP COM NET, DOI 10.1109/icccn.2019.8846932
   Rahman S, 2018, TRANS DISTRIB CONF
   Rahman T, 2019, IEEE SENS J, V19, P4672, DOI 10.1109/JSEN.2019.2895119
   Rossi F, 2020, COMPUT COMMUN, V159, P161, DOI 10.1016/j.comcom.2020.04.061
   Russo GR, 2018, ALGORITHMS, V11, DOI 10.3390/a11090134
   Santos H, 2020, COMPUT NETW, V177, DOI 10.1016/j.comnet.2020.107288
   Santos J., 2017, INT CONF NETW SER, P1
   Santos J, 2021, J NETW COMPUT APPL, V175, DOI 10.1016/j.jnca.2020.102915
   Santos J, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19102238
   Santos J, 2018, INT CONF NETW SER, P290
   Seo D., DYNAMIC IFOGSIM FRAM, DOI [10.1109/COINS49042.2020.919166, DOI 10.1109/COINS49042.2020.919166]
   Serhani MA, 2020, FUTURE GENER COMP SY, V108, P583, DOI 10.1016/j.future.2020.02.066
   Shahnaz F, 2006, INFORM PROCESS MANAG, V42, P373, DOI 10.1016/j.ipm.2004.11.005
   Siasi N, 2020, IEEE ACCESS, V8, P167383, DOI 10.1109/ACCESS.2020.3021354
   Skarlat O, 2016, IEEE INT CONF SERV, P32, DOI 10.1109/SOCA.2016.10
   SONGHORABADI M, 2020, ARXIV PREPRINT ARXIV, DOI DOI 10.1016/C2019-0-00478-5
   Spinelli F, 2021, IEEE COMMUN SURV TUT, V23, P596, DOI 10.1109/COMST.2020.3037674
   Stavrinides GL, 2020, 2020 FIFTH INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P202, DOI [10.1109/fmec49853.2020.9144824, 10.1109/FMEC49853.2020.9144824]
   Tadakamalla U, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON FOG COMPUTING (ICFC 2019), P69, DOI 10.1109/ICFC.2019.00018
   Tadakamalla U, 2018, INT CONF UTIL CLOUD, P307, DOI 10.1109/UCC-Companion.2018.00073
   Taherizadeh S, 2017, INTERNATIONAL CONFERENCE ON BIG DATA AND INTERNET OF THINGS (BDIOT 2017), P158, DOI 10.1145/3175684.3175709
   Taherizadeh S, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18092938
   Taherizadeh S, 2018, J SYST SOFTWARE, V136, P19, DOI 10.1016/j.jss.2017.10.033
   Tasiopoulos AG, 2021, IEEE T SERV COMPUT, V14, P1781, DOI 10.1109/TSC.2019.2895037
   Tasiopoulos AG, 2018, I S WORLD WIREL MOBI
   Duc TL, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3341145
   Toczé K, 2018, WIREL COMMUN MOB COM, DOI 10.1155/2018/7476201
   Tonini Federico, 2019, Journal of Sensor and Actuator Networks, V8, DOI 10.3390/jsan8040051
   Tseng FH, 2018, IEEE T IND INFORM, V14, P4529, DOI 10.1109/TII.2018.2799230
   Vhatkar KN, 2022, J KING SAUD UNIV-COM, V34, P1906, DOI 10.1016/j.jksuci.2019.10.009
   Vogel S., 2019, WORKSH STOCH MOD STA, P207, DOI [10.1007/978-3-030-28665-1_15, DOI 10.1007/978-3-030-28665-1_15]
   Wang JJ, 2019, SEC'19: PROCEEDINGS OF THE 4TH ACM/IEEE SYMPOSIUM ON EDGE COMPUTING, P152, DOI 10.1145/3318216.3363308
   Wang N, 2020, IEEE T SERV COMPUT, V13, P1086, DOI 10.1109/TSC.2017.2753775
   Wei WT, 2022, IEEE T INTELL TRANSP, V23, P25536, DOI 10.1109/TITS.2021.3091321
   Xiaoxi Zhang, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P1053, DOI 10.1109/INFOCOM.2015.7218478
   Xing HL, 2019, APPL SOFT COMPUT, V76, P575, DOI 10.1016/j.asoc.2018.12.037
   Xu W., 2003, P 26 ANN INT ACM SIG, P267
   Xu ZY, 2020, J CLOUD COMPUT-ADV S, V9, DOI 10.1186/s13677-020-00181-y
   Yao JJ, 2019, IEEE T NETW SERV MAN, V16, P167, DOI 10.1109/TNSM.2018.2888481
   Yousefpour A, 2019, IEEE INTERNET THINGS, V6, P5080, DOI 10.1109/JIOT.2019.2896311
   Yu RZ, 2018, IEEE INFOCOM SER, P783, DOI 10.1109/INFOCOM.2018.8486269
   Zanni A, 2018, IEEE INT CONF MOB CL, P17, DOI 10.1109/MobileCloud.2018.00011
   Zhang H., 2020, MOBILITY AWARE PERSO, DOI [10.21203/rs.3.rs-117144/v1, DOI 10.21203/RS.3.RS-117144/V1]
   Zhao ZM, 2020, INT C PAR DISTRIB SY, P617, DOI 10.1109/ICPADS51040.2020.00086
   Zhou TY, 2020, IEEE ACCESS, V8, P186362, DOI 10.1109/ACCESS.2020.3029838
   Zhou WC, 2019, MOB INF SYST, V2019, DOI 10.1155/2019/8172698
NR 102
TC 65
Z9 65
U1 11
U2 62
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2022
VL 122
AR 102362
DI 10.1016/j.sysarc.2021.102362
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0AV
UT WOS:000742840600007
HC Y
HP N
DA 2024-07-18
ER

PT J
AU Mittal, S
   Gupta, H
   Srivastava, S
AF Mittal, Sparsh
   Gupta, Himanshi
   Srivastava, Srishti
TI A survey on hardware security of DNN models and accelerators
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hardware security; Trojan; Fault-injection attack; Side-channel attack;
   Encryption; Deep neural network
AB As "deep neural networks"(DNNs) achieve increasing accuracy, they are getting employed in increasingly diverse applications, including security-critical applications such as medical and defense. This immense use of DNNs has motivated the researchers to scrutinizingly study their security vulnerability and propose countermeasures, especially in the context of hardware security. In this paper, we present a survey of techniques for the hardware security of DNNs. For the research works, we highlight the threat-model, key idea for launching attack and defense strategies. We organize the works on salient categories to highlight their strengths and limitations. This paper aims to equip researchers with the knowledge of recent advances in DNN security and motivate them to think of security as the first principle.
C1 [Mittal, Sparsh] IIT Roorkee, Dept Elect & Commun Engn, Roorkee, Uttar Pradesh, India.
   [Gupta, Himanshi] NIT Trichy, Dept Elect & Commun Engn, Tiruchirappalli, India.
   [Srivastava, Srishti] IIT Dharwad, Dept Comp Sci & Engn, Dharwad, Karnataka, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Roorkee; National Institute of Technology (NIT
   System); National Institute of Technology Tiruchirappalli; Indian
   Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Dharwad
RP Mittal, S (corresponding author), IIT Roorkee, Dept Elect & Commun Engn, Roorkee, Uttar Pradesh, India.
EM sparshfec@iitr.ac.in; himanshigupta.nitt@gmail.com;
   srishtisrivastava.ai@gmail.com
RI Mittal, Sparsh/B-4378-2013
OI Gupta, Himanshi/0000-0002-8344-172X; Srivastava,
   Srishti/0000-0003-3634-7279; Mittal, Sparsh/0000-0002-2908-993X
FU Semiconductor Research Corporation, USA
FX Support for this work was provided by Semiconductor Research
   Corporation, USA.
CR [Anonymous], 2018, J HARDW SYST SECUR
   [Anonymous], 2019, ARXIV PREPRINT ARXIV
   Batina L, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P2657, DOI 10.1145/3319535.3363280
   Batina L, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P515
   Bellare M., 2010, NIST UNPUB, V20, P19
   Breier J., 2020, ARXIV PREPRINT ARXIV
   Breier J, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P2204, DOI 10.1145/3243734.3278519
   Cai Y., 2020, IEEE T COMPUT
   Chakraborty Abhishek, 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P547, DOI 10.1109/ISVLSI.2019.00104
   Chang L., 2020, DESIGN AUTOMATION C, P1
   Chen PY, 2017, P 10 ACM WORKSH ART, P15, DOI [10.1145/3128572.3140448, DOI 10.1145/3128572.3140448]
   Clements J, 2019, IEEE INT SYMP CIRC S
   Clements Joseph, 2018, ARXIV PREPRINT ARXIV
   Dubey A, 2020, PROCEEDINGS OF THE 2020 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P197, DOI [10.1109/HOST45689.2020.9300276, 10.1109/host45689.2020.9300276]
   Duddu V., 2018, ARXIV PREPRINT ARXIV
   Frigo P., 2019, ARXIV PREPRINT ARXIV
   Gaofeng Dong, 2019, 2019 IEEE International Conference on Smart Internet of Things (SmartIoT). Proceedings, P155, DOI 10.1109/SmartIoT.2019.00032
   Gongye C., 2020, Design Automation Conference, P1
   Goodfellow I. J., 2015, 3 INT C LEARNING REP
   Goto K, 2008, ACM T MATH SOFTWARE, V34, DOI 10.1145/1356052.1356053
   Guo QL, 2018, ASIAN TEST SYMPOSIUM, P115, DOI 10.1109/ATS.2018.00032
   He Zhen, 2020, IEEE CVF C COMP VIS
   Hong S., 2018, ARXIV PREPRINT ARXIV
   Hou Xiaolu, 2019, IACR CRYPTOLOGY EPRI, V2019, P461
   Hua W., 2020, ARXIV PREPRINT ARXIV
   Hua W., 2020, ARXIV PREPRINT ARXIV
   Hua WZ, 2018, DES AUT CON, DOI 10.1145/3195970.3196105
   Huang ZL, 2019, IEEE I CONF COMP VIS, P603, DOI 10.1109/ICCV.2019.00069
   Isakov M, 2018, PROCEEDINGS OF THE 2018 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), P62, DOI 10.1109/AsianHOST.2018.8607161
   Jha N.K., 2020, IEEE T COMPUT
   Jha N.K., 2020, ACM J EMERG TRENDS C, V17
   Jha NK, 2020, I CONF VLSI DESIGN, P155, DOI 10.1109/VLSID49098.2020.00044
   Jha NK, 2019, I CONF VLSI DESIGN, P215, DOI 10.1109/VLSID.2019.00056
   Krithivasan S., 2020, ARXIV PREPRINT ARXIV
   Li WS, 2018, IEEE COMP SOC ANN, P482, DOI 10.1109/ISVLSI.2018.00093
   Liu T, 2018, PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P227, DOI 10.1109/HST.2018.8383920
   Liu W., 2019, AS HARDW OR SEC TRUS, P1
   Liu WY, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218577
   Liu Y., 2020, ACM WORKSH CLOUD COM
   Liu Zhenghao, 2020, P 58 ANN M ASS COMPU
   Luo ML, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P859
   Madry A., 2018, ARXIV
   Mittal S., 2020, J SYST ARCHIT
   Mittal S., 2018, J. Hardw. Syst. Security, V2, P179, DOI DOI 10.1007/S41635-018-0034-5
   Mittal S, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102041
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Mittal S, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101635
   Mittal S, 2020, NEURAL COMPUT APPL, V32, P1109, DOI 10.1007/s00521-018-3761-1
   Mittal S, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3062394
   Mittal S, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2858792
   Naghibijouybari H, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P2139, DOI 10.1145/3243734.3243831
   Odetola T.A., 2019, ARXIV PREPRINT ARXIV
   Ohrimenko O, 2014, LECT NOTES COMPUT SC, V8573, P556
   Panda P., 2020, ARXIV PREPRINT ARXIV
   Papernot N, 2016, 1ST IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY, P372, DOI 10.1109/EuroSP.2016.36
   Pattanayak S, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102031
   Rakin A.S., 2019, ARXIV PREPRINT ARXIV
   Rakin A.S., 2018, ARXIV PREPRINT ARXIV
   Rakin AS, 2019, IEEE I CONF COMP VIS, P1211, DOI 10.1109/ICCV.2019.00130
   Sihang Liu, 2019, 2019 IEEE Security and Privacy Workshops (SPW). Proceedings, P156, DOI 10.1109/SPW.2019.00037
   Srivastava S, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102152
   Tehranipoor F, 2019, PR GR LAK SYMP VLSI, P335, DOI 10.1145/3299874.3318031
   Umesh S, 2019, J SYST ARCHITECT, V97, P349, DOI 10.1016/j.sysarc.2018.11.005
   Wang XB, 2019, CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P190, DOI 10.1145/3310273.3323070
   Wang XB, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P19, DOI 10.1145/3373376.3378532
   Wei JY, 2020, I C DEPEND SYS NETWO, P125, DOI 10.1109/DSN48063.2020.00031
   Wei LX, 2018, 34TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2018), P393, DOI 10.1145/3274694.3274696
   Xiang Y., 2020, IEEE T CIRCUITS SYST, VII
   Yan MJ, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P2003
   Yao F., 2020, ARXIV PREPRINT ARXIV
   Ye J, 2018, ASIAN TEST SYMPOSIUM, P68, DOI 10.1109/ATS.2018.00024
   Ye SK, 2019, IEEE I CONF COMP VIS, P111, DOI 10.1109/ICCV.2019.00020
   Yu HG, 2020, PROCEEDINGS OF THE 2020 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P209, DOI [10.1109/host45689.2020.9300274, 10.1109/HOST45689.2020.9300274]
   Yuntao Liu, 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P657, DOI 10.1109/ISVLSI.2019.00122
   Zhao L, 2017, ICCAD-IEEE ACM INT, P1047, DOI 10.1109/ICCAD.2017.8203897
   Zhao Y, 2019, DES AUT TEST EUROPE, P1415, DOI [10.23919/DATE.2019.8715027, 10.23919/date.2019.8715027]
   Zuo P., 2020, ARXIV PREPRINT ARXIV
NR 77
TC 13
Z9 13
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102163
DI 10.1016/j.sysarc.2021.102163
EA MAY 2021
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SO1ZJ
UT WOS:000658777300013
DA 2024-07-18
ER

PT J
AU Javed, MA
   Ul Muram, F
   Hansson, H
   Punnekkat, S
   Thane, H
AF Javed, Muhammad Atif
   Ul Muram, Faiz
   Hansson, Hans
   Punnekkat, Sasikumar
   Thane, Henrik
TI Towards dynamic safety assurance for Industry 4.0
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dynamic assurance; Safety cases; Industry 4; 0; Supply chain; AGVs; Fog
   and cloud computing
AB The goal of Industry 4.0 is to be faster, more efficient and more customer-centric, by enhancing the automation and digitalisation of production systems. Frequently, the production in Industry 4.0 is categorised as safetycritical, for example, due to the interactions between autonomous machines and hazardous substances that can result in human injury or death, damage to machines, property or the environment. In order to demonstrate the acceptable safety of production operations, safety cases are constructed to provide comprehensive, logical and defensible justification of the safety of a production system for a given application in a predefined operating environment. However, the construction and maintenance of safety cases in alignment with Industry 4.0 are challenging tasks. For their construction, besides the modular, dynamic and reconfigurable nature of Industry 4.0, the architectural levels of the things, fog and cloud computing have to be considered. The safety cases constructed at system design and development phases might be invalidated during production operations, thus necessitating some means for dynamic safety assurance. Moreover, flexible manufacturing in Industry 4.0 also underlines the need for safety assurance in a dynamic manner during the operational phase. Currently published studies are not explicitly supporting the safety assurance of Industry 4.0, which is the focus of this paper with special emphasis on dynamic safety assurance. At first, the Hazard and Operability (HAZOP) and Fault Tree Analysis (FTA) techniques are used for the identification and mitigation/elimination of potential hazards. Next, based on the hazard analysis results, we derived the safety requirements and safety contracts. Subsequently, safety cases are constructed using the OpenCert platform and safety contracts are associated with them to enable necessary changes during runtime. Finally, we use a simulations based approach to identify and resolve the deviations between the system understanding reflected in the safety cases and the current system operation. The dynamic safety assurance is demonstrated using a use case scenario of materials transportation and data flow in the Industry 4.0 context.
C1 [Javed, Muhammad Atif; Ul Muram, Faiz; Hansson, Hans; Punnekkat, Sasikumar; Thane, Henrik] Malardalen Univ, Sch Innovat Design & Engn, Vasteras, Sweden.
   [Thane, Henrik] Safety Integr AB, Vasteras, Sweden.
C3 Malardalen University
RP Javed, MA (corresponding author), Malardalen Univ, Sch Innovat Design & Engn, Vasteras, Sweden.
EM muhammad.atif.javed@mdh.se; faiz.ul.muram@mdh.se; hans.hansson@mdh.se;
   sasikumar.punnekkat@mdh.se; henrik.thane@safetyintegrity.se
RI Ul Muram, Faiz/ACC-5113-2022
FU FiC (Future factories in the Cloud) - SSF (Swedish Foundation for
   Strategic Research); SUCCESS (Safety assUrance of Cooperating
   Construction Equipment in Semi-automated Sites) project via the AAIP
   (Assuring Autonomy International Programme) - UK Lloyd's Register
   foundation
FX This work is supported by FiC (Future factories in the Cloud) project
   funded by SSF (Swedish Foundation for Strategic Research) and SUCCESS
   (Safety assUrance of Cooperating Construction Equipment in
   Semi-automated Sites) project via the AAIP (Assuring Autonomy
   International Programme) funded by the UK Lloyd's Register foundation.
CR American National Standards Institute/Industrial Truck Safety Development Foundation, 2019, SAF STAND DRIV AUT G
   [Anonymous], 2010, IEC 61508
   [Anonymous], 2013, DESIGNING INTERNET T
   Assurance Case Working Group, 2018, GOAL STRUCT NOT COMM
   Benveniste Albert., 2012, Research Report RR-8147, P65
   Calinescu R, 2018, IEEE T SOFTWARE ENG, V44, P1039, DOI 10.1109/TSE.2017.2738640
   De Donno M, 2019, IEEE ACCESS, V7, P150936, DOI 10.1109/ACCESS.2019.2947652
   Denney E., 2016, 34 INT SYST SAF C
   Denney E, 2015, 2015 IEEE/ACM 37TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, VOL 2, P587, DOI 10.1109/ICSE.2015.199
   Denney E, 2014, IEEE T RELIAB, V63, P830, DOI 10.1109/TR.2014.2335995
   Dosovitskiy A., 2017, P 1 ANN C ROB LEARN, P1, DOI DOI 10.48550/ARXIV.1711.03938
   Ericson C.A., 2015, HAZARD ANAL TECHNIQU
   Ghadimi P, 2019, COMPUT IND ENG, V127, P588, DOI 10.1016/j.cie.2018.10.050
   Gorecky D, 2014, IEEE INTL CONF IND I, P289, DOI 10.1109/INDIN.2014.6945523
   Haddon-Cave C., 2009, NIMROD REV INDEPENDE
   Hermann M, 2016, P ANN HICSS, P3928, DOI 10.1109/HICSS.2016.488
   International Electrotechnial Commission, 2012, IEC 61496-1-Safety of machinery-Electro-sensitive protective equipment-Part 1: General requirements and tests
   International Organization for Standardization, 2015, 138491 ISO
   Jaradat O, 2018, LECT NOTES COMPUT SC, V10873, P3, DOI 10.1007/978-3-319-92432-8_1
   Jaradat O, 2017, 2017 13TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2017), P103, DOI 10.1109/EDCC.2017.21
   Javed MA, 2020, COMM COM INF SC, V1279, P113, DOI 10.1007/978-3-030-58462-7_10
   McDermid John Alexander, 2019, Artificial Intelligence Safety 2019, P1
   Mell P, 2010, COMMUN ACM, V53, P50
   MEYER B, 1992, COMPUTER, V25, P40, DOI 10.1109/2.161279
   Michel O., 2004, International Journal of Advanced Robotic Systems, V1, P39
   Muram FUL, 2019, SCI COMPUT PROGRAM, V174, P38, DOI 10.1016/j.scico.2019.01.005
   Nair S, 2013, 2013 IEEE SIXTH INTERNATIONAL CONFERENCE ON SOFTWARE TESTING, VERIFICATION AND VALIDATION (ICST 2013), P94, DOI 10.1109/ICST.2013.30
   Object Management Group, 2018, STRUCT ASS CAS MET S
   Schluse M, 2018, IEEE T IND INFORM, V14, P1722, DOI 10.1109/TII.2018.2804917
   Schrauf Stefan., 2016, STRATEGY
   Seybold D, 2016, PROCEEDINGS OF THE 2016 ACM SIGPLAN INTERNATIONAL CONFERENCE ON SOFTWARE LANGUAGE ENGINEERING (SLE'16), P46, DOI 10.1145/2997364.2997380
   Shah S., 2017, Field and service robotics, DOI 10.1007/978-3-319-67361-5_40
   Sljivo I, 2018, LECT NOTES COMPUT SC, V10873, P19, DOI 10.1007/978-3-319-92432-8_2
   Sljivo I, 2016, LECT NOTES COMPUT SC, V9923, P43, DOI 10.1007/978-3-319-45480-1_4
   Ul Muram F, 2019, 2019 4TH INTERNATIONAL CONFERENCE ON SYSTEM RELIABILITY AND SAFETY (ICSRS 2019), P394, DOI [10.1109/icsrs48664.2019.8987613, 10.1109/ICSRS48664.2019.8987613]
NR 35
TC 21
Z9 21
U1 1
U2 27
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101914
DI 10.1016/j.sysarc.2020.101914
EA FEB 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100015
OA hybrid
DA 2024-07-18
ER

PT J
AU Lawrence, T
   Li, FG
   Ali, I
   Kpiebaareh, MY
   Haruna, CR
   Christopher, T
AF Lawrence, Tandoh
   Li, Fagen
   Ali, Ikram
   Kpiebaareh, Michael Y.
   Haruna, Charles R.
   Christopher, Tandoh
TI An HMAC-based authentication scheme for network coding with support for
   error correction and rogue node identification
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network coding; Authentication; Error correction; Rogue node
   identification
ID ATTACKS
AB Authentication schemes based on homomorphic message authentication codes (HMACs) with or without a homomorphic cryptographic signature (HCS) have always played a vital role in network coding (NC). A newly developing trend with respect to research in this area takes authentication in NC-compatible networks beyond error detection. Current HMAC-based authentication schemes for networks that support NC not only detect and drop corrupted packets but also identify the rogue nodes that begun the attack. However, in order to completely optimize the performance of an NC-enabled network, nodes that identify corrupted packets should also be able to correct the errors. Doing this eliminates the communication cost associated with the need for re-transmission and improves throughput. In this paper we propose what to the best of our knowledge is the first of such HMAC-based authentication schemes. Like all current state of the art HMAC-based authentication schemes, the proposed scheme is able to identify pollution attacks and the nodes that launched them. Furthermore, the proposed scheme is also able to correct the corruption. This according to our evaluation improves the throughput of the network when compared to other similar state of the art schemes that do not possess this feature.
C1 [Lawrence, Tandoh; Li, Fagen; Kpiebaareh, Michael Y.] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
   [Ali, Ikram] Univ Elect Sci & Technol China, Sch Automat Engn, Chengdu 611731, Peoples R China.
   [Haruna, Charles R.] Univ Cape Coast, Cape Coast, Ghana.
   [Christopher, Tandoh] Wicresoft, Wicrecend, Shanghai 200241, Peoples R China.
C3 University of Electronic Science & Technology of China; University of
   Electronic Science & Technology of China; University of Cape Coast
RP Li, FG (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
EM 3065550735@qq.com; fagenli@uestc.edu.cn; ikramcs2@gmail.com;
   michael.kpiebaareh@sipingsoft.com; charuna@ucc.edu.gh;
   christophatandoh@gmail.com
RI Ali, Ikram/ACC-8075-2022; Haruna, Charles Roland/GVE-9093-2022
OI Ali, Ikram/0000-0002-1499-9594; Tandoh, Lawrence/0000-0002-9078-1079
CR Adat V., 2020, ICC 2020 2020 IEEE I, P1
   Adat V, 2018, IEEE GLOB COMM CONF
   Agrawal S, 2009, LECT NOTES COMPUT SC, V5536, P292, DOI 10.1007/978-3-642-01957-9_18
   Ahlswede R, 2000, IEEE T INFORM THEORY, V46, P1204, DOI 10.1109/18.850663
   [Anonymous], 2010, 2010 5 INT ICST C CO
   [Anonymous], 2018, INT C BROADBAND COMM
   Boneh D, 2009, LECT NOTES COMPUT SC, V5443, P68
   Cai N, 2002, ISIT: 2002 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, P323, DOI 10.1109/ISIT.2002.1023595
   Chachulski S, 2007, ACM SIGCOMM COMP COM, V37, P169, DOI 10.1145/1282427.1282400
   Charles Denis, 2009, International Journal of Information and Coding Theory, V1, P3, DOI 10.1504/IJICOT.2009.024044
   Chou PhilipA., 1998, Proceedings of the annual Allerton conference on communication control and computing, V41, P40
   Cover T. M, 2006, Elements of Information Theory, V2nd
   Dimakis AG, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P111
   ELIAS P, 1956, IRE T INFORM THEOR, V2, P117, DOI 10.1109/TIT.1956.1056816
   Esfahani A, 2017, INT J INF SECUR, V16, P627, DOI 10.1007/s10207-016-0351-z
   Esfahani A, 2016, IEEE COMMUN LETT, V20, P918, DOI 10.1109/LCOMM.2016.2547420
   Esfahani A, 2015, INT J DISTRIB SENS N, DOI 10.1155/2015/510251
   Ford LR., 1956, CAN J MATH, V8, P399, DOI [10.4153/CJM-1956-045-5, DOI 10.4153/CJM-1956-045-5.12R]
   Gkantsidis C, 2005, IEEE INFOCOM SER, P2235
   Gkantsidis C., 2005, MICROSOFT RES
   Gkantsidis C., 2006, INFOCOM, V3, P5
   Ho T, 2008, IEEE T INFORM THEORY, V54, P2798, DOI 10.1109/TIT.2008.921894
   Ho T, 2006, IEEE T INFORM THEORY, V52, P4413, DOI 10.1109/TIT.2006.881746
   Iqbal MA, 2011, J NETW COMPUT APPL, V34, P1956, DOI 10.1016/j.jnca.2011.07.012
   Jaggi S, 2007, IEEE INFOCOM SER, P616, DOI 10.1109/INFCOM.2007.78
   Jaggi S, 2005, IEEE T INFORM THEORY, V51, P1973, DOI 10.1109/TIT.2005.847712
   Katti S., 2006, NEWSL ACM SIGCOMM CO, V36
   Katz J., 2014, INTRO MODERN CRYPTOG
   Kehdi E, 2009, IEEE INFOCOM SER, P1224, DOI 10.1109/INFCOM.2009.5062036
   Kim M, 2010, IEEE J SEL AREA COMM, V28, P692, DOI 10.1109/JSAC.2010.100607
   Krohn MN, 2004, P IEEE S SECUR PRIV, P226
   Lawrence T, 2020, J INF SECUR APPL, V55, DOI 10.1016/j.jisa.2020.102658
   Li Y., 2010, Proceedings of the Conference on Computer Communications, P1
   Médard M, 2012, NETWORK CODING: FUNDAMENTALS AND APPLICATIONS, pXIII
   Menger K., 1927, FUND MATH, V10, P96, DOI https://doi.org/10.4064/fm-10-1-96-115
   Parsamehr R, 2020, IEEE ACCESS, V8, P43863, DOI 10.1109/ACCESS.2020.2977428
   Parsamehr R, 2019, IEEE T COMPUT SOC SY, V6, P1467, DOI 10.1109/TCSS.2019.2949153
   Rodriguez J, 2017, PROCEEDINGS OF THE 2017 7TH INTERNATIONAL CONFERENCE INTERNET TECHNOLOGIES AND APPLICATIONS (ITA), P329, DOI 10.1109/ITECHA.2017.8101964
   Widmer J, 2005, PROCEEDINGS
   Wu Y., 2005, MSRTR2004
   Yu Z., 2008, IEEE International Conference on Computer Communications (INFOCOM), P1409, DOI [10.1109/INFOCOM.2008.199, DOI 10.1109/INFOCOM.2008.199]
   Yu Z, 2009, IEEE INFOCOM SER, P406, DOI 10.1109/INFCOM.2009.5061945
   Zhang P, 2010, IEEE INFOCOM SER
   Zhang P, 2011, IEEE INFOCOM SER, P1026, DOI 10.1109/INFCOM.2011.5934876
   Zhao F, 2007, 2007 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS, VOLS 1-7, P556, DOI 10.1109/ISIT.2007.4557283
NR 45
TC 6
Z9 7
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102051
DI 10.1016/j.sysarc.2021.102051
EA FEB 2021
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100010
DA 2024-07-18
ER

PT J
AU Feng, H
   Deng, YH
   Li, J
AF Feng, Hao
   Deng, Yuhui
   Li, Jie
TI A global-energy-aware virtual machine placement strategy for cloud data
   centers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud computing; Cloud data centers; Energy efficiency; Virtual machine
   placement
ID PERFORMANCE; CONSUMPTION
AB Virtual machine (VM) placement is a key technique for energy optimization in cloud data centers. Previous work generally focus on how to place the VMs efficiently in servers to optimize the physical resources used (e.g., memory, bandwidth, CPU, etc.), network resources used or cooling energy consumption. These work can optimize the energy consumption of cloud data centers according to one or two aspects (e.g. server, network or cooling), however, these methods may cause increased energy consumption in other aspects. To address this problem, we propose a global-energy-aware VMP (virtual machine placement) strategy to reduce, from multiple aspects, the total energy consumption of data centers. A two-step SAG algorithm is designed to lower the energy consumption of cloud data centers where multiple VMs are deployed. We conduct extensive experiments to evaluate the effectiveness of SAG. Two workloads from real-world data centers are utilized to quantitatively measure and compare the performance of our SAG with other typical algorithms. Experimental results indicate that, compared to other algorithms, our global-energy-aware VMP strategy can reduce the total energy consumption of the cloud data center by 8%-24.9%.
C1 [Feng, Hao; Deng, Yuhui; Li, Jie] Jinan Univ, Dept Comp Sci, Guangzhou 510632, Peoples R China.
   [Feng, Hao] Hainan Univ, Sch Comp & Cyberspace Secur, Haikou, Hainan, Peoples R China.
   [Deng, Yuhui] Wuhan Natl Lab Optoelect, Wuhan, Peoples R China.
C3 Jinan University; Hainan University; Huazhong University of Science &
   Technology
RP Feng, H (corresponding author), Jinan Univ, Dept Comp Sci, Guangzhou 510632, Peoples R China.
EM fh76020634@163.com; tyhdeng@jnu.edu.cn; lijiegxmd11@163.com
OI Deng, Yuhui/0000-0002-1522-8943
FU National Natural Science Foundation of China [62072214, 61572232];
   International Cooperation Project of Guangdong Province, China
   [2020A0505100040]; Open Project Program of Wuhan National Laboratory for
   Optoelectronics, China [2020WNLOKF006]
FX This work is sponsored by the National Natural Science Foundation of
   China under Grant No. 62072214 and Grant No. 61572232, the International
   Cooperation Project of Guangdong Province, China under Grant No.
   2020A0505100040, and the Open Project Program of Wuhan National
   Laboratory for Optoelectronics, China No. 2020WNLOKF006.
CR An K, 2014, J SYST ARCHITECT, V60, P757, DOI 10.1016/j.sysarc.2014.01.009
   Anwar A, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P265
   Basmadjian R., 2011, P 2 INT C ENERGY EFF, P1, DOI [10.1145/2318716.2318718, DOI 10.1145/2318716.2318718]
   Belabed D, 2015, IEEE T NETW SERV MAN, V12, P202, DOI 10.1109/TNSM.2015.2413755
   Benson T., 2010, P 10 ACM SIGCOMM C I, P267, DOI DOI 10.1145/1879141.1879175
   Cao K, 2019, J SYST ARCHITECT, V97, P397, DOI 10.1016/j.sysarc.2019.01.003
   Cheng QX, 2018, OPTICA, V5, P1354, DOI 10.1364/OPTICA.5.001354
   Coskun AK, 2009, DES AUT TEST EUROPE, P1410
   Coskun AK, 2007, DES AUT TEST EUROPE, P1659
   Coskun AK, 2008, IEEE T VLSI SYST, V16, P1127, DOI 10.1109/TVLSI.2008.2000726
   Dai XM, 2016, IEEE T CLOUD COMPUT, V4, P210, DOI 10.1109/TCC.2015.2481401
   Dayarathna M, 2016, IEEE COMMUN SURV TUT, V18, P732, DOI 10.1109/COMST.2015.2481183
   De Maio V, 2015, IEEE INT C CL COMP, P274, DOI 10.1109/CLUSTER.2015.47
   Deng YH, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1922649.1922660
   Dubey Kalka, 2020, Soft Computing: Theories and Applications. Proceedings of SoCTA 2018. Advances in Intelligent Systems and Computing (AISC 1053), P301, DOI 10.1007/978-981-15-0751-9_28
   Fang Q, 2017, IEEE T IND INFORM, V13, P2260, DOI 10.1109/TII.2017.2698603
   Feng H., 2019, CONCURR COMP-PRACT E, V1, P1
   Feng H, 2020, DES AUT TEST EUROPE, P626, DOI 10.23919/DATE48585.2020.9116356
   Silva RFE, 2015, C LOCAL COMPUT NETW, P10, DOI 10.1109/LCN.2015.7366278
   Hameed A, 2016, COMPUTING, V98, P751, DOI 10.1007/s00607-014-0407-8
   Hu ZM, 2018, IEEE T PARALL DISTR, V29, P705, DOI 10.1109/TPDS.2017.2773504
   Ilkhechi AR, 2015, COMPUT NETW, V91, P508, DOI 10.1016/j.comnet.2015.08.042
   Lee EK, 2012, INT C HIGH PERFORM
   Liu HZ, 2018, IEEE T BIG DATA, V4, P177, DOI 10.1109/TBDATA.2017.2763612
   Liu XF, 2018, IEEE T EVOLUT COMPUT, V22, P113, DOI 10.1109/TEVC.2016.2623803
   Mann ZA, 2016, IEEE T COMPUT, V65, P3357, DOI 10.1109/TC.2016.2529629
   Meng XQ, 2010, IEEE INFOCOM SER
   Mhedheb Yousri, 2013, Algorithms and Architectures for Parallel Processing. 13th International Conference, ICA3PP 2013. Proceedings: LNCS 8285, P101, DOI 10.1007/978-3-319-03859-9_8
   Sun HY, 2017, FUTURE GENER COMP SY, V71, P157, DOI 10.1016/j.future.2017.02.005
   Tang Q., 2015, P IEEE INT S DEPENDA, P195
   Tang QH, 2008, IEEE T PARALL DISTR, V19, P1458, DOI 10.1109/TPDS.2008.111
   Van Heddeghem W, 2014, COMPUT COMMUN, V50, P64, DOI 10.1016/j.comcom.2014.02.008
   Wang L., 2014, ACM SIGMETRICS Performance Evaluation Review, V41, P107, DOI [10.1145/2567529.2567560, DOI 10.1145/2567529.2567560]
   Wang N, 2013, ENERG BUILDINGS, V65, P412, DOI 10.1016/j.enbuild.2013.06.011
   Wang RX, 2016, IEEE T NETW SERV MAN, V13, P267, DOI 10.1109/TNSM.2016.2530309
   Wu TM, 2018, J SYST ARCHITECT, V84, P12, DOI 10.1016/j.sysarc.2018.03.001
   Xiaoning Shi, 2016, 2016 International Conference of Asian Union of Magnetics Societies (ICAUMS), DOI 10.1109/ICAUMS.2016.8479980
   Yadav R, 2018, IEEE ACCESS, V6, P55923, DOI 10.1109/ACCESS.2018.2872750
   Yang LY, 2018, IEEE INTERNET THINGS, V5, P1667, DOI 10.1109/JIOT.2017.2783329
   Zhang WZ, 2017, IEEE T CLOUD COMPUT, V5, P2, DOI 10.1109/TCC.2014.2378794
   Zhao H, 2018, IEEE T PARALL DISTR, V29, P1385, DOI 10.1109/TPDS.2018.2794369
   Zhou JL, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.08.004
NR 42
TC 35
Z9 36
U1 3
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102048
DI 10.1016/j.sysarc.2021.102048
EA FEB 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100002
DA 2024-07-18
ER

PT J
AU Jiang, W
   Song, ZW
   Zhan, JY
   He, ZY
   Wen, XY
   Jiang, K
AF Jiang, Wei
   Song, Ziwei
   Zhan, Jinyu
   He, Zhiyuan
   Wen, Xiangyu
   Jiang, Ke
TI Optimized co-scheduling of mixed-precision neural network accelerator
   for real-time multitasking applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Neural network accelerator; Mixed-precision; Real-time multitasking
   application; Co-scheduling; Design optimization
ID PERMANENT; DESIGN
AB Neural networks are increasingly applied into real-time and embedded Artificial Intelligent (AI) systems like autonomous driving system. Such resource-constrained systems cannot support the execution of neural network based tasks due to their high execution overheads on general processors. Hence, we are approaching to design realtime AI applications on embedded systems with CPU and FPGA (Field Programmable Gate Array) coprocessors. We use dedicated FPGA to accelerate the neural network job and utilize CPU to process the rest jobs of real-time multitasking applications. We devise an Idle-Aware Earliest Deadline First policy to co-schedule the AI applications on hybrid CPU and FPGA coprocessors. Since the implementation of neural network job on FPGA accelerator with different precision configuration will result in different execution time and accuracy, we are also interested in the design optimization of real-time AI applications running on mixed-precision neural network accelerator, with the purpose of maximizing the accuracy related rewards of all applications subject to real-time related constraints. We address the problem as a multi-stage decision procedure, and propose an efficient dynamic programming approach with two pruning policies to reduce the intermediate searching states. Extensive experiments and real-life case evaluations demonstrate the efficiency of the proposed approaches.
C1 [Jiang, Wei; Song, Ziwei; Zhan, Jinyu; He, Zhiyuan; Wen, Xiangyu] Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu, Peoples R China.
   [Jiang, Ke] Veoneer Sweden AB, Vargarda, Sweden.
C3 University of Electronic Science & Technology of China
RP Jiang, W (corresponding author), Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu, Peoples R China.
EM weijiang@uestc.edu.cn
OI He, Zhiyuan/0000-0002-8919-9997; Wen, Xiangyu/0000-0002-7327-7786; Song,
   Ziwei/0000-0003-1782-0227
FU National Natural Science Foundation of China [61003032]; Research Fund
   of State Key Laboratory of Computer Architecture [CARCH201811];
   Fundamental Research Fund for the Central Universities of China
   [ZYGX2019J078]
FX This work was partly supported by the National Natural Science
   Foundation of China under Grant No. 61003032, the Research Fund of State
   Key Laboratory of Computer Architecture under Grant No. CARCH201811 and
   the Fundamental Research Fund for the Central Universities of China
   under Grant No. ZYGX2019J078.
CR [Anonymous], 2018, FRONT PLANT SCI
   Bateni S, 2018, REAL TIM SYST SYMP P, P67, DOI 10.1109/RTSS.2018.00017
   Bateni S, 2018, REAL TIM SYST SYMP P, P107, DOI 10.1109/RTSS.2018.00020
   Blaiech AG, 2019, J SYST ARCHITECT, V98, P331, DOI 10.1016/j.sysarc.2019.01.007
   Fierro R, 1997, J ROBOTIC SYST, V14, P149, DOI 10.1002/(SICI)1097-4563(199703)14:3<149::AID-ROB1>3.0.CO;2-R
   Giacalone J.-P., 2019, 2019 IEEE SENS APPL, P1, DOI [DOI 10.1109/sas.2019.8706005, 10.1109/SAS.2019.8706005]
   Guo KY, 2018, IEEE T COMPUT AID D, V37, P35, DOI 10.1109/TCAD.2017.2705069
   Hong S, 2018, INT C EL INF COMM IC, P1, DOI DOI 10.1109/DIGITALHERITAGE
   Jiang W, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101739
   Jiang W, 2019, IEEE T COMPUT AID D, V38, P1413, DOI 10.1109/TCAD.2018.2846652
   Jiang W, 2017, MICROPROCESS MICROSY, V52, P401, DOI 10.1016/j.micpro.2016.08.002
   Jiang W, 2015, J SYST ARCHITECT, V61, P282, DOI 10.1016/j.sysarc.2015.05.005
   Khabbazan B, 2019, 2019 22ND EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P647, DOI 10.1109/DSD.2019.00102
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Long Q, 2014, 2014 IEEE 17TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P853, DOI 10.1109/ITSC.2014.6957796
   Noronha D. H, 2018, FSP Workshop 2018; Fifth International Workshop on FPGAs for Software Programmers, P1
   Otterness N, 2017, IEEE REAL TIME, P353, DOI 10.1109/RTAS.2017.3
   Paul S, 2019, J SYST ARCHITECT, V97, P287, DOI 10.1016/j.sysarc.2018.10.003
   Prabhakar G, 2017, IEEE REGION 10 SYMP
   Savich AW, 2007, IEEE T NEURAL NETWOR, V18, P240, DOI 10.1109/TNN.2006.883002
   Si J, 2018, 2018 IEEE 8TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), P402, DOI 10.1109/CCWC.2018.8301757
   Song SJ, 2019, J SYST ARCHITECT, V97, P269, DOI 10.1016/j.sysarc.2019.01.012
   Sun YF, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P283, DOI 10.1109/ICFPT47387.2019.00048
   Tsai TH, 2021, PSYCHOL MED, V51, P579, DOI 10.1017/S0033291719003271
   Wang Y, 2016, DES AUT CON, DOI 10.1145/2897937.2898003
   Xie G., 2019, IEEE T COMPUT AIDED, DOI 10.1109/TCAD.2019.2921350.
   Xie GQ, 2021, IEEE T IND ELECTRON, V68, P4485, DOI 10.1109/TIE.2019.2905815
   Xie T, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275992
   Zen HG, 2013, INT CONF ACOUST SPEE, P7962, DOI 10.1109/ICASSP.2013.6639215
   Zhan JY, 2018, J SYST ARCHITECT, V89, P60, DOI 10.1016/j.sysarc.2018.07.004
   Zhang M, 2018, J SYST ARCHITECT, V91, P53, DOI 10.1016/j.sysarc.2018.07.006
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhong XL, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347381
   Zhou JL, 2019, IEEE T COMPUT, V68, P1785, DOI 10.1109/TC.2019.2935042
   Zhou JL, 2019, IEEE T COMPUT AID D, V38, P2215, DOI 10.1109/TCAD.2018.2883993
NR 35
TC 33
Z9 33
U1 1
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2020
VL 110
AR 101775
DI 10.1016/j.sysarc.2020.101775
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OP2OS
UT WOS:000587924400004
DA 2024-07-18
ER

PT J
AU Yang, S
   Jeong, S
   Min, B
   Kim, Y
   Burgstaller, B
   Blieberger, J
AF Yang, Shinhyung
   Jeong, Seongho
   Min, Byunguk
   Kim, Yeonsoo
   Burgstaller, Bernd
   Blieberger, Johann
TI Design-space evaluation for non-blocking synchronization in Ada: lock
   elision of protected objects, concurrent objects, and low-level atomics
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
ID MEMORY; MODELS
AB The current ISO/IEC standard of the Ada programming language does not support non-blocking synchronization. The restriction to locks conflicts with Ada's design goals for program safety and efficiency, because (1) task failure inside a critical section may incur deadlock, and (2) locks stand in the way of scaling parallel programs on multicore architectures. Increased autonomy of software systems and advances in embedded multicore platforms make non-blocking synchronization a desirable feature for Ada, which is traditionally employed for safety-critical embedded applications in the automotive and aerospace domains.
   We propose two techniques to support non-blocking synchronization in Ada: (1) Lock elision of Ada's Hoare-style monitor synchronization construct (called "protected object") allows method calls of the monitor to overlap in time; inter-thread data conflicts are resolved by underlying hardware transactional memory. (2) Concurrent objects constitute a new programming primitive to encapsulate the complexity of non-blocking synchronization in a language-level construct. We investigate the use of an alternative, low-level API that employs atomic read-modify-write operations in the style of C++11, in conjunction with relaxed memory consistency models.
   We conduct an extensive experimental evaluation on an x86- and an ARM v8 multicore platform to explore the trade-offs of the proposed designs with respect to programmability, scalability and performance; and evaluate the performance improvements achievable with relaxed memory consistency models. We include a comparison with state-of-the-art blocking synchronization constructs.
C1 [Yang, Shinhyung; Jeong, Seongho; Min, Byunguk; Kim, Yeonsoo; Burgstaller, Bernd] Yonsei Univ, Dept Comp Sci, Seoul, South Korea.
   [Blieberger, Johann] TU Wien, Inst Comp Engn, Automat Syst Grp, Vienna, Austria.
C3 Yonsei University; Technische Universitat Wien
RP Burgstaller, B (corresponding author), Yonsei Univ, Dept Comp Sci, Seoul, South Korea.
EM shinhyung.yang@yonsei.ac.kr; seongho.jeong@yonsei.ac.kr;
   byunguk.min@yonsei.ac.kr; yeonsoo.kim@yonsei.ac.kr; bburg@yonsei.ac.kr;
   blieb@auto.tuwien.ac.at
OI Yang, Shinhyung/0000-0002-8997-9942; Blieberger,
   Johann/0000-0001-5810-7335; Kim, Yeonsoo/0000-0002-9437-4665
FU Austrian Science Fund (FWF) [I 1035N23]; Next-Generation Information
   Computing Development Program through the National Research Foundation
   of Korea (NRF) - Ministry of Science, ICT & Future Planning
   [NRF-2015-M3C4A-7065522]
FX We thank the anonymous referees for their constructive feedback. This
   research was supported by the Austrian Science Fund (FWF) project I
   1035N23, and by the Next-Generation Information Computing Development
   Program through the National Research Foundation of Korea (NRF), funded
   by the Ministry of Science, ICT & Future Planning under grant
   NRF-2015-M3C4A-7065522.
CR Adve SV, 2010, COMMUN ACM, V53, P90, DOI 10.1145/1787234.1787255
   ADVE SV, 1990, 17TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P2, DOI 10.1109/ISCA.1990.134502
   Adve SV, 1996, COMPUTER, V29, P66, DOI 10.1109/2.546611
   Alistarh D, 2016, J ACM, V63, DOI 10.1145/2903136
   Anderson T. E., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P6, DOI 10.1109/71.80120
   [Anonymous], 1993, USENIX SYSTEMS USENI
   [Anonymous], 2006, 623042006 IEC
   [Anonymous], 2013, Shared-Memory Synchronization
   [Anonymous], 2011, SYNTHESIS LECT COMPU
   [Anonymous], 2011, ISO 262622011
   [Anonymous], 2006, COMPILERS PRINCIPLES
   Atalar A, 2015, LECT NOTES COMPUT SC, V9363, P341, DOI 10.1007/978-3-662-48653-5_23
   AUTOSAR, 2014, GUID MULT SYST
   AUTOSAR, 2016, OV FUNCT SAF MEAS AU
   Barnes J., 2013, ADA 2012 RATIONALE L
   Blieberger J., 2018, ABS180310067 CORR
   Blieberger J, 2018, LECT NOTES COMPUT SC, V10873, P53, DOI 10.1007/978-3-319-92432-8_4
   Boehm HJ, 2008, PLDI'08: PROCEEDINGS OF THE 2008 SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN & IMPLEMENTATION, P68, DOI 10.1145/1375581.1375591
   Boehm HJ, 2005, ACM SIGPLAN NOTICES, V40, P261, DOI 10.1145/1064978.1065042
   Bosch G., 2013, ADA LETT, V33, P66
   Browne S, 2000, INT J HIGH PERFORM C, V14, P189, DOI 10.1177/109434200001400303
   David T, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P33, DOI 10.1145/2517349.2522714
   Dechev Damian, 2010, Proceedings of the 2010 13th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC 2010). Volume I: Main Symposium, P185, DOI 10.1109/ISORC.2010.10
   Dice David, 2009, P 14 INT C ARCHITECT, P157, DOI [DOI 10.1145/1508244.1508263, 10.1145/1508244.1508263, DOI 10.1145/1508284.1508263]
   FALKOFF AD, 1964, IBM SYST J, V3, P198, DOI 10.1147/sj.32.0198
   Fu C, 2010, J SYST ARCHITECT, V56, P384, DOI 10.1016/j.sysarc.2010.06.006
   Gamatié A, 2019, J SYST ARCHITECT, V98, P1, DOI 10.1016/j.sysarc.2019.06.001
   GHARACHORLOO K, 1990, 17TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P15, DOI 10.1109/ISCA.1990.134503
   Gramoli V, 2015, ACM SIGPLAN NOTICES, V50, P1, DOI [10.1145/2688500.2688501, 10.1145/2858788.2688501]
   Guiroux H, 2016, PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, P649
   Halpern M, 2016, INT S HIGH PERF COMP, P64, DOI 10.1109/HPCA.2016.7446054
   Herlihy M., 1993, INT S COMPUTER ARCHI, DOI DOI 10.1145/165123.165164
   Herlihy Maurice, 2012, The Art of Multiprocessor Programming, V1st
   HOARE CAR, 1974, COMMUN ACM, V17, P549, DOI 10.1145/355620.361161
   Intel corporation, 2019, INT 64 IA 32 ARCH A, V2a
   Intel corporation, 2019, INT 64 IA 32 ARCH SO, V1
   Intel Corporation, 2019, INT 64 IA 32 ARCH SO, V3
   ISO/IEC, 2014, WORK DRAFT N4296 STA
   Jeong S, 2017, LECT NOTES COMPUT SC, V10300, P121, DOI 10.1007/978-3-319-60588-3_8
   Kaiser C., 2006, Ada Letters, V25, P23
   Kleen A., 2014, QUEUE, V12, P20
   Kleen A., TOPLEV GITHUB PAGE
   Kogan A, 2012, ACM SIGPLAN NOTICES, V47, P141, DOI 10.1145/2370036.2145835
   LAMPORT L, 1979, IEEE T COMPUT, V28, P690, DOI 10.1109/TC.1979.1675439
   Magnusson P., 1994, Proceedings Eighth International Parallel Processing Symposium (Cat. No.94TH0652-8), P165, DOI 10.1109/IPPS.1994.288305
   Manson J, 2005, ACM SIGPLAN NOTICES, V40, P378, DOI 10.1145/1047659.1040336
   McCabe T. J., 1976, IEEE Transactions on Software Engineering, VSE-2, P308, DOI 10.1109/TSE.1976.233837
   McCool Michael, 2012, STRUCTURED PARALLEL, V1st
   Michael M. M., 1996, Proceedings of the Fifteenth Annual ACM Symposium on Principles of Distributed Computing, P267, DOI 10.1145/248052.248106
   Michael MM, 2004, IEEE T PARALL DISTR, V15, P491, DOI 10.1109/TPDS.2004.8
   Minh CC, 2008, I S WORKL CHAR PROC, P31
   PETERSON GL, 1981, INFORM PROCESS LETT, V12, P115, DOI 10.1016/0020-0190(81)90106-X
   Rajwar R, 2001, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2001.991127
   Real J, 2004, LECT NOTES COMPUT SC, V3063, P261
   Reed DA, 2015, COMMUN ACM, V58, P56, DOI 10.1145/2699414
   Rogers P., 2019, GEM 93 HIGH PERFOR 1
   Rudolph L., 1984, 11th Annual International Symposium on Computer Architecture. Conference Proceedings (Cat. No. 84CH2051-1), P340, DOI 10.1145/800015.808203
   Schroder-Preikschat W, 2011, 7 ANN WORKSH OP SYST, P16
   Scott Michael L., 2016, Programming Language Pragmatics, V4th
   Sevcík J, 2008, LECT NOTES COMPUT SC, V5142, P27, DOI 10.1007/978-3-540-70592-5_3
   Sinclair MD, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P161, DOI [10.1145/3079856.3080206, 10.1145/3140659.3080206]
   Sinclair MD, 2017, I S WORKL CHAR PROC, P239, DOI 10.1109/IISWC.2017.8167781
   Strom TB, 2019, J SYST ARCHITECT, V97, P467, DOI 10.1016/j.sysarc.2019.02.003
   Taft S.T., 2013, LECT NOTES COMPUTER, V8339, DOI DOI 10.1007/978-3-642-45419-6
   Taft S.T., 2019, PROGRAMMING J, V3, DOI [10.22152/programming-jour-nal.org/2019/3/7., DOI 10.22152/PROGRAMMING-JOUR-NAL.ORG/2019/3/7]
   Taubenfeld G, 2016, J PARALLEL DISTR COM, V97, P1, DOI 10.1016/j.jpdc.2016.06.007
   Timnat S, 2014, ACM SIGPLAN NOTICES, V49, P357, DOI [10.1145/2555243.2555261, 10.1145/2692916.2555261]
   Treibig J., 2010, 2010 39th International Conference on Parallel Processing Workshops (ICPPW), P207, DOI 10.1109/ICPPW.2010.38
   Wang A, 2012, INT CONFER PARA, P127
   Wang JC, 2013, INT J PARALLEL PROG, V41, P137, DOI 10.1007/s10766-012-0213-x
   Wieder A, 2013, REAL TIM SYST SYMP P, P45, DOI 10.1109/RTSS.2013.13
   Williams A., 2012, C CONCURRENCY ACTION
   Yoo RM, 2013, INT CONF HIGH PERFOR, DOI 10.1145/2503210.2503232
   Zwinkau A., 2016, P 6 ACM SIGPLAN WORK, P7, DOI [10.1145/2931028.2931031, DOI 10.1145/2931028.2931031]
NR 74
TC 0
Z9 0
U1 1
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2020
VL 110
AR 101764
DI 10.1016/j.sysarc.2020.101764
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OP2OS
UT WOS:000587924400001
OA Bronze
DA 2024-07-18
ER

PT J
AU Zhao, YM
   Wang, XH
   Jiang, YT
   Wang, L
   Yang, M
   Singh, AK
   Mak, T
AF Zhao, Yiming
   Wang, Xiaohang
   Jiang, Yingtao
   Wang, Liang
   Yang, Mei
   Singh, Amit Kumar
   Mak, Terrence
TI On hardware-trojan-assisted power budgeting system attack targeting many
   core systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-chip; Hardware trojan; Power budgeting
ID MANAGEMENT; FAIRNESS; THREAT
AB In a modern many-core chip, as all the cores are constantly competing for their shares of power out of the maximum power available to the chip, a sound power budgeting scheme is needed to efficiently allocate power to achieve the highest possible overall system performance. When a core is poised to run some applications, it has to request its power budget by sending a series of data packets, routed typically through an on-chip communication network infrastructure, to a specific core designated as the global manager that makes its power allocation decision based on all the budget requests it receives and its assessment of each core's potential contribution to the overall system performance. This power budgeting scheme is shown, in this paper, to be highly vulnerable to stealthy false-data attacks, which can cause catastrophic denial of service (DoS) effects. Essentially, when a power budget request packet is routed through a Trojan-infected network-on-chip node, such as a router, the power budget request can be secretly modified by the Trojan. The global manager then tends to make really bad power budget allocation decisions with all the tampered power requests it received. That is, legitimate applications will be victimized with lower power budgets than what they initially asked for, and thus, could suffer serious performance degradation; malicious applications, on the other hand, may be entitled to high power budgets and thus see performance boost that they do not deserve. Our study has revealed that this new type of DoS attack can be initiated and sustained by a simple hardware Trojan (HT) circuit that is extremely hard to be detected due to its low silicon footprint and short activation time. The effects of this new DoS attack are simulated following a network model, and all the major parameters and factors that impact the attack effects are identified and quantified. The HTs are intelligently turned ON/OFF following a scheme based on Q-learning, we further demonstrate that the attacks can undermine the best countermeasures against power budgeting system attack as suggested in this paper, which gives rise to a need for further research in this regard.
C1 [Zhao, Yiming; Wang, Xiaohang] South China Univ Technol, Sch Software Engn, Guangzhou, Peoples R China.
   [Jiang, Yingtao; Yang, Mei] Univ Nevada, Dept Elect & Comp Engn, Las Vegas, NV 89154 USA.
   [Wang, Liang] Tsinghua Univ, Inst Microelect, Beijing, Peoples R China.
   [Singh, Amit Kumar] Univ Essex, Sch Comp Sci & Elect Engn, Colchester, Essex, England.
   [Mak, Terrence] Univ Southampton, Sch Elect & Comp Sci, Southampton, Hants, England.
C3 South China University of Technology; Nevada System of Higher Education
   (NSHE); University of Nevada Las Vegas; Tsinghua University; University
   of Essex; University of Southampton
RP Wang, XH (corresponding author), South China Univ Technol, Sch Software Engn, Guangzhou, Peoples R China.
EM yimingzhao3@gmail.com; xiaohangwang@scut.edu.cn; yingtao.jiang@unlv.edu;
   lwang_cuhk@tsinghua.edu.cn; mei.yang@unlv.edu; a.k.singh@essex.ac.uk;
   tmak@ecs.soton.ac.uk
OI Wang, Liang/0000-0002-6112-1928
FU Natural Science Foundation of Guangdong Province [2018A030313166]; Pearl
   River S&T Nova Program of Guangzhou [201806010038]; Fundamental Research
   Funds for the Central Universities [2019MS087]; Open Research Grant of
   State Key Laboratory of Computer Architecture, Institute of Computing
   Technology, Chinese Academy of Sciences [CARCH201916]; Natural Science
   Foundation of China [61971200]
FX This research program is supported by the Natural Science Foundation of
   Guangdong Province No. 2018A030313166, Pearl River S&T Nova Program of
   Guangzhou No. 201806010038, the Fundamental Research Funds for the
   Central Universities No. 2019MS087, Open Research Grant of State Key
   Laboratory of Computer Architecture, Institute of Computing Technology,
   Chinese Academy of Sciences No. CARCH201916, and the Natural Science
   Foundation of China No. 61971200.
CR Beaumont Mark., 2011, Hardware Trojans-Prevention, Detection, Countermeasures (A Literature Review)
   Bhunia S, 2014, P IEEE, V102, P1229, DOI 10.1109/JPROC.2014.2334493
   Biswas A.K., 2015, P IEEE INT C EL COMP, P1
   Boraten T, 2016, INT PARALL DISTRIB P, P1091, DOI 10.1109/IPDPS.2016.59
   Burleson Wayne, 2016, IEEE DES AUT C, P1
   Chrysanthou K, 2016, ACM T ARCHIT CODE OP, V13, DOI 10.1145/2930670
   Dofe J, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P69, DOI 10.1145/2902961.2903014
   Frey J, 2017, INTEGRATION, V56, P15, DOI 10.1016/j.vlsi.2016.06.008
   Ganguly A., 2012, P GREAT LAKES S VLSI, P259
   Gómez C, 2008, LECT NOTES COMPUT SC, V5168, P899, DOI 10.1007/978-3-540-85451-7_97
   Gwon Y.L., 2011, HOTSEC 11, P3
   Haider S.K., 2016, 160508413 ARXIV
   Hasan SyedRafay., 2015, CIRCUITS SYSTEMS MWS, P1
   Hussain S, 2017, PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING AND DIGITAL SYSTEMS (C-CODE), P86, DOI 10.1109/C-CODE.2017.7918907
   Indrusiak L. S., 2017, P 12 INT S REC COMM, P1, DOI DOI 10.1109/RECOSOC.2017.8016142
   Isci C, 2006, INT SYMP MICROARCH, P347
   JS R., 2015, P 9 INT S NETW ON CH, P8
   Kadri N, 2019, J SYST ARCHITECT, V92, P39, DOI 10.1016/j.sysarc.2018.10.001
   Karlof C, 2003, PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL WORKSHOP ON SENSOR NETWORK PROTOCOLS AND APPLICATIONS, P113, DOI 10.1109/SNPA.2003.1203362
   Kayaalp M, 2016, DES AUT CON, DOI 10.1145/2897937.2897962
   King Samuel T, 2008, LEET'08, V8, P1
   Kulkarni A, 2016, ACM J EMERG TECH COM, V13, DOI 10.1145/2827699
   Kulkarni A, 2016, INT SYM QUAL ELECT, P362, DOI 10.1109/ISQED.2016.7479228
   Lee J, 2016, IEEE T COMPUT, V65, P3384, DOI 10.1109/TC.2016.2538218
   Li H, 2016, INTEGRATION, V55, P426, DOI 10.1016/j.vlsi.2016.01.004
   Li XL, 2013, DES AUT TEST EUROPE, P57
   Ma K, 2012, INT CONFER PARA, P13
   Mittal S, 2019, J SYST ARCHITECT, V97, P373, DOI 10.1016/j.sysarc.2018.11.001
   Moscibroda T, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, P257
   Nguyen H.K., 2019, J SYST ARCHIT, V100, P101
   Pagani Santiago, 2015, 2015 Sixth International Green and Sustainable Computing Conference (IGSC), P1, DOI 10.1109/IGCC.2015.7393727
   Paul S, 2019, J SYST ARCHITECT, V98, P271, DOI 10.1016/j.sysarc.2019.08.002
   Rahmani AM, 2017, IEEE T VLSI SYST, V25, P427, DOI 10.1109/TVLSI.2016.2591798
   Rahmani AM, 2015, I SYMPOS LOW POWER E, P219, DOI 10.1109/ISLPED.2015.7273517
   Rezaei A, 2016, DES AUT CON, DOI 10.1145/2897937.2898090
   Sharifi A, 2012, INT CONFER PARA, P65
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Wang XD, 2016, ACM SIGPLAN NOTICES, V51, P19, DOI 10.1145/2954679.2872382
   Wang XH, 2016, MICROPROCESS MICROSY, V46, P136, DOI 10.1016/j.micpro.2016.03.006
   Wang XH, 2016, IEEE T COMPUT, V65, P2780, DOI 10.1109/TC.2015.2506565
   Wang XH, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544393
   Wassel Hassan M. G., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, V41, P583, DOI 10.1145/2508148.2485972
   WATKINS CJCH, 1992, MACH LEARN, V8, P279, DOI 10.1007/BF00992698
   Xiao K, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2906147
   Yao Wang, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P142, DOI 10.1109/NOCS.2012.24
   Yu QY, 2017, MIDWEST SYMP CIRCUIT, P819
   Zahedi SM, 2014, ACM SIGPLAN NOTICES, V49, P145, DOI 10.1145/2541940.2541962
   Zhang L, 2018, J SYST ARCHITECT, V89, P84, DOI 10.1016/j.sysarc.2018.07.005
   Zhao Y., 2018, P IEEE INT C SYST ON, P58
NR 49
TC 7
Z9 7
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101757
DI 10.1016/j.sysarc.2020.101757
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OA2QK
UT WOS:000577636500004
DA 2024-07-18
ER

PT J
AU Huang, CH
AF Huang, Chun-Hsian
TI HDA: Hierarchical and dependency-aware task mapping for network-on-chip
   based embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Task mapping; Dependency-aware; Network-on-Clip
ID ENERGY; DESIGN
AB To support more efficient parallel processing, Network-on-Chip (NoC) is being increasingly adopted as a new alternative interconnection architecture. With the limited number of processing elements (PEs) on an NoC, to perform application tasks efficiently on the PEs has become a key issue. To ensure the completeness of data transmission between tasks in an application, the region-based scheme is used in the most existing task mapping methods. However, due to the dependency of tasks, not all the tasks in an application are executed on the corresponding PEs at the same time, and thus some PEs mapped by tasks are still idle when the required data are not received. This would lead to the issue of low utilization of PEs. In this work, we propose a hierarchical and dependency-aware (HDA) task mapping that covers the concepts of spatial mapping and inter-task dependency (temporal factors) to enhance the elasticity of task mapping. This proposed HDA method adopts a hierarchical task mapping, by using which when a previously mapped task finishes, its corresponding PE can be released and mapped by another unmapped task. As a result, in the region selection phase, fewer PEs in a region are required. This can not only enhance the elasticity of future task mapping but also result in lower communication latencies and higher utilization of PEs. Experiments show that, compared to the existing task mapping methods, including the first-fit mapping, the region-based mapping, and the elastic superposition mapping, the proposed HDA method can result in an average 24.32% enhancement in system performance and an average 44.76% reduction in the energy consumptions. To apply the HDA method to real applications such as embedded systems synthesis benchmarks suite (E3S), compared to the existing task mapping methods, system performance can be enhanced significantly, especially when the number of PEs on an NoC is fewer. Furthermore, the HDA method can also achieve 34.93% reduction in the energy consumptions.
C1 [Huang, Chun-Hsian] Natl Taitung Univ, Dept Comp Sci & Informat Engn, Taitung, Taiwan.
RP Huang, CH (corresponding author), Natl Taitung Univ, Dept Comp Sci & Informat Engn, Taitung, Taiwan.
EM huangch@nttu.edu.tw
RI Huang, Chun-Hsian/AAT-1699-2021
OI Huang, Chun-Hsian/0000-0002-0508-6312
FU Ministry of Science and Technology, Taiwan [MOST 107-2221-E143-002-MY3]
FX This work was partially supported by the Ministry of Science and
   Technology, Taiwan, under project grant MOST 107-2221-E143-002-MY3
CR Agyeman MO, 2018, J SYST ARCHITECT, V89, P103, DOI 10.1016/j.sysarc.2018.08.002
   Ahmed W., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P365
   [Anonymous], 2013, P 50 ANN DES AUT C A
   Catania V, 2016, ACM T MODEL COMPUT S, V27, DOI 10.1145/2953878
   Chatterjee N, 2017, J SYST ARCHITECT, V74, P61, DOI 10.1016/j.sysarc.2017.01.008
   Dick R., 2009, EMBEDDED SYSTEM SYNT
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Fattah M, 2012, PR IEEE COMP DESIGN, P364, DOI 10.1109/ICCD.2012.6378665
   Goh LK, 2008, PARALLEL COMPUT, V34, P508, DOI 10.1016/j.parco.2008.03.009
   Huang CH, 2017, MICROPROCESS MICROSY, V51, P297, DOI 10.1016/j.micpro.2016.12.002
   Huang CH, 2016, 2016 INTERNATIONAL COMPUTER SYMPOSIUM (ICS), P108, DOI [10.1109/ICS.2016.0030, 10.1109/ICS.2016.29]
   Jia Huang, 2010, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP 2010), P34, DOI 10.1109/DASIP.2010.5706243
   Jingcheng S, 2012, IEEE I C EMBED SOFTW, P485, DOI 10.1109/HPCC.2012.72
   Kadri N, 2019, J SYST ARCHITECT, V92, P39, DOI 10.1016/j.sysarc.2018.10.001
   Kobbe S., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P119
   Maqsood T, 2015, J SYST ARCHITECT, V61, P293, DOI 10.1016/j.sysarc.2015.06.001
   Moein-Darbari F, 2009, IEICE ELECTRON EXPR, V6, P27, DOI 10.1587/elex.6.27
   Moréac E, 2017, J SYST ARCHITECT, V77, P112, DOI 10.1016/j.sysarc.2017.05.002
   Nesrine T, 2017, J CIRCUIT SYST COMP, V26, DOI 10.1142/S021812661730001X
   Pao-Ann Hsiung, 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P87
   Singh A. K., 2013, DES AUT CON, P1
   Singh AK, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P133, DOI 10.1109/DSD.2009.145
   Taassori M, 2018, IETE J RES, V64, P394, DOI 10.1080/03772063.2017.1355754
   Wang C, 2017, J SYST ARCHITECT, V79, P59, DOI 10.1016/j.sysarc.2017.07.004
   Wang Z, 2017, J SYST ARCHITECT, V76, P39, DOI 10.1016/j.sysarc.2016.10.002
   Xiao Y, 2017, ICCAD-IEEE ACM INT, P217, DOI 10.1109/ICCAD.2017.8203781
   Xiao Y, 2018, DES AUT TEST EUROPE, P1387, DOI 10.23919/DATE.2018.8342229
NR 27
TC 15
Z9 15
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2020
VL 108
AR 101740
DI 10.1016/j.sysarc.2020.101740
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NO2QF
UT WOS:000569328400009
DA 2024-07-18
ER

PT J
AU Kyriakakis, E
   Lund, M
   Pezzarossa, L
   Sparso, J
   Schoeberl, M
AF Kyriakakis, Eleftherios
   Lund, Maja
   Pezzarossa, Luca
   Sparso, Jens
   Schoeberl, Martin
TI A time-predictable open-source TTEthernet end-system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
ID TRIGGERED ETHERNET
AB Cyber-physical systems deployed in areas like automotive, avionics, or industrial control are often distributed systems. The operation of such systems requires coordinated execution of the individual tasks with bounded communication network latency to guarantee quality-of-control. Both the time for computing and communication needs to be bounded and statically analyzable.
   To provide deterministic communication between end-systems, real-time networks can use a variety of industrial Ethernet standards typically based on time-division scheduling and enforced by real-time enabled network switches. For the computation, end-systems need time-predictable processors where the worst-case execution time of the application tasks can be analyzed statically.
   This paper presents a time-predictable end-system with support for deterministic communication using the open-source processor Patmos. The proposed architecture is deployed in a TTEthernet network, and the protocol software stack is implemented, and the worst-case execution time is statically analyzed. The developed end-system is evaluated in an experimental network setup composed of six TTEthernet nodes that exchange periodic frames over a TTEthernet switch.
C1 [Kyriakakis, Eleftherios; Lund, Maja; Pezzarossa, Luca; Sparso, Jens; Schoeberl, Martin] Tech Univ Denmark, Dept Appl Math & Comp Sci, Lyngby, Denmark.
C3 Technical University of Denmark
RP Kyriakakis, E (corresponding author), Tech Univ Denmark, Dept Appl Math & Comp Sci, Lyngby, Denmark.
EM elky@dtu.dk; maja_lala@hotmail.com; lpez@dtu.dk; jspa@dtu.dk;
   masca@dtu.dk
RI Pezzarossa, Luca/AFQ-4061-2022
OI Pezzarossa, Luca/0000-0002-0863-2526; Schoeberl,
   Martin/0000-0003-2366-382X; Kyriakakis, Eleftherios/0000-0002-6777-1366;
   Sparso, Jens/0000-0002-0961-9438
FU European Union [764785]; FORA-Fog Computing for Robotics and Industrial
   Automation
FX This research has received funding from the European Union's Horizon
   2020 research and innovation programme under the Marie Sklodowska-Curie
   grant agreement no. 764785, FORA-Fog Computing for Robotics and
   Industrial Automation
CR Ademaj A, 2007, I S PRECIS CLOCK SYN, P41, DOI 10.1109/ISPCS.2007.4383771
   [Anonymous], 2015, P 18 K PROGR GRUNDL
   [Anonymous], 2014, P 2014 IEEE EMERGING
   [Anonymous], 2018, COMPLEXITY
   Bartols F., 2011, 2011 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops, P49, DOI 10.1109/ISORCW.2011.16
   Buchanan W., 2000, COMPUT BUSSES, P333, DOI [10.1016/B978-034074076-7/50021-3 10.1016/B978-0-340-74076-7.X5000-7., DOI 10.1016/B978-034074076-7/50021-3]
   Courtney R., 2004, AIRCARFT DATA NETW 7
   Craciunas S.S., 2017, Proceedings of the Real-Time Summer School, P1551
   Craciunas SS, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P183, DOI 10.1145/2997462997470
   Cummings R, 2012, SAE INT J PASSENG CA, V5, P72, DOI 10.4271/2012-01-0196
   Einspieler Sascha, 2018, 2018 IEEE Industrial Cyber-Physical Systems (ICPS). Proceedings, P122, DOI 10.1109/ICPHYS.2018.8387647
   Farkas J., 2018, IEEE COMMUNICATIONS, V2, P20, DOI DOI 10.1109/MCOMSTD.2018.8412457
   Frühwirth T, 2015, 2015 10TH IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS (SIES), P21
   Gavrilut V, 2018, IEEE ACCESS, V6, P75229, DOI 10.1109/ACCESS.2018.2883644
   He SY, 2018, IEEE T PLASMA SCI, V46, P2680, DOI 10.1109/TPS.2018.2810821
   Hong S, 2016, 23RD ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2016), DOI 10.14722/ndss.2016.23458
   Kopetz H, 2005, ISORC 2005: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P22
   KOPETZ H, 1993, FTCS-23 - TWENTY-THIRD INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING : DIGEST OF PAPERS, P524, DOI 10.1109/FTCS.1993.627355
   Kopetz H., 2011, REAL TIME SYSTEMS, P111
   Kovácsházy T, 2016, I S PRECIS CLOCK SYN, P72
   Kyriakakis E, 2018, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2018), DOI 10.1145/3273905.3273920
   Leen G, 2002, MICROPROCESS MICROSY, V26, P77, DOI 10.1016/S0141-9331(01)00148-X
   Lipinski M., 2011, Proceedings of the 2011 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control and Communication (ISPCS 2011), P25, DOI 10.1109/ISPCS.2011.6070148
   Loveless A.T., 2015, P AIAA SPAC C EXP AU, P4526
   Lund M, 2019, INT SYMP OBJECT COMP, P229, DOI 10.1109/ISORC.2019.00048
   Macii D., 2009, 2009 INT S PREC CLOC, P1
   Mohor I., 2002, ETHERNET IP CORE DES
   Obermaisser R., 2012, TIME TRIGGERED COMMU
   Pahlevan Maryam, 2019, ACM SIGBED Review, V16, P15, DOI 10.1145/3314206.3314208
   Pezzarossa L., 2015, IMPLEMENTATION ETHER
   Sandic M, 2017, 2017 ZOOMING INNOVATION IN CONSUMER ELECTRONICS INTERNATIONAL CONFERENCE (ZINC), P54, DOI 10.1109/ZINC.2017.7968662
   Schoeberl M, 2018, IEEE DES TEST, V35, P38, DOI 10.1109/MDAT.2018.2791809
   Schoeberl M, 2018, REAL-TIME SYST, V54, P389, DOI 10.1007/s11241-018-9300-4
   Schoeberl M, 2015, J SYST ARCHITECT, V61, P449, DOI 10.1016/j.sysarc.2015.04.002
   Sethna F, 2006, 2006 IEEE VEHICLE POWER AND PROPULSION CONFERENCE, P529
   Steiner N, 2007, DU-Z KULTUR, P57
   Steiner Wilfried, 2013, International Journal of Critical Computer-Based Systems, V4, P280, DOI 10.1504/IJCCBS.2013.058398
   Steinhammer K, 2007, INT FED INFO PROC, V231, P325
   Steinhammer K, 2006, DES AUT TEST EUROPE, P792
   Suethanuwong E., 2012, Emerging Technologies Factory Automation (ETFA), 2012 IEEE 17th Conference on, P1, DOI DOI 10.1109/ETFA.2012.6489749
   Tamas-Selicean D., 2014, Emerging Technology and Factory Automation (ETFA), P1
   Tamas-Selicean D, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P473
   TTTech, 2015, IND EHT BOOK, P89
   TTTech, 2011, AS6802 TTTECH SAE IN
   TTTech, TTETOOLS TTETHERNET
   Zhang YQ, 2016, INT J PHOTOENERGY, V2016, DOI 10.1155/2016/2174573
   Zhao LX, 2018, IEEE ACCESS, V6, P41803, DOI 10.1109/ACCESS.2018.2858767
   Zhao LX, 2017, REAL-TIME SYST, V53, P254, DOI 10.1007/s11241-016-9265-0
NR 48
TC 9
Z9 9
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2020
VL 108
AR 101744
DI 10.1016/j.sysarc.2020.101744
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NO2QF
UT WOS:000569328400003
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Wu, MC
   Chiu, CT
AF Wu, Meng-Chieh
   Chiu, Ching-Te
TI Multi-teacher knowledge distillation for compressed video action
   recognition based on deep learning
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Deep convolutional model compression; Action recognition; Knowledge
   distillation; Transfer learning
AB Recently, Convolutional Networks have great progress in classifying images. While action recognition is different from still image classification, video data contains temporal information which plays an important role in video understanding. Currently most CNN-based approaches for action recognition has excessive computational costs, an explosion of parameters and computation time. The most efficient method currently trained a deep network directly on the compressed video contains the motion information. However, this method has a large number of parameters. We propose a multi-teacher knowledge distillation framework for compressed video action recognition to compress this model. With this framework, the model is compressed by transferring the knowledge from multiple teachers to a single small student model. With multi-teacher knowledge distillation, students learn better than single-teacher knowledge distillation. Experiments show that we can reach a 2.4 x compression rate in number of parameters and 1.2 x computation reduction with 1.79% loss of accuracy on the UCF-101 dataset and 0.35% loss of accuracy on the HMDB51 dataset.
C1 [Wu, Meng-Chieh; Chiu, Ching-Te] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
C3 National Tsing Hua University
RP Chiu, CT (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
EM chiusms@cs.nthu.edu.tw
CR [Anonymous], 2017, ABS170805038 CORR
   [Anonymous], ARXIV171104161
   [Anonymous], 2016, INT C LEARNING REPRE
   [Anonymous], 2015, ARXIV151106530
   [Anonymous], 2012, CoRR
   [Anonymous], 2017, ADV NEUR IN
   [Anonymous], 2017, ARXIV170706342
   Boujelben O, 2018, J SYST ARCHITECT, V88, P54, DOI 10.1016/j.sysarc.2018.05.010
   Carreira J, 2017, PROC CVPR IEEE, P4724, DOI 10.1109/CVPR.2017.502
   Chen WL, 2015, PR MACH LEARN RES, V37, P2285
   Czarnecki WM, 2017, ADV NEUR IN, V30
   Dalal N., 2005, PROC IEEE COMPUT SOC, V1, P886
   Dean J., 2015, NIPS DEEP LEARNING R
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Denton E, 2014, ADV NEUR IN, V27
   Diba A, 2017, PROC CVPR IEEE, P1541, DOI 10.1109/CVPR.2017.168
   Tran D, 2015, IEEE I CONF COMP VIS, P4489, DOI 10.1109/ICCV.2015.510
   Feichtenhofer C., 2016, P INT C NEUR INF PRO, P3468
   Feichtenhofer C, 2017, PROC CVPR IEEE, P7445, DOI 10.1109/CVPR.2017.787
   Feichtenhofer C, 2016, PROC CVPR IEEE, P1933, DOI 10.1109/CVPR.2016.213
   Funabiki N, 2017, IEEE INT C ELECTR TA
   Girdhar R, 2017, PROC CVPR IEEE, P3165, DOI 10.1109/CVPR.2017.337
   Han S, 2015, ADV NEUR IN, V28
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hu Hengyuan, 2016, Network trimming: A data-driven neuron pruning approach towards efficient deep architectures
   King DB, 2015, ACS SYM SER, V1214, P1
   Kuehne H, 2011, IEEE I CONF COMP VIS, P2556, DOI 10.1109/ICCV.2011.6126543
   Lan ZZ, 2017, IEEE COMPUT SOC CONF, P1219, DOI 10.1109/CVPRW.2017.161
   Laptev I, 2008, PROC CVPR IEEE, P3222, DOI 10.1109/cvpr.2008.4587756
   Li B, 2017, J SYST ARCHITECT, V81, P92, DOI 10.1016/j.sysarc.2017.10.011
   Lopez-Paz D., 2015, ARXIV151103643
   Madroñal D, 2017, J SYST ARCHITECT, V80, P30, DOI 10.1016/j.sysarc.2017.08.002
   Mishra Asit, 2017, ARXIV171105852
   Paszke Adam, 2017, NIPS 2017 WORKSH AUT
   Peng XJ, 2014, LECT NOTES COMPUT SC, V8693, P581, DOI 10.1007/978-3-319-10602-1_38
   Polino A., 2018, P INT C LEARN REPR M
   Simonyan K, 2014, ADV NEUR IN, V27
   Wang H, 2013, IEEE I CONF COMP VIS, P3551, DOI 10.1109/ICCV.2013.441
   Wang H, 2013, INT J COMPUT VISION, V103, P60, DOI 10.1007/s11263-012-0594-8
   Wang L., 2016, P ECCV
   Wu C.Y., 2018, CVPR
   Wu JX, 2016, PROC CVPR IEEE, P4820, DOI 10.1109/CVPR.2016.521
   Xu Z., 2017, ARXIV170900513
   Yim J, 2017, PROC CVPR IEEE, P7130, DOI 10.1109/CVPR.2017.754
   Yu XY, 2017, PROC CVPR IEEE, P67, DOI 10.1109/CVPR.2017.15
   Zhang BW, 2016, PROC CVPR IEEE, P2718, DOI 10.1109/CVPR.2016.297
   Zhang XY, 2016, IEEE T PATTERN ANAL, V38, P1943, DOI 10.1109/TPAMI.2015.2502579
NR 47
TC 16
Z9 17
U1 4
U2 27
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2020
VL 103
AR 101695
DI 10.1016/j.sysarc.2019.101695
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KO0AO
UT WOS:000515208600003
DA 2024-07-18
ER

PT J
AU Eltayieb, N
   Elhabob, R
   Hassan, A
   Li, FG
AF Eltayieb, Nabeil
   Elhabob, Rashad
   Hassan, Alzubair
   Li, Fagen
TI A blockchain-based attribute-based signcryption scheme to secure data
   sharing in the cloud
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud computing; Blockchain; Attitude-based signcryption; Data sharing
ID PERSONAL HEALTH RECORDS
AB Traditional cloud data sharing schemes have relied on the architecture of the network and large storage providers. However, these storage providers work as trusted third parties to transfer and store data. This kind of cloud storage model has some weak points, such as data availability, centralized data storage, high operational cost, and security concern. In this paper, we combine the concept of blockchain with attribute-based signcryption to provide a secure data sharing in the cloud environment. The proposed scheme satisfies the security requirements of the cloud computing such as confidentiality and unforgeability. Further, the smart contract solves the problem of cloud storage such as returning wrong results as in the traditional cloud server. Finally, the performance comparisons and simulation results show that our proposed scheme is more efficient than others, and it is practical.
C1 [Eltayieb, Nabeil; Elhabob, Rashad; Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
   [Hassan, Alzubair] Guangzhou Univ, Sch Comp Sci, Guangzhou 510006, Peoples R China.
C3 University of Electronic Science & Technology of China; Guangzhou
   University
RP Li, FG (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
EM nabeil9@yahoo.com; rashaduestc@gmail.com; alzubairuofk@gmail.com;
   fagenli@uestc.edu.cn
RI Elhabob, Rashad/GWC-0135-2022; Eltayieb, Nabeil/X-2439-2019
OI Eltayieb, Nabeil/0000-0003-0189-4352; Wake Hundera,
   Negalign/0000-0003-2294-9279; Hassan, Alzubair/0000-0002-5498-7379
FU National Natural Science Foundation of China [61872058]; Fundamental
   Research Funds for the Central Universities [ZYGX2016J081]
FX This work is supported by National Natural Science Foundation of China
   (Grant No. 61872058) and Fundamental Research Funds for the Central
   Universities (Grant No. ZYGX2016J081).
CR [Anonymous], BITCOIN PEER TO PEER
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Dong CY, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P211, DOI 10.1145/3133956.3134032
   Dong YJ, 2011, PROCEEDINGS OF 2011 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND APPLICATION, ICCTA2011, P905, DOI 10.1049/cp.2011.0801
   Ethereum W. G., 2014, ETHEREUM PROJECT YEL, V151, P1
   Gagné M, 2010, LECT NOTES COMPUT SC, V6280, P154, DOI 10.1007/978-3-642-15317-4_11
   Huang H, 2018, FUTURE GENER COMP SY, V78, P850, DOI 10.1016/j.future.2016.12.016
   Liu JH, 2015, FUTURE GENER COMP SY, V52, P67, DOI 10.1016/j.future.2014.10.014
   Lynn B., PBC PAIRING BASED CR
   Maji HemantaK., 2008, IACR Cryptology ePrint Archive, V2008, P328
   McCorry P, 2017, LECT NOTES COMPUT SC, V10322, P357, DOI 10.1007/978-3-319-70972-7_20
   Modi C, 2013, J SUPERCOMPUT, V63, P561, DOI 10.1007/s11227-012-0831-5
   Pandit T, 2014, LECT NOTES COMPUT SC, V8782, P274, DOI 10.1007/978-3-319-12475-9_19
   Peters GW, 2016, NEW ECON WINDOWS, P239, DOI 10.1007/978-3-319-42448-4_13
   Rao YS, 2017, FUTURE GENER COMP SY, V67, P133, DOI 10.1016/j.future.2016.07.019
   Rao YS, 2014, LECT NOTES COMPUT SC, V8469, P398
   Rao YS, 2014, LECT NOTES COMPUT SC, V8544, P209
   SHAMIR A, 1979, COMMUN ACM, V22, P612, DOI 10.1145/359168.359176
   Tang WD, 2019, J SYST ARCHITECT, V94, P1, DOI 10.1016/j.sysarc.2019.02.001
   Wang H, 2018, J MED SYST, V42, DOI 10.1007/s10916-018-0994-6
   Wang ZH, 2017, INT J CONTROL AUTOM, V15, P1515, DOI 10.1007/s12555-015-0446-8
   Watanabe H, 2015, 2015 IEEE 4TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), P577, DOI 10.1109/GCCE.2015.7398721
   Yang J, 2018, J SYST ARCHITECT, V87, P36, DOI 10.1016/j.sysarc.2018.05.001
   Yin AH, 2015, WIRELESS PERS COMMUN, V85, P1727, DOI 10.1007/s11277-015-2864-6
   Yue X, 2016, J MED SYST, V40, DOI 10.1007/s10916-016-0574-6
   Zheng YL, 1997, LECT NOTES COMPUT SC, V1294, P165
NR 26
TC 65
Z9 66
U1 1
U2 34
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2020
VL 102
AR 101653
DI 10.1016/j.sysarc.2019.101653
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ7EG
UT WOS:000512220500005
DA 2024-07-18
ER

PT J
AU You, LT
   Xu, H
   Zhang, QP
   Li, TY
   Li, C
   Chen, YT
   Huang, LP
AF You, Litong
   Xu, Hao
   Zhang, Qipeng
   Li, Tianyou
   Li, Chen
   Chen, Yuting
   Huang, Linpeng
TI JDap: Supporting in-memory data persistence in javascript using Intel's
   PMDK
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Persistent memory development kit; Javascript; In-Memory data
   persistence; Object pool; Application programming interface
AB Data persistence is a feature that the data needs to live longer than its creator. The state-of-the-art is in-memory data persistence, requiring data in the memory to be persistent even when the application crashes. So far in-memory data persistence has been supported in many programming languages such as C, C++, and Java. However, it has not yet been well supported in JavaScript, a popular scripting language for software development. To solve this problem, we introduce JDap, an extension to JavaScript's runtime and execution engine, to support in-memory data persistence in JavaScript using Intel's Persistent Memory Development Kit (PMDK). JDap consists of (1) a JavaScript persistent object pool that serves as a heap in which persistent objects can be created, managed, and accessed safely and consistently. In particular, this pool supports shared memory parallelism, allowing persistent data to be accessed in parallel; (2) a set of JavaScript APIs that provides programmers with supports in managing and accessing persistent data in an easy-to-use and safe manner.
   We have implemented JDap and evaluated it against two database-supported data persistence styles (MongoDB's object store and indexedDB's binary store) on micro-benchmarks and real-world applications. Our evaluation shows that JDap outperforms object store by 1.6 x and outperforms binary store by 24.6 x. We have also evaluated JDap against Extended Memory Semantics (EMS) on data-intensive tasks. The results show that JDap outperforms EMS by 2 x.
C1 [You, Litong; Xu, Hao; Zhang, Qipeng; Chen, Yuting; Huang, Linpeng] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai, Peoples R China.
   [Xu, Hao; Li, Tianyou] Intel Asia Pacific R&D Co LTD, Shanghai, Peoples R China.
   [Li, Chen] Aalborg Univ, Dept Mat & Prod, Aalborg, Denmark.
C3 Shanghai Jiao Tong University; Aalborg University
RP Chen, YT; Huang, LP (corresponding author), Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai, Peoples R China.
EM chenyt@sjtu.edu.cn; lphuang@sjtu.edu.cn
RI LI, Chen/AAF-8336-2019; 陈, 钰婷/HZJ-7917-2023
OI LI, Chen/0000-0001-6249-8957; 
FU National Key Research and Development Program of China [2018YFB1003302];
   National Nature Science Foundation of China [61572312]
FX Some of the preliminary work has been accepted by ICPADS 2018 and ICA3PP
   2018. This work was supported by the National Key Research and
   Development Program of China (No. 2018YFB1003302). Yuting Chen was also
   partially supported by the National Nature Science Foundation of China
   (Grant No. 61572312).
CR [Anonymous], PRO EJB 3 JAVA PERSI
   Blumenstock Joshua E, 2008, Proceeding of the 17th international conference on World Wide Web -WWW '08, P1095, DOI [10.1145/1367497.1367673, DOI 10.1145/1367497.1367673]
   Bock H., 2012, DEFINITIVE GUIDE NET, V7, P315
   Bonetta D, 2016, ACM SIGPLAN NOTICES, V51, P531, DOI 10.1145/3022671.2984039
   Chodorow Kristina, 2013, MongoDB: The Definitive Guide, V2nd
   Coburn J, 2011, ACM SIGPLAN NOTICES, V46, P105, DOI [10.1145/1961295.1950380, 10.1145/1961296.1950380]
   Denny J.E., 2016, P 25 ACM INT S HIGH, P125, DOI DOI 10.1145/2907294.2907303
   Elmasri R., 2008, FUNDAMENTALS DATABAS
   Frigo M, 2009, SPAA'09: PROCEEDINGS OF THE TWENTY-FIRST ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P79
   Herhut S., 2012, P 4 US C HOT TOP PAR, P1
   Hsu TCH, 2017, PROCEEDINGS OF THE TWELFTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS 2017), P468, DOI 10.1145/3064176.3064204
   Jacquet J., 2017, LECT NOTES COMPUTER, DOI [10.1007/978-3-319-59746-1, DOI 10.1007/978-3-319-59746-1]
   Kunwar S, 2017, NANO-MICRO LETT, V9, DOI 10.1007/s40820-016-0120-6
   Magill J.A., 2017, EXTENDED MEMORY SEMA
   Martinsen JK, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.3826
   Nalli S., 2017, ACM SIGARCH COMPUTER, V45, P135
   Park H, 2017, INT CONF COMPIL ARCH, DOI 10.1145/3125501.3125512
   Pieprzyk J., 2017, LECT NOTES COMPUTER, DOI [10.1007/978-3-319-59870-3, DOI 10.1007/978-3-319-59870-3]
   Queirds R., 2017, OASICS, V56
   Salucci L, 2016, P 21 ACM SIGPLAN S P, P40
   Spaho E, 2013, 2013 SEVENTH INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS (CISIS), P47, DOI 10.1109/CISIS.2013.18
   Tian YC, 2017, INT C PAR DISTRIB SY, P318, DOI 10.1109/ICPADS.2017.00050
   Tian YC, 2016, INT C PAR DISTRIB SY, P474, DOI [10.1109/ICPADS.2016.0070, 10.1109/ICPADS.2016.68]
   Verdú J, 2016, IEEE COMPUT ARCHIT L, V15, P105, DOI 10.1109/LCA.2015.2494585
   Volos H, 2011, ACM SIGPLAN NOTICES, V46, P91, DOI [10.1145/1961296.1950379, 10.1145/1961295.1950379]
   Wu M., ABS171009968 CORR
   Xu H, 2018, INT C PAR DISTRIB SY, P457, DOI [10.1109/PADSW.2018.8644622, 10.1109/ICPADS.2018.00067]
NR 27
TC 3
Z9 3
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2019
VL 101
AR 101662
DI 10.1016/j.sysarc.2019.101662
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JW2NK
UT WOS:000502894200004
DA 2024-07-18
ER

PT J
AU Gamatié, A
   An, X
   Zhang, Y
   Kang, A
   Sassatelli, G
AF Gamatie, Abdoulaye
   An, Xin
   Zhang, Ying
   Kang, An
   Sassatelli, Gilles
TI Empirical model-based performance prediction for application mapping on
   multicore architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Resource allocation; Application mapping; Model-based performance
   prediction; Machine learning
ID MACHINE; OPTIMIZATION; SYSTEMS
AB Application mapping in multicore embedded systems plays a central role in their energy-efficiency. The present paper deals with this issue by focusing on the prediction of performance and energy consumption, induced by task and data allocation on computing resources. It proposes a solution by answering three fundamental questions as follows: (i) how to encode mappings for training performance prediction models? (ii) how to define an adequate criterion for assessing the quality of mapping performance predictors? and (iii) which technique among regression and classification enables the best predictions? Here, the prediction models are obtained by applying carefully selected supervised machine learning techniques on raw data, generated off-line from system executions. These techniques are Support Vector Machines, Adaptive Boosting (AdaBoost) and Artificial Neural Networks (ANNs). Our study is validated on an automotive application case study. The experimental results show that with a limited set of training information, AdaBoost and ANNs can provide very good outcomes (up to 84.8% and 89.05% correct prediction score in some cases, respectively), making them attractive enough for the addressed problem.
C1 [Gamatie, Abdoulaye; Sassatelli, Gilles] Univ Montpellier, CNRS, LIRMM, 161 Rue Ada, F-34095 Montpellier, France.
   [An, Xin; Zhang, Ying; Kang, An] Hefei Univ Technol, Anhui Prov Key Lab Affect Comp & Adv Intelligent, 193 Tunxi Rd, Hefei 230009, Anhui, Peoples R China.
C3 Centre National de la Recherche Scientifique (CNRS); Universite
   Paul-Valery; Universite Perpignan Via Domitia; Universite de
   Montpellier; Hefei University of Technology
RP Gamatié, A (corresponding author), Univ Montpellier, CNRS, LIRMM, 161 Rue Ada, F-34095 Montpellier, France.
EM abdoulaye.gamatie@lirmm.fr; xin.an@hfut.edu.cn; yingzhang9403@163.com;
   kangan03@mail.hfut.edu.cn; gilles.sassatelli@lirmm.fr
FU French ANR agency [ANR-15-CE25-0007-01]; National Natural Science
   Foundation of China [61502140, 61432004]; European Community [611411];
   Agence Nationale de la Recherche (ANR) [ANR-15-CE25-0007] Funding
   Source: Agence Nationale de la Recherche (ANR)
FX This work has been supported by the French ANR agency under the grant
   ANR-15-CE25-0007-01, within the framework of the CONTINUUM project, and
   by the National Natural Science Foundation of China under grant 61502140
   and 61432004. It has been initiated within the European Community's
   Seventh Framework Programme (FP7/2007-2013) under the DreamCloud
   project, grant agreement no. 611411. The authors would like to thank
   Roman Ursu and Manuel Selva who participated in earlier discussions
   about the current work.
CR AMALTHEA Project Consortium, 2015, AM OP PLATF PROJ EMB
   An X, 2015, J SYST ARCHITECT, V61, P172, DOI 10.1016/j.sysarc.2015.02.002
   Biswas D, 2017, DES AUT TEST EUROPE, P1588, DOI 10.23919/DATE.2017.7927243
   Bitirgen R, 2008, INT SYMP MICROARCH, P318, DOI 10.1109/MICRO.2008.4771801
   Butko A, 2016, 2016 IEEE 10TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC), P201, DOI 10.1109/MCSoC.2016.20
   Ceng J, 2008, DES AUT CON, P754
   CNRS, 2015, DEL D5 2 ABSTR SIM P
   CORTES C, 1995, MACH LEARN, V20, P273, DOI 10.1007/BF00994018
   Dietterich TG, 1997, AI MAG, V18, P97
   DreamCloud Project Consortium, 2016, MCSIM MAN PLATF SIM
   Freund Y, 1997, J COMPUT SYST SCI, V55, P119, DOI 10.1006/jcss.1997.1504
   Fyfe C, 2005, STUD FUZZ SOFT COMP, V173, P57
   Gamatié A, 2016, 2016 IEEE 10TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC), P185, DOI 10.1109/MCSoC.2016.17
   Gamatié A, 2011, ACM T EMBED COMPUT S, V10, DOI 10.1145/2043662.2043663
   Gong L, 2014, IEEE INFOCOM SER, P1, DOI 10.1109/INFOCOM.2014.6847918
   He HB, 2009, IEEE T KNOWL DATA EN, V21, P1263, DOI 10.1109/TKDE.2008.239
   Indrusiak LS, 2016, RIV PUB S INFORM SCI, P1
   Indrusiak LS, 2015, PROCEEDINGS INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS - ARCHITECTURES, MODELING AND SIMULATION (SAMOS XV), P165, DOI 10.1109/SAMOS.2015.7363672
   Irpan Alex, 2018, Deep reinforcement learning doesn't work yet
   Jantsch A, 2017, IEEE DES TEST, V34, P8, DOI 10.1109/MDAT.2017.2757143
   Kotsiantis SB, 2007, INFORM-J COMPUT INFO, V31, P249
   Latif K., 2015, FDL FOR SPEC DES LAN
   Latif K, 2016, PROCEEDINGS OF THE 2016 WORKSHOP ON RAPID SIMULATION AND PERFORMANCE EVALUATION: METHODS AND TOOLS, RAPIDO'16, DOI 10.1145/2852339.2852341
   LeCun Y, 2015, NATURE, V521, P436, DOI 10.1038/nature14539
   Li CV, 2017, OPER SYST REV, V51, P113, DOI 10.1145/3139645.3139664
   Machine Learning Group at the University of Waikato, 2017, WEK DAT MIN SOFTW JA
   Mallik A., 2011, 48 ACM IEEE DES AUT
   Matsunaga Andrea., 2010, 2010 10 IEEEACM INT, P495, DOI 10.1109/CCGRID.2010.98
   Micolet PJ, 2016, ACM SIGPLAN NOTICES, V51, P113, DOI [10.1145/2907950.2907951, 10.1145/2980930.2907951]
   Nemirovsky D., 2018, SUPERCOMPUT FRONT IN, V5
   Nemirovsky D, 2017, INT SYM COMP ARCHIT, P121, DOI 10.1109/SBAC-PAD.2017.23
   Sankaran S, 2016, PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF'16), P370, DOI 10.1145/2903150.2911714
   Sayadi H, 2017, PR IEEE COMP DESIGN, P129, DOI 10.1109/ICCD.2017.28
   SCHAPIRE RE, 1990, MACH LEARN, V5, P197, DOI 10.1023/A:1022648800760
   Singh A. K., 2013, DES AUT CON, P1
   Singh AK, 2017, J LOW POWER ELECTRON, V13, P310, DOI 10.1166/jolpe.2017.1492
   Stefanov T., 2017, HDB HARDWARE SOFTWAR, P1
   Taylor B, 2017, ACM SIGPLAN NOTICES, V52, P11, DOI [10.1145/3140582.3081040, 10.1145/3078633.3081040]
   Van Rijsbergen C. J., 1979, Information Retrieval, V2nd
   Wang Z., 2018, ABS180503441 CORR
   Wu XD, 2008, KNOWL INF SYST, V14, P1, DOI 10.1007/s10115-007-0114-2
   Yadwadkar NJ, 2016, J MACH LEARN RES, V17
   Zha YB, 2014, IEEE RAD CONF, P406, DOI 10.1109/RADAR.2014.6875624
   Zhu XY, 2016, IEEE T COMPUT AID D, V35, P905, DOI 10.1109/TCAD.2015.2495167
NR 44
TC 8
Z9 9
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 1
EP 16
DI 10.1016/j.sysarc.2019.06.001
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300001
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Nadeem, M
   Li, ZM
   Malik, A
   Biglari-Abhari, M
   Salcic, Z
AF Nadeem, Muhammad
   Li, Zhenmin
   Malik, Avinash
   Biglari-Abhari, Morteza
   Salcic, Zoran
TI Allocation and scheduling of SystemJ programs on chip multiprocessors
   with weighted TDMA scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multiprocessor systems; TDMA; Allocation; Scheduling; Real-time
ID REAL-TIME APPLICATIONS; ARCHITECTURE; WCET; CONFIGURATION; SUPPORT;
   TASKS
AB The event-driven model of computation provides a good platform for capturing complex real-time applications with low latency requirements since this model is free of problems like deadlocks, livelocks and performance bottlenecks such as locking overheads. Furthermore, there is great potential for extracting parallelism from an event-driven model on a chip multiprocessor (CMP). But, the execution and scheduling of this model on a CMP faces two primary problems that need to be addressed: (a) allocation of asynchronous event handlers (AEHs) on a minimal number of processing elements of a CMP such that the time guarantees are met and (b) scheduling the AEHs taking into consideration the shared resource access contentions. We propose a two-stage Integer Linear Programming approach for static allocation and scheduling of AEHs executing on a time-analyzable multiprocessor architecture with shared resources. The first stage allocates AEHs on a minimal number of processing elements in a CMP with weighted time-division multiplex access (TDMA) to the shared memory while meeting the timing requirements. The second stage then tunes the TDMA schedule such that the worst case reaction time of AEHs can be further shortened. This approach shows 43.75% better utilization of resources compared to traditional fair TDMA scheduling on CMPs.
C1 [Nadeem, Muhammad; Li, Zhenmin; Malik, Avinash; Biglari-Abhari, Morteza; Salcic, Zoran] Univ Auckland, Dept Elect & Comp Engn, Auckland, New Zealand.
C3 University of Auckland
RP Nadeem, M (corresponding author), Univ Auckland, Dept Elect & Comp Engn, Auckland, New Zealand.
EM muhammad.nadeem@auckland.ac.nz; zli133@aucklanduni.ac.nz;
   avinash.malik@auckland.ac.nz; m.abhari@auckland.ac.nz;
   z.salcic@auckland.ac.nz
OI Nadeem, Muhammad/0000-0002-1358-6085
CR Akesson B, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P161, DOI 10.1109/RTAS.2015.7108439
   Andrei A, 2008, I CONF VLSI DESIGN, P103, DOI 10.1109/VLSI.2008.33
   [Anonymous], REAL TIME SYSTEMS DE
   [Anonymous], P 13 INT WORKSH JAV
   [Anonymous], P 5 INT WORKSH JAV T
   [Anonymous], 2016, ANAL REAL TIME SYSTE
   [Anonymous], 2011, Introduction to Embedded Systems-A Cyber-Physical Systems Approach
   [Anonymous], P 10 INT C REAL TIM
   [Anonymous], P 29 EUR REAL TIM SY
   [Anonymous], P 20 ISCA INT C PAR
   [Anonymous], DELAYS ESTEREL SYNCH
   [Anonymous], P 15 AUSTR WORKSH MI
   [Anonymous], THESIS
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Burns A, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131347
   Chattopadhyay S., 2010, Proceedings of the 13th international workshop on software compilers for embedded systems, P6
   Chattopadhyay S, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584654
   Chen JC, 2018, J SYST ARCHITECT, V90, P72, DOI 10.1016/j.sysarc.2018.09.002
   Chen JC, 2016, IEEE INT CONF EMBED, P130, DOI 10.1109/RTCSA.2016.38
   Chen JC, 2016, REAL-TIME SYST, V52, P239, DOI 10.1007/s11241-015-9226-z
   Dasari D, 2012, IEEE I C EMBED SOFTW, P1450, DOI 10.1109/HPCC.2012.212
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   GLOVER F, 1975, MANAGE SCI, V22, P455, DOI 10.1287/mnsc.22.4.455
   Gomony MD, 2013, DES AUT TEST EUROPE, P1307
   Goossens Sven., 2013, 2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P1, DOI DOI 10.1109/CODES-ISSS.2013.6658989
   Gruian F, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P149, DOI 10.1109/MEMCOD.2006.1695918
   Gurobi Optimization Inc, 2019, Gurobi optimizer reference manual
   Hassan M, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P307, DOI 10.1109/RTAS.2015.7108454
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Hong I, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P653, DOI 10.1109/ICCAD.1998.743089
   Kelter T, 2014, REAL-TIME SYST, V50, P185, DOI 10.1007/s11241-013-9189-x
   Kelter T, 2011, EUROMICRO, P3, DOI 10.1109/ECRTS.2011.9
   Kim JE, 2014, P INT COMP SOFTW APP, P321, DOI 10.1109/COMPSAC.2014.54
   Kim M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1814539.1814544
   Kreuzinger J, 2003, MICROPROCESS MICROSY, V27, P19, DOI 10.1016/S0141-9331(02)00082-0
   Lavagno L., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P511, DOI 10.1109/DAC.1999.781369
   Li YTS, 1996, REAL TIM SYST SYMP P, P254, DOI 10.1109/REAL.1996.563722
   Li Z, 2014, EVID-BASED COMPL ALT, V2014, DOI 10.1155/2014/289264
   LOCKE CD, 1992, REAL-TIME SYST, V4, P37, DOI 10.1007/BF00365463
   Lukasiewycz M, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P383
   Malik A, 2010, COMPUT LANG SYST STR, V36, P317, DOI 10.1016/j.cl.2010.01.001
   Minaeva A, 2016, J SYST SOFTWARE, V113, P44, DOI 10.1016/j.jss.2015.11.019
   Nadeem M, 2013, LECT NOTES COMPUT SC, V7767, P147, DOI 10.1007/978-3-642-36424-2_13
   Nadeem M, 2012, ASIA S PACIF DES AUT, P17, DOI 10.1109/ASPDAC.2012.6164940
   Paolieri M, 2009, CONF PROC INT SYMP C, P57, DOI 10.1145/1555815.1555764
   Pitter C, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1814539.1814548
   RAMAMRITHAM K, 1994, P IEEE, V82, P55, DOI 10.1109/5.259426
   Richardson T. D., 2006, Proceedings. 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems and Design
   Rosén J, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P49, DOI 10.1109/RTSS.2007.24
   Sahabuddin M., 2016, REV ADHESION ADHESIV, P1
   Salcic Z, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435254
   SARKAR V., 1989, PARTITIONING SCHEDUL
   Schoeberl M, 2008, J SYST ARCHITECT, V54, P265, DOI 10.1016/j.sysarc.2007.06.001
   Schoeberl M, 2009, LECT NOTES COMPUT SC, V5860, P47, DOI 10.1007/978-3-642-10265-3_5
   Schranzhofer Andreas, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P215, DOI 10.1109/RTAS.2010.24
   Sinaei S, 2018, J SYST ARCHITECT, V91, P1, DOI 10.1016/j.sysarc.2018.09.005
   Sprunt B., 1989, Real-Time Systems, V1, P27, DOI 10.1007/BF02341920
   Suhendra V., 2006, CASES, P401
   Tan YD, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1210268.1210275
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Thiele L, 2004, REAL-TIME SYST, V28, P157, DOI 10.1023/B:TIME.0000045316.66276.6e
   Wellings A., 2004, CONCURRENT REAL TIME
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wilhelm R, 2009, IEEE T COMPUT AID D, V28, P966, DOI 10.1109/TCAD.2009.2013287
   Wolf F, 2002, DES AUT CON, P622, DOI 10.1109/DAC.2002.1012700
   XU J, 1993, IEEE T SOFTWARE ENG, V19, P70, DOI 10.1109/32.210308
   Yoon WS, 2011, IEEE RADIO WIRELESS, P227, DOI 10.1109/RWS.2011.5725455
   Zhang M, 2018, J SYST ARCHITECT, V91, P53, DOI 10.1016/j.sysarc.2018.07.006
NR 68
TC 2
Z9 2
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 63
EP 78
DI 10.1016/j.sysarc.2019.06.009
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300006
DA 2024-07-18
ER

PT J
AU Hartmann, C
   Margull, U
AF Hartmann, Christoph
   Margull, Ulrich
TI GPUart - An application-based limited preemptive GPU real-time scheduler
   for embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time scheduling; Limited preemption; Graphics processing unit
   (GPU); GPU resource management; Embedded systems; Automotive
ID MULTITASKING; FRAMEWORK
AB Emerging technologies like autonomous driving entail computational intense software solutions. More and more companies accelerate their embedded applications by General Purpose Computing on the Graphics Processing Unit (GPGPU), in order to overcome those computational demands. Unfortunately, Graphics Processing Units (GPUs) severely lack real-time capability, for example controllable preemption support, which limits their applicability in the embedded domain. We therefore present GPUart, a framework for GPU real-time scheduling. GPUart focuses on embedded systems and requires neither hardware nor driver stack extensions. We propose a software-only approach for preemption, based on the fixed preemption point strategy. In contrast to prior work, GPUart enables preemption inside a thread block by adding fixed preemption points. We further propose a portable high-level resource management concept to enable gang scheduling on GPUs. GPUart can schedule GPU workload either under the Gang-Earliest Deadline First (EDF) or Gang-Fixed Task Priority (FTP) policy. A case-study on Nvidia Tegra X1, using real-world engine management applications from Audi AG and Continental Automotive GmbH, shows that only up to 0.28% additional global memory is required to enable interruptible thread blocks. GPUart reduces the worst observed response times by a factor of up to 221, leading to response times without deadline misses.
C1 [Hartmann, Christoph; Margull, Ulrich] Tech Univ Appl Sci Ingolstadt, Esplanade 10, D-85049 Ingolstadt, Germany.
RP Margull, U (corresponding author), Tech Univ Appl Sci Ingolstadt, Esplanade 10, D-85049 Ingolstadt, Germany.
EM christoph.hartmann@thi.de; ulrich.margull@thi.de
OI Margull, Ulrich/0000-0002-5863-9339; Hartmann,
   Christoph/0000-0002-1409-0073
FU Bayerische Forschungsstiftung (BFS, engl. Bavarian Research Foundation)
   [AZ-1165-15]
FX The underlying work has been performed within the scope of the research
   project FORMUS<SUP>3</SUP>IC "Multi-core Safe and Software-intense
   Systems Improvement Community", which has been funded by the Bayerische
   Forschungsstiftung (BFS, engl. Bavarian Research Foundation) under
   funding code AZ-1165-15.
CR Abramov A., 2017, AI DRIVEN ENV MODEL
   Adriaens JT, 2012, INT S HIGH PERF COMP, P79
   Amert T., 2017, IEEE REAL TIM SYST S
   [Anonymous], 2014, CUDNN EFFICIENT PRIM
   [Anonymous], THESIS
   [Anonymous], 2012, 2012 INNOVATIVE PARA, DOI DOI 10.1109/INPAR.2012.6339596
   [Anonymous], 15 INT C SUP
   Anssi S, 2013, J SYST ARCHITECT, V59, P341, DOI 10.1016/j.sysarc.2013.02.001
   AUTOSAR, 2018, CLASS PLATF
   Basaran C, 2012, EUROMICRO, P287, DOI 10.1109/ECRTS.2012.15
   Berten V., 2011, 5 JUNIOR RES WORKSHO, P9
   Burns Alan., 1995, Advances in real-time systems, P225
   Buttazzo G. C., 2011, REAL TIME SYSTEMS SE, V24, DOI [10.1007/978-1-4614-0676-1, DOI 10.1007/978-1-4614-0676-1]
   Buttazzo GC, 2013, IEEE T IND INFORM, V9, P3, DOI 10.1109/TII.2012.2188805
   Calhoun J., 2012, Proceedings of the 2012 13th ACIS International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel & Distributed Computing (SNPD 2012), P247, DOI 10.1109/SNPD.2012.53
   Cavicchioli R., 2017, 2017 22 IEEE INT C E, P1, DOI DOI 10.1109/ETFA.2017.8247615
   Chen GY, 2017, ACM SIGPLAN NOTICES, V52, P3, DOI 10.1145/3018743.3018748
   Chouchene Marwa, 2014, INT J ADV MEDIA COMM, V5, P105, DOI DOI 10.1504/IJAMC.2014.060506
   Diederichs C, 2008, DES AUT TEST EUROPE, P924
   Elliott GA, 2013, REAL TIM SYST SYMP P, P33, DOI 10.1109/RTSS.2013.12
   Elliott GA, 2011, IEEE INT CONF EMBED, P48, DOI 10.1109/RTCSA.2011.46
   Goossens Joel., 2010, 18 INT C REAL TIME N, P189
   Guo AY, 2016, INT J SMART SENS INT, V9, P1592, DOI 10.21307/ijssis-2017-931
   Hallmans D., 2012, IEEE 17 C EMERGING T, P1
   Hartmann C., 2017, P 30 INT C ARCH COMP
   Hennessy J. L., 2012, COMPUTER ARCHITECTUR, P5
   Kato S., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P57, DOI 10.1109/RTSS.2011.13
   Kato S., 2011, INT WORKSH OP SYST P, P23
   Kato S, 2009, REAL TIM SYST SYMP P, P459, DOI 10.1109/RTSS.2009.42
   Khronos Group Inc, 2015, OPENCL SPECIFICATION
   Kumar Ammu M., 2015, International Journal of Computer Science & Information Technology, V7, P65, DOI 10.5121/ijcsit.2015.7406
   Lee HS, 2016, IEEE T COMPUT AID D, V35, P1956, DOI 10.1109/TCAD.2016.2547916
   Lin Z, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P898, DOI 10.1109/SC.2016.76
   Mahmoudi S. A., 2010, 2010 IEEE INT C CLUS, P1
   Mrozek M., 2016, P 4 INT WORKSH OPENC, P1, DOI [10.1145/2909437.2909450, DOI 10.1145/2909437.2909450]
   NVIDIA Corporation, 2017, LIN TEGR R24 2 1
   NVIDIA Corporation, 2017, PROF US GUID V8 0
   NVIDIA Corporation, 2016, WP08019001V011 NVIDI
   NVIDIA Corporation, 2015, NVIDIA TEGR X1 WHIT
   NVIDIA Corporation, 2017, CUDA BIN UT V8 0
   NVIDIA Corporation, 2017, CUDA C PROGR V9 0 17
   NVIDIA Corporation, 2017, NVIDIA CUDA RUNT API
   Oh KS, 2004, PATTERN RECOGN, V37, P1311, DOI 10.1016/j.patcog.2004.01.013
   OSEK-Group, 2005, OSEK VDX OPERATING S
   Otterness N, 2017, IEEE REAL TIME, P353, DOI 10.1109/RTAS.2017.3
   Pai S, 2013, ACM SIGPLAN NOTICES, V48, P407, DOI 10.1145/2499368.2451160
   Park JJK, 2015, ACM SIGPLAN NOTICES, V50, P593, DOI [10.1145/2775054.2694346, 10.1145/2694344.2694346]
   Ramaprasad H, 2006, REAL TIM SYST SYMP P, P212, DOI 10.1109/RTSS.2006.49
   Smith R., 2016, PREEMPTION IMPROVED
   Sorensen T, 2017, ESEC/FSE 2017: PROCEEDINGS OF THE 2017 11TH JOINT MEETING ON FOUNDATIONS OF SOFTWARE ENGINEERING, P431, DOI 10.1145/3106237.3106265
   Tanasic I, 2014, CONF PROC INT SYMP C, P193, DOI 10.1109/ISCA.2014.6853208
   van Wagensveld R., 2017, 2017 INT C APPL EL A, DOI [10.23919/AE.2017.8053626, DOI 10.23919/AE.2017.8053626]
   Wang WH, 2009, FIRST IITA INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, PROCEEDINGS, P448, DOI 10.1109/JCAI.2009.54
   Wang ZN, 2016, INT S HIGH PERF COMP, P358, DOI 10.1109/HPCA.2016.7446078
   Wu B, 2017, ACM SIGPLAN NOTICES, V52, P483, DOI 10.1145/3093336.3037742
   Xiao Shucai., 2010, Proc. of the IEEE Parallel and Distributed Processing Symposium, P1, DOI [DOI 10.1109/IPDPS.2010.5470477, 10.1109/IPDPS.2010.5470477]
   Yao G, 2010, IEEE INT CONF EMBED, P71, DOI 10.1109/RTCSA.2010.40
   Zhang N, 2010, 2ND IEEE INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER CONTROL (ICACC 2010), VOL. 3, P367, DOI 10.1109/ICACC.2010.5486836
   Zhou HS, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P87, DOI 10.1109/RTAS.2015.7108420
   ZHOU LW, 2017, LECT NOTES COMPUTER, P491, DOI DOI 10.1007/978-3-319-68345-4.%002044
NR 60
TC 15
Z9 16
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 304
EP 319
DI 10.1016/j.sysarc.2018.10.005
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500025
DA 2024-07-18
ER

PT J
AU Paul, S
   Chatterjee, N
   Ghosal, P
AF Paul, Suraj
   Chatterjee, Navonil
   Ghosal, Prasun
TI A permanent fault tolerant dynamic task allocation approach for
   Network-on-Chip based multicore systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip; Multicore systems; Dynamic resource allocation; Energy;
   Deadline; Fault tolerance
ID LOW-COST; CORE; SOFTWARE
AB Rapid advancement in deep sub-micron regime has made the integration of multiple processing elements possible on a single chip. This has enabled parallel execution of applications on Network-on-Chip (NoC) based multiprocessor platforms. Task mapping and scheduling play crucial roles in timing response and energy consumption of such systems. Tasks present in these applications can be of mixed critical in nature with different importance. However, the on-chip processors executing these tasks of any given application might fail during runtime. Fault tolerance becomes challenging when real-time applications with mixed critical requirements are hosted on such fault prone environment. The complexity of the problem is further magnified in dynamic scenarios when such real-time applications can enter or leave the multicore platform at any time instant. Although several prior works have addressed fault tolerant resource allocation for mixed critical applications, few of these consider permanent processor faults. In this work, an improved fault tolerant resource allocation strategy is presented to mitigate the effect of permanent processor faults on mixed critical applications. The proposed algorithm offers a runtime solution to the unified problem of fault tolerant mapping and scheduling for real-time applications. Both the temporal property of the tasks and the timing information of the faults have been considered while implementing a suitable fault tolerance strategy that reduces the communication energy consumption and provides an improved level of quality of service for the executing applications. A detailed evaluation of the performance of the proposed algorithm has been conducted for different applications. On comparing with other state-of-the-art fault tolerant approaches, the proposed policy shows 28.5% average reduction in communication energy consumption while achieving 34.7% improved quality of service. Additionally, the proposed scheme shows better scalability in comparison to the recent techniques reported in literature.
C1 [Paul, Suraj; Ghosal, Prasun] Indian Inst Engn Sci & Technol, Dept Informat Technol, Sibpur, India.
   [Chatterjee, Navonil] Univ Southern Brittany, Lorient, France.
C3 Indian Institute of Engineering Science Technology Shibpur (IIEST)
RP Paul, S (corresponding author), Indian Inst Engn Sci & Technol, Dept Informat Technol, Sibpur, India.
EM csuraj.ece@gmail.com; chatterjee.navonil@ubs-univ.fr;
   p_ghosal@it.iiests.ac.in
RI Ghosal, Prasun/AFM-9634-2022
OI Ghosal, Prasun/0000-0003-4226-9043
CR Al-bayati Z, 2016, 2016 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), P57, DOI 10.1109/DFT.2016.7684070
   Ananthanarayan S, 2013, DES AUT TEST EUROPE, P933
   [Anonymous], 2014, IFAC Proc., DOI DOI 10.3182/20140824-6-ZA-1003.02004
   [Anonymous], 2007, WILEY SERIES PARALLE
   [Anonymous], 2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), DOI DOI 10.1109/CASES.2013.6662505
   [Anonymous], READINGS HARDWARE SO
   [Anonymous], ACM COMPUT SURV
   [Anonymous], 2003, Principles and practices of interconnection networks
   [Anonymous], 2008, P 6 IEEE ACM IFIP IN, DOI DOI 10.1145/1450135.1450190
   [Anonymous], 2011 SEM C DRESD
   [Anonymous], 2014, 18 INT S VLSI DESIGN, DOI DOI 10.1109/ISVDAT.2014.6881036
   Bagheri M, 2014, 2014 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC 2014), P25, DOI 10.1109/EUC.2014.13
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bolanos F, 2013, J SYST ARCHITECT, V59, P429, DOI 10.1016/j.sysarc.2013.04.009
   Bolchini C., 2013, Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), P58, DOI 10.1109/DFT.2013.6653583
   Bolchini C, 2012, DES AUT TEST EUROPE, P1429
   Bolchini C, 2013, J ELECTRON TEST, V29, P159, DOI 10.1007/s10836-013-5367-y
   Catania V, 2015, IEEE INT CONF ASAP, P162, DOI 10.1109/ASAP.2015.7245728
   Chatterjee N, 2018, J SYST ARCHITECT, V83, P34, DOI 10.1016/j.sysarc.2018.01.002
   Chatterjee N, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3055512
   Chatterjee N, 2017, J SYST ARCHITECT, V74, P61, DOI 10.1016/j.sysarc.2017.01.008
   Chattopadhyay, 2016, 20 INT S VLSI DES TE, P1
   Cui TS, 2016, INT SYM QUAL ELECT, P263, DOI 10.1109/ISQED.2016.7479211
   Das A, 2014, FUTURE GENER COMP SY, V30, P216, DOI 10.1016/j.future.2013.06.016
   Das A, 2015, J NANOPART RES, V17, DOI 10.1007/s11051-014-2856-6
   Di Zhu, 2014, 2014 IEEE International Parallel & Distributed Processing Symposium (IPDPS), P872, DOI 10.1109/IPDPS.2014.94
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Ferreira Ricardo M., 2015, 2015 Optical Fiber Communications Conference and Exhibition (OFC). Proceedings, P1
   Fick D, 2009, DES AUT TEST EUROPE, P21
   Grecu C., 2004, P GREAT LAKES S VLSI, P192
   Hesham Salma, 2015, Applied Reconfigurable Computing. 11th International Symposium, ARC 2015. Proceedings: LNCS 9040, P191, DOI 10.1007/978-3-319-16214-0_16
   Hu B, 2016, ACM T EMBED COMPUT S, V16, DOI 10.1145/2950058
   Huang P., 2014, P DESIGN AUTOMATION, P1, DOI DOI 10.1145/2593069.2593169
   Jia Huang, 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P247
   Jian Lin, 2015, International Journal of Embedded and Real-Time Communication Systems, V6, P65, DOI 10.4018/IJERTCS.2015040104
   Kahng AB, 2015, IEEE EMBED SYST LETT, V7, P41, DOI 10.1109/LES.2015.2402197
   Kang SH, 2014, DES AUT CON, DOI 10.1145/2593069.2593221
   Khalili F, 2013, IET COMPUT DIGIT TEC, V7, P238, DOI 10.1049/iet-cdt.2013.0032
   Knebel F., 2016, P 53 ACMEDACIEEE DES, P1
   Kundu S., 2014, Network-on-Chip: The Next Generation of System-on-Chip Integration
   Lee W, 2010, PRES VES P, P307
   Li J, 2016, IEEE COMP SOC ANN, P737, DOI 10.1109/ISVLSI.2016.28
   Li ML, 2008, ACM SIGPLAN NOTICES, V43, P265, DOI 10.1145/1353536.1346315
   Lin CY, 2011, FUTURE OF UNITED STATES, CHINA, AND TAIWAN RELATIONS, P1
   Maqsood T, 2015, J SYST ARCHITECT, V61, P293, DOI 10.1016/j.sysarc.2015.06.001
   Meixner A, 2007, INT SYMP MICROARCH, P210, DOI 10.1109/MICRO.2007.18
   Meixner A, 2008, I C DEPEND SYS NETWO, P80, DOI 10.1109/DSN.2008.4630073
   Pathan RM, 2017, REAL-TIME SYST, V53, P45, DOI 10.1007/s11241-016-9258-z
   Paul S, 2018, IEEE COMP SOC ANN, P287, DOI 10.1109/ISVLSI.2018.00060
   Ren Y, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2700417
   Schuchman E, 2005, CONF PROC INT SYMP C, P160, DOI 10.1109/ISCA.2005.44
   Seo JT, 2014, INT CONF UBIQ ROBOT, P1, DOI 10.1109/URAI.2014.7057508
   Shamshiri S, 2011, IEEE T COMPUT, V60, P1246, DOI 10.1109/TC.2011.32
   Shamshiri S, 2008, INT TEST CONF P, P132
   Shivakumar P, 2012, PR IEEE COMP DESIGN, P35, DOI 10.1109/ICCD.2012.6378613
   Srinivasan J, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P177
   Thekkilakattil Abhilash, 2014, 2014 International Conference on Embedded Systems (ICES), P92, DOI 10.1109/EmbeddedSys.2014.6953097
   Thekkilakattil A, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P13, DOI 10.1145/2834848.2834855
   Wang C, 2013, 2013 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2013 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (HPCC_EUC), P873, DOI 10.1109/HPCC.and.EUC.2013.125
   Zeng LL, 2017, CLIM DYNAM, V48, P1911, DOI 10.1007/s00382-016-3182-8
   Zhang L, 2008, DES AUT TEST EUROPE, P770
   Zhang L, 2009, IEEE T VLSI SYST, V17, P1173, DOI 10.1109/TVLSI.2008.2002108
NR 62
TC 8
Z9 9
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 287
EP 303
DI 10.1016/j.sysarc.2018.10.003
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500024
DA 2024-07-18
ER

PT J
AU Hsiao, TY
   Chang, YC
   Chou, HH
   Chiu, CT
AF Hsiao, Ting-Yun
   Chang, Yung-Chang
   Chou, Hsin-Hung
   Chiu, Ching-Te
TI Filter-based deep-compression with global average pooling for
   convolutional networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Deep convolutional model compression; Global average pooling (GAP);
   Pruning; Truncated SVD; Quantization
AB Deep neural networks are powerful, but using these networks is both memory and time consuming due to their numerous parameters and large amounts of computation. Many studies have been conducted on compressing the models on the parameter-level as well as on the bit-level. Here, we propose an efficient strategy to compress on the layers that are computation or memory consuming. We compress the model by introducing global average pooling, performing iterative pruning on the filters with the proposed order-deciding scheme in order to prune more efficiently, applying truncated SVD to the fully-connected layer, and performing quantization. Experiments on the VGG16 model show that our approach achieves a 60.9 x compression ratio in off-line storage with about 0.848% and 0.1378% loss of accuracy in the top-1 and top-5 classification results, respectively, with the validation dataset of ILSVRC2012. Our approach also shows good compression results on AlexNet and faster R-CNN.
C1 [Hsiao, Ting-Yun; Chang, Yung-Chang; Chou, Hsin-Hung; Chiu, Ching-Te] Natl Tsing Hua Univ, Hsinchu 30013, Taiwan.
C3 National Tsing Hua University
RP Chiu, CT (corresponding author), Natl Tsing Hua Univ, Hsinchu 30013, Taiwan.
EM chiusms@cs.nthu.edu.tw
RI Chou, Hsin-Hung/JXM-0044-2024
CR [Anonymous], 2018, ARXIV180303289
   [Anonymous], 2016, INT C LEARNING REPRE
   [Anonymous], BRIT MACH VIS C
   [Anonymous], 2015, CORR
   [Anonymous], 2017, FASTER R CNN REGION
   [Anonymous], ARXIV170706168
   [Anonymous], 2015, ARXIV151106530
   [Anonymous], 2015, 32 ICML
   [Anonymous], IEEE DATA COMPR CONF
   [Anonymous], 2017, ARXIV170706342
   CHEN W, 2015, INT C MACH LEARN, P2885
   Denton E, 2014, ADV NEUR IN, V27
   Guo J, 2018, ARXIV180805517
   Han S, 2015, P ADV NEUR INF PROC, V2015, P1135
   Hu Hengyuan, 2016, Network trimming: A data-driven neuron pruning approach towards efficient deep architectures
   Huang ZY, 2017, IEEE INT SYMP ELEC
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Lin M., 2013, P 2 INT C LEARNING R
   Luo J. -H., 2018, IEEE T PATTERN ANAL
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Simonyan K., 2014, 14091556 ARXIV
   Vedaldi A., 2010, P 18 ACM INT C MULT, P1469, DOI DOI 10.1145/1873951.1874249
   Wu JX, 2016, PROC CVPR IEEE, P4820, DOI 10.1109/CVPR.2016.521
   Xue J, 2013, INTERSPEECH, P2364
   Zhang XY, 2015, PROC CVPR IEEE, P1984, DOI 10.1109/CVPR.2015.7298809
NR 25
TC 57
Z9 62
U1 5
U2 26
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2019
VL 95
BP 9
EP 18
DI 10.1016/j.sysarc.2019.02.008
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HV5XT
UT WOS:000466059100002
DA 2024-07-18
ER

PT J
AU Du, S
   Huang, T
   Hou, JJ
   Song, SJ
   Song, YF
AF Du, Sen
   Huang, Tian
   Hou, Junjie
   Song, Shijin
   Song, Yuefeng
TI FPGA based acceleration of game theory algorithm in edge computing for
   autonomous driving
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Autonomous driving; FPGA Accelerator; Game theory; Lemke-Howson; Edge
   computing
AB For autonomous driving area, the communication among autonomous vehicles is quite frequent and inevitable to perceive the surrounding environment. Massive data needs to be processed in time on the edge to control vehicles to make suitable strategies. For a group of vehicles, collaborative strategies are necessary to avoid unintentional congestions. However, less attention is paid to competition and cooperation between vehicle groups. In this paper, we explore the possibility of adopting game theory for decision making to obtain win-win between autonomous vehicles. The Lemke-Howson algorithm in game theory is the best known combinatorial algorithm that computes a Nash equilibrium of a bimatrix game. More importantly, we implement the Lemke-Howson algorithm on FPGA to accelerate the computation process. We explain the design challenges of solving the performance bottleneck and how to make optimizations. We implement the Lemke-Howson accelerator on a KCU116 board and obtain a speedup of about 2.4 times versus that running on a CPU.
C1 [Du, Sen; Hou, Junjie; Song, Shijin; Song, Yuefeng] Shanghai Jiao Tong Univ, Sch Microelect, Shanghai, Peoples R China.
   [Huang, Tian] Univ Cambridge, Cavendish Lab, Battcock Ctr Expt Astrophys, Cambridge CB3 0HE, England.
C3 Shanghai Jiao Tong University; University of Cambridge
RP Huang, T (corresponding author), Univ Cambridge, Cavendish Lab, Battcock Ctr Expt Astrophys, Cambridge CB3 0HE, England.
EM th523@cam.ac.uk
RI Hou, Junjie/HPG-8318-2023; Huang, Tian/GRS-2833-2022
OI Huang, Tian/0000-0002-8765-1783
FU National Key Research & Development Program of China [2016YFE0100600];
   National Natural Science Foundation of China project [U1831118]
FX This research is partially sponsored by National Key Research &
   Development Program of China (2016YFE0100600), National Natural Science
   Foundation of China project (U1831118).
CR Abbas N, 2015, EURASIP J WIREL COMM, P1, DOI 10.1186/s13638-015-0381-7
   Ahmad  J., 2018, CIRC SYST ISCAS 2018, P1
   [Anonymous], 2017, ARXIV171208934
   Bacci G, 2016, IEEE SIGNAL PROC MAG, V33, P94, DOI 10.1109/MSP.2015.2451994
   Barbosa JPF, 2015, J SYST ARCHITECT, V61, P639, DOI 10.1016/j.sysarc.2015.09.005
   Biookaghazadeh  S., 2018, ABS180406404 CORR
   Codenotti B., 2008, ARXIV08113247
   Dehnavi M, 2017, J SYST ARCHITECT, V81, P32, DOI 10.1016/j.sysarc.2017.10.002
   Dreves A, 2018, OPTIM CONTR APPL MET, V39, P326, DOI 10.1002/oca.2348
   Feng JY, 2017, IEEE T VEH TECHNOL, V66, P10660, DOI 10.1109/TVT.2017.2714704
   Han S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P75, DOI 10.1145/3020078.3021745
   Huang RH, 2017, 2017 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CLOUD AND SERVICE COMPUTING (SC2 2017), P32, DOI 10.1109/SC2.2017.13
   Junior W. L., 2018, WIREL COMMUN MOBILE, V2018
   Kim SW, 2016, IEEE INTEL TRANSP SY, V8, P23, DOI 10.1109/MITS.2016.2573339
   Lin SC, 2018, ACM SIGPLAN NOTICES, V53, P751, DOI [10.1145/3173162.3173191, 10.1145/3296957.3173191]
   Moura J, 2019, IEEE COMMUN SURV TUT, V21, P260, DOI 10.1109/COMST.2018.2863030
   Nudelman Eugene, 2004, P 3 INT JOINT C AUT, V4, P880, DOI DOI 10.1109/AAMAS.2004.238
   Papadimitriou CH, 2007, ALGORITHMIC GAME THEORY, P29
   SAE Int, 2018, SAE Int., DOI [DOI 10.4271/J3016_202104, DOI 10.4271/J3016_201806]
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Vamvoudakis KG, 2017, IEEE CONTR SYST MAG, V37, P33, DOI 10.1109/MCS.2016.2621461
   von Stengel B, 2007, ALGORITHMIC GAME THEORY, P53
   Xilinx, NON TRADITIONAL REF
   Yuan Q, 2018, IEEE NETWORK, V32, P80, DOI 10.1109/MNET.2018.1700105
   Zhang XC, 2017, J SENSORS, V2017, DOI 10.1155/2017/8092691
   Zhao RZ, 2017, LECT NOTES COMPUT SC, V10216, P255, DOI 10.1007/978-3-319-56258-2_22
NR 26
TC 18
Z9 21
U1 2
U2 29
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2019
VL 93
BP 33
EP 39
DI 10.1016/j.sysarc.2018.12.009
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN3IN
UT WOS:000460077100003
DA 2024-07-18
ER

PT J
AU Ekin, CC
   Cagiltay, K
   Karasu, N
AF Ekin, Cansu C.
   Cagiltay, Kursat
   Karasu, Necdet
TI Effectiveness of smart toy applications in teaching children with
   intellectual disability
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smart toys; Play; Intellectual disability; Single-subject design; Smart
   toy-based learning
ID AUTISM; PLAY; ATTENTION
AB Play is an important element in a child's social and intellectual development and toys are indispensable play tools. This study investigates the effectiveness of smart toys in teaching social studies concepts to children with intellectual disability (ID). A single-subject design is used to identify such effects on teaching social studies concepts to children with ID with the help of smart toys developed within this study. The smart toys are also developed within the scope of present work. Three special education teachers and three children with moderate ID participated in the study, which was carried out in two schools in Turkey. According to the results, smart toys have a positive effect in teaching social studies concepts to children with moderate ID which is significant in development of academic and social skills for individuals with ID.
C1 [Ekin, Cansu C.] Atilim Univ, Comp Engn Kizilcasar Mah, TR-06830 Ankara, Turkey.
   [Cagiltay, Kursat] Middle East Tech Univ, Comp Educ & Instruct Technol, Univ Mah, TR-06800 Ankara, Turkey.
   [Karasu, Necdet] Gazi Univ, Dept Educ Intellectual Disabil, Besevler Mah, TR-06500 Ankara, Turkey.
C3 Atilim University; Zorlu Holding; Middle East Technical University; Gazi
   University
RP Ekin, CC (corresponding author), Atilim Univ, Comp Engn Kizilcasar Mah, TR-06830 Ankara, Turkey.
EM cansu@atilim.edu.tr
RI Ekin, cansu çiğdem/AFE-7836-2022; Karasu, Necdet/AAL-3050-2020;
   Cagiltay, Kursat/D-1548-2010
OI Ekin, cansu çiğdem/0000-0003-4838-9708; Karasu,
   Necdet/0000-0001-7507-4109; Cagiltay, Kursat/0000-0003-1973-7056
CR [Anonymous], 2014, PRINCIPLES DEV PSYCH
   Ariel S., 2002, CHILDRENS IMAGINATIV
   Bradley R.H., 1985, Topics in Early Childhood Special Education, V5, P11, DOI DOI 10.1177/027112148500500303
   Cagiltay K., 2014, HDB RES ED COMMUNICA, P703, DOI DOI 10.1007/978-1-4614-3185-5_56
   Christakis DA, 2007, ARCH PEDIAT ADOL MED, V161, P967, DOI 10.1001/archpedi.161.10.967
   Fantinato M., 2018, P 51 HAW INT C SYST
   Frei P., 2000, CHI 2000 Conference Proceedings. Conference on Human Factors in Computing Systems. CHI 2000. The Future is Here, P129, DOI 10.1145/332040.332416
   Giannopulu I, 2010, NEUROREHABILITATION, V27, P305, DOI 10.3233/NRE-2010-0613
   Glos J. W., 1997, Human Factors in Computing Systems. CHI 97 Extended Abstracts, P359
   Hinske S., 2009, THESIS
   Hsieh HC, 2008, RES DEV DISABIL, V29, P459, DOI 10.1016/j.ridd.2007.08.004
   Kara N., 2015, DESIGN DEV USE SMART
   Kara N, 2014, INTERACT LEARN ENVIR, V22, P551, DOI 10.1080/10494820.2012.682587
   Kara N, 2014, INTERACT LEARN ENVIR, V22, P288, DOI 10.1080/10494820.2011.649767
   Kara N, 2013, EDUC TECHNOL SOC, V16, P28
   Karna-Lin Eija., 2006, Sixth IEEE International Conference on Advanced Learning Technologies (ICALT'06), P319
   Kudrowitz B., PLAY PYRAMID PLAY CL
   Lampe M., 2017, PERV LEARN WORKSH PE, pP13
   Leapfrog Schoolhouse, LEAPAD TAG RES COMP
   Ledford JR, 2014, NEUROPSYCHOL REHABIL, V24, P332, DOI 10.1080/09602011.2013.861352
   Legoff DB, 2006, AUTISM, V10, P317, DOI 10.1177/1362361306064403
   Lindon J., 2001, Understanding children's play
   Nuzzolo-Gomez R, 2002, J POSIT BEHAV INTERV, V4, P80, DOI 10.1177/109830070200400203
   Patrizia Marti, 2009, 2009 IEEE International Conference on Rehabilitation Robotics: Reaching Users & the Community (ICORR), P918, DOI 10.1109/ICORR.2009.5209500
   Plowman L, 2003, J COMPUT ASSIST LEAR, V19, P149, DOI 10.1046/j.0266-4909.2003.00016.x
   Prazak B., 2004, Technol Disabil, V16, P131, DOI [10.3233/TAD-2004-16303, DOI 10.3233/TAD-2004-16303]
   Tawney J., 1984, SINGLE SUBJECT RES S, P140
   Tekin-Iftar E., 2012, COKLU YOKLAMA MODELL
   Toth K, 2006, J AUTISM DEV DISORD, V36, P993, DOI 10.1007/s10803-006-0137-7
   Umaschi Bers M., 1998, Journal of Interactive Learning Research, V9, P183
   VYGOTSKY LS, 1967, SOV PSYCHOL-USSR, V5, P6, DOI 10.2753/RPO1061-040505036
   WOLF MM, 1978, J APPL BEHAV ANAL, V11, P203, DOI 10.1901/jaba.1978.11-203
   1952, J CONSULT PSYCHOL, V16, P413
NR 33
TC 7
Z9 7
U1 4
U2 35
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2018
VL 89
BP 41
EP 48
DI 10.1016/j.sysarc.2018.07.001
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Social Science Citation Index (SSCI)
SC Computer Science
GA GU5EI
UT WOS:000445308400005
DA 2024-07-18
ER

PT J
AU Qiu, KN
   Gong, ZY
   Zhou, DQ
   Chen, WW
   Xu, YC
   Shi, X
   Liu, YP
AF Qiu, Keni
   Gong, Zhiyao
   Zhou, Dongqin
   Chen, Weiwen
   Xu, Yuanchao
   Shi, Xin
   Liu, Yongpan
TI Efficient energy management by exploiting retention state for
   self-powered nonvolatile processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 23rd IEEE International Conference on Embedded and Real-Time Computing
   Systems and Applications (RTCSA)
CY AUG 16-18, 2017
CL Natl Chiao Tung Univ, Hsinchu, TAIWAN
SP IEEE, IEEE Tech Comm Cyber Phys Syst, Comp Soc Republ China, IEEE Tech Comm Real Time Syst, Natl Chiao Tung Univ, Dept Comp Sci
HO Natl Chiao Tung Univ
AB Energy harvesting instead of battery is a better power source for wearable devices due to many advantages such as long operation time without maintenance and comfort to users. However, harvested energy is naturally unstable and program execution will be interrupted frequently. To solve this problem, nonvolatile processor (NVP) has been proposed because it can back up volatile state before the system energy is depleted. However, this backup process also introduces non-negligible energy and area overhead. To improve the performance of NVP, retention state has been proposed recently which can enable a system to retain the volatile data to wait for power resumption instead of saving data immediately. The goal of this paper is to forward program execution as much as possible by exploiting retention state. Specifically, two objectives are achieved. The first objective is to minimize power failures of the system if there is a great probability to get power resumption during retention state. The second objective of this paper is to achieve maximum computation efficiency if it is unlikely to avoid power failure. Compared to the instant backup scheme, evaluation results report that power failure can be reduced by 81.6% and computation efficiency can be increased by 2.5x by the proposed retention state-aware energy management strategy.
C1 [Qiu, Keni; Gong, Zhiyao; Zhou, Dongqin; Xu, Yuanchao] Capital Normal Univ, Coll Informat Engn, Beijing, Peoples R China.
   [Chen, Weiwen] Capital Normal Univ, Beijing, Peoples R China.
   [Shi, Xin; Liu, Yongpan] Tsinghua Univ, Beijing, Peoples R China.
C3 Capital Normal University; Capital Normal University; Tsinghua
   University
RP Qiu, KN (corresponding author), Capital Normal Univ, Coll Informat Engn, Beijing, Peoples R China.
EM qiukn@cnu.edu.cn
RI liu, yongpan/J-4493-2012
FU Beijing Innovation Center for Future Chip; Beijing Advanced Innovation
   Center for Imaging Technology; National Natural Science Foundation of
   China [61502321]; Project of Beijing Municipal Education Commission
   [KM201710028016]; National High Technology Research and Development
   Program of China ("863" Program) [2015AA015303]
FX This work is supported by the grants from Beijing Innovation Center for
   Future Chip, Beijing Advanced Innovation Center for Imaging Technology,
   National Natural Science Foundation of China [Project No. 61502321], the
   Project of Beijing Municipal Education Commission [Project No.
   KM201710028016] and the National High Technology Research and
   Development Program of China ("863" Program) [Project No. 2015AA015303].
CR [Anonymous], J EMERG TECHNOL COMP
   [Anonymous], P 52 ANN DES AUT C D
   [Anonymous], 2012, MOL PATHOGENS
   [Anonymous], 2011, Solid- State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE In- ternational
   [Anonymous], IEEE T VERY LARGE SC
   [Anonymous], WORKSH POW AW COMP S
   [Anonymous], P 11 ACM C EM NETW E
   [Anonymous], IEEE T COMPUT AIDED
   Chen YS, 2009, PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS, P37, DOI 10.1109/VTSA.2009.5159281
   Jayakumar H, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2983628
   Jiang XF, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P463
   Jue Wang, 2010, 2010 International Conference on Green Circuits and Systems (ICGCS 2010), P646, DOI 10.1109/ICGCS.2010.5542984
   Kang W, 2015, ACM J EMERG TECH COM, V12, DOI 10.1145/2663351
   Kang W, 2015, IEEE T ELECTRON DEV, V62, P1769, DOI 10.1109/TED.2015.2412960
   Lee I, 2010, DES AUT CON, P743, DOI 10.1145/1837274.1837463
   Li XQ, 2014, IEEE INT NEW CIRC, P73, DOI 10.1109/NEWCAS.2014.6933988
   Liu Y., 2016, P 2016 IEEE INT SOLI, P84
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Moser C, 2007, DES AUT TEST EUROPE, P773
   Pan C., 2014, IEEE 20 INT C EMBEDD, P1
   Pan C, 2016, IEEE T MULTI-SCALE C, V2, P129, DOI 10.1109/TMSCS.2016.2525999
   Raghunathan V, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P457
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Scott J., 1998, International Symposium on Computer Architecture Power Driven Microarchitecture Workshop, P145
   Sheng X, 2013, DES AUT TEST EUROPE, P865
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Taneja J, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P407, DOI 10.1109/IPSN.2008.67
   Wang YQ, 2012, DES AUT TEST EUROPE, P1519
   Weimer M. A., 2006, 37 IEEE POWER ELECT, P1
   Xie M., 2014, 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications, P1
   Xie MM, 2015, ASIA S PACIF DES AUT, P316, DOI 10.1109/ASPDAC.2015.7059024
   Zhang DM, 2016, IEEE T COMPUT AID D, V35, P724, DOI 10.1109/TCAD.2016.2527710
   Zhao MY, 2015, DES AUT TEST EUROPE, P567
NR 34
TC 3
Z9 3
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2018
VL 87
BP 23
EP 35
DI 10.1016/j.sysarc.2018.03.003
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA GL3XQ
UT WOS:000437078600003
DA 2024-07-18
ER

PT J
AU Wang, JH
   Qiu, MK
   Guo, B
AF Wang, Jihe
   Qiu, Meikang
   Guo, Bing
TI Enabling real-time information service on telehealth system over
   cloud-based big data platform
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Telehealth; Sensor; Cloud; Bandwidth; Real-time
ID LOW-POWER; SENSOR
AB A telehealth system covers both clinical and nonclinical uses, which not only provides store-and-forward data services to be offline studied by relevant specialists, but also monitors the real-time physiological data through ubiquitous sensors to support remote telemedicine. However, the current telehealth systems do not consider the velocity and veracity of the big-data system in the medical context. Emergency events generate a large amount of the real-time data, which should be stored in the data center, and forwarded to remote hospitals. Furthermore, patients' information is scattered on the distributed data center, which cannot provide a high-efficient remote real-time service. In this paper, we proposes a probability'-based bandwidth model in a telehealth cloud system, which helps cloud broker to provide a high performance allocation of computing nodes and links. This brokering mechanism considers the location protocol of Personal Health Record (PHR) in cloud and schedules the real-time signals with a low information transfer between different hosts. The broker uses several bandwidth evaluating methods to predict the near future usage of bandwidth in a telehealth context. The simulation results show that our model is effective at determining the best performing service, and the inserted service validates the utility of our approach. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Wang, Jihe] Capital Normal Univ, Coll Informat Engn, Beijing, Peoples R China.
   [Qiu, Meikang] Pace Univ, Seidenberg Sch Comp Sci & Informat Syst, New York, NY 10038 USA.
   [Guo, Bing] Sichuan Univ, Coll Comp Sci, Chengdu 610064, Sichuan, Peoples R China.
C3 Capital Normal University; Pace University; Sichuan University
RP Qiu, MK (corresponding author), Pace Univ, Seidenberg Sch Comp Sci & Informat Syst, New York, NY 10038 USA.
EM wangjihe46@gmail.com; qiumeikang@yahoo.com; guobing@scu.edu.cn
OI Qiu, Meikang/0000-0002-1004-0140
FU Project of Construction of Innovative Teams and Teacher Career
   Development for Universities and Colleges Under Beijing Municipality
   [IDHT20150507]; Scientific Research Base Development Program of the
   Beijing Municipal Commission of Education [TJSHG201310028014]; State Key
   Program of National Natural Science Foundation of China [61332001];
   National Natural Science Foundation of China [61272104, 61472050];
   Applied Basic Research Program of Sichuan Province [2014JY0257]; NSF
   [1359557, 1457506]; State Key Laboratory of Industrial Control
   Technology, Zhejiang University, China [ICT1600236]; Division Of
   Computer and Network Systems; Direct For Computer & Info Scie & Enginr
   [1359557] Funding Source: National Science Foundation
FX This work was supported in part by the Project of Construction of
   Innovative Teams and Teacher Career Development for Universities and
   Colleges Under Beijing Municipality (No. IDHT20150507), and the
   Scientific Research Base Development Program of the Beijing Municipal
   Commission of Education (TJSHG201310028014). The State Key Program of
   National Natural Science Foundation of China under Grant no. 61332001,
   the National Natural Science Foundation of China under Grant nos.
   61272104 and 61472050, and the Applied Basic Research Program of Sichuan
   Province under Grant no. 2014JY0257. Prof. Qiu is partially supported by
   NSF 1359557, 1457506, and the Open Research Project of the State Key
   Laboratory of Industrial Control Technology, Zhejiang University, China
   (No. ICT1600236).
CR [Anonymous], 2011, IEEE Std 802.22-2011, P1
   Calheiros RN, 2011, SOFTWARE PRACT EXPER, V41, P23, DOI 10.1002/spe.995
   Chandrasekar A, 2012, IEEE I C EMBED SOFTW, P1021, DOI 10.1109/HPCC.2012.149
   Cucinotta T, 2012, SERV ORIENTED COMPUT, V6, P151, DOI 10.1007/s11761-011-0089-4
   Dalui Mamata, 2012, Progress in VLSI Design and Test. Proceedings 16th International Symposium, VDAT 2012, P89, DOI 10.1007/978-3-642-31494-0_11
   De la Rosa Algarin A., 2012, Proceedings of the 2012 IEEE International Conference on Bioinformatics and Biomedicine Workshops (BIBMW), P782, DOI 10.1109/BIBMW.2012.6470239
   Goudar V, 2013, IEEE J EM SEL TOP C, V3, P86, DOI 10.1109/JETCAS.2013.2243634
   Gutierrez JA, 2001, IEEE NETWORK, V15, P12, DOI 10.1109/65.953229
   Hu F, 2009, IEEE T INF TECHNOL B, V13, P656, DOI 10.1109/TITB.2009.2023116
   Jayalath C, 2014, IEEE T COMPUT, V63, P74, DOI 10.1109/TC.2013.121
   Lee D, 2015, IEEE T HUM-MACH SYST, V45, P624, DOI 10.1109/THMS.2015.2443712
   Leijdekkers P., 2007, P 1 INT C DIGITAL SO, P3
   Li JY, 2012, J PARALLEL DISTR COM, V72, P666, DOI 10.1016/j.jpdc.2012.02.002
   Li M, 2013, IEEE T PARALL DISTR, V24, P131, DOI 10.1109/TPDS.2012.97
   Lin H, 2013, IEEE T INF FOREN SEC, V8, P985, DOI 10.1109/TIFS.2013.2255593
   Lloyd W, 2012, INT CONF UTIL CLOUD, P73, DOI 10.1109/UCC.2012.20
   Lo L., 2005, IEEE 3 INT C PERV CO, P70
   McGregor C, 2013, COMPUTER, V46, P54, DOI 10.1109/MC.2013.157
   Nemati E, 2012, IEEE COMMUN MAG, V50, P36, DOI 10.1109/MCOM.2012.6122530
   Patel C, 2010, J WEB SEMANT, V8, P342, DOI 10.1016/j.websem.2010.08.004
   Pavlovic I, 2007, IEEE T INF TECHNOL B, V11, P222, DOI 10.1109/TITB.2006.879581
   Qiu MK, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497568
   Ramanathan M, 2014, IEEE T HUM-MACH SYST, V44, P650, DOI 10.1109/THMS.2014.2325871
   Shany T, 2012, IEEE SENS J, V12, P658, DOI 10.1109/JSEN.2011.2146246
   Sotiriadis S, 2012, INT J DISTRIB SYST T, V3, P72, DOI 10.4018/jdst.2012070106
   Sunyaev A., 2010, SYST SCI HICSS 2010, P1, DOI DOI 10.1109/HICSS.2010.192
   Wang JH, 2015, FUTURE GENER COMP SY, V49, P68, DOI 10.1016/j.future.2014.08.006
   Wang PW, 2013, IEEE T SYST MAN CY-S, V43, P941, DOI 10.1109/TSMCA.2012.2210412
   Warneke D, 2011, IEEE T PARALL DISTR, V22, P985, DOI 10.1109/TPDS.2011.65
   Xiao L, 2004, IEEE T PARALL DISTR, V15, P577, DOI 10.1109/TPDS.2004.15
   Yanzhen Qu, 2012, 2012 41st International Conference on Parallel Processing (ICPP 2012), P520, DOI 10.1109/ICPP.2012.3
   Zhang XY, 2014, IEEE T PARALL DISTR, V25, P363, DOI 10.1109/TPDS.2013.48
NR 32
TC 51
Z9 54
U1 0
U2 27
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2017
VL 72
SI SI
BP 69
EP 79
DI 10.1016/j.sysarc.2016.05.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EJ9JN
UT WOS:000393542500008
OA hybrid
DA 2024-07-18
ER

PT J
AU Chen, XZ
   Sha, EHM
   Zhuge, QF
   Jiang, WW
   Chen, JX
   Chen, J
   Xu, J
AF Chen, Xianzhang
   Sha, Edwin H. -M.
   Zhuge, Qingfeng
   Jiang, Weiwen
   Chen, Junxi
   Chen, Jun
   Xu, Jun
TI A unified framework for designing high performance in-memory and hybrid
   memory file systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE In-memory file systems; Hybrid memory file systems; Non-volatile memory;
   Flash memory; Performance
AB The emerging non-volatile memory technologies provide a new choice for storing persistent data in memory. Therefore, file system structure needs re-studying and re-designing. Our goal is to design a framework that gives high-performance in-memory file accesses and allows a file whose data can be stored across memory and block device. This paper presents a novel unified framework for in-memory and hybrid memory file systems based on the concept that each file has a contiguous "File Virtual Address Space". Within this framework, the file access for in-memory data can be efficiently handled by address translation hardware and the virtual address space of file. The file accesses for data in block devices are handled by a dedicated page fault handler for file system. A file system called Hybrid Memory File System (HMFS) is implemented based on this framework. Experimental results show that the throughput of HMFS approaches the memory bus bandwidth in best cases. Compared with in-memory file systems, HMFS reaches 5 times, 2.1 times, and 1.6 times faster than EXT4 on Ramdisk, RAMFS, and PMFS, respectively. Compared with EXT4 on SSD and EXT4 using page cache, HMFS also achieves 100 times and tens of times performance improvement, respectively. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Chen, Xianzhang; Sha, Edwin H. -M.; Zhuge, Qingfeng; Jiang, Weiwen; Chen, Junxi; Chen, Jun] Chongqing Univ, Coll Comp Sci, Chongqing 400044, Peoples R China.
   [Xu, Jun] Huawei Shannon Lab, Beijing, Peoples R China.
C3 Chongqing University; Huawei Technologies
RP Sha, EHM (corresponding author), Chongqing Univ, Coll Comp Sci, Chongqing 400044, Peoples R China.
EM xzchen.cq@gmail.com; edwinsha@gmail.com; qfzhuge@gmail.com;
   jiang.wwen@gmail.com; cjxsimon@gmail.com; newdays.chenjun@gmail.com;
   xujun09@huawei.com
RI Chen, Xianzhang/GOH-1024-2022
OI Chen, Xianzhang/0000-0001-8987-377X; Jiang, Weiwen/0000-0002-9004-487X
FU National 863 Program [2015AA015304, 2013AA013202]; NSFC [61472052];
   Chongqing Research Program [cstc2014yykfB40007]
FX This work is partially supported by National 863 Program 2015AA015304,
   2013AA013202, NSFC 61472052, Chongqing Research Program
   cstc2014yykfB40007.
CR Alterman J., SCIENCE
   [Anonymous], P 6 ACM IEEE INT C E
   [Anonymous], 1998, ALPHA ARCHITECTURE H
   [Anonymous], 2005, ARCHITECTURE PROGRAM
   [Anonymous], 2013, ARM SYSTEM MEMORY MA
   [Anonymous], 2014, PROC IET INT C POWER
   [Anonymous], 2005, POWERPC OPERATING EN
   Chan Y.T., 2014, ELECT COMPUTER ENG C, P1, DOI [10.1109/ccece.2014. 6900968, DOI 10.1109/CCECE.2014.6900968]
   Chang HS, 2015, ICCAD-IEEE ACM INT, P22, DOI 10.1109/ICCAD.2015.7372545
   Chang HS, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699831
   Chen PM, 1996, ACM SIGPLAN NOTICES, V31, P74, DOI 10.1145/248209.237154
   Chen T., IEEE T COMPUT
   Cheng Jie, 2013, Modular Machine Tool & Automatic Manufacturing Technique, P1
   Condit J, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133
   Doh InHwan., 2007, 7th ACM IEEE Conference on Embedded Software (EMSOFT '07), P164
   Dulloor S. R., 2014, P 9 ACM EUR C COMP S
   Edel NK, 2004, IEEE COMPUTER SOCIETY'S 12TH ANNUAL INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATIONS SYSTEMS - PROCEEDINGS, P596, DOI 10.1109/MASCOT.2004.1348317
   Färber F, 2011, SIGMOD REC, V40, P45, DOI 10.1145/2094114.2094126
   Freitas R.F., IBM J RES DEV, P52
   GAIT J, 1990, COMMUN ACM, V33, P81, DOI 10.1145/76372.76378
   Huang TC, 2016, SOFTWARE PRACT EXPER, V46, P291, DOI 10.1002/spe.2299
   Jung Ju-Yong, 2013, P INT C SUP
   Jung M., 2013, P INT C SUP
   Lin C.T., 2015, P 10 INT C HARDW SOF
   Mauerer W., 2010, Professional Linux kernel architecture
   McCalpin JD., 1995, IEEE COMPUTER SOC TE, P19
   McKusick M., 1990, PAGEABLE MEMORY BASE
   Miller EL, 2001, EIGHTH WORKSHOP ON HOT TOPICS IN OPERATING SYSTEMS, PROCEEDINGS, P95, DOI 10.1109/HOTOS.2001.990067
   Park J, 2009, IEEE INT CONF EMBED, P228, DOI 10.1109/RTCSA.2009.32
   Park Y, 2008, APPLIED COMPUTING 2008, VOLS 1-3, P1498
   Parkin SSP, 2008, SCIENCE, V320, P190, DOI 10.1126/science.1145799
   Qiu S, 2013, PROC ASME 2013 7 INT, P1
   Raoux S, 2008, IBM J RES DEV, V52, P465, DOI 10.1147/rd.524.0465
   Shi L, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390199
   Snyder P., 1990, P AUT EUUG C
   Wang A. A., 2006, ACM Transaction on Storage, V2, P309, DOI 10.1145/1168910.1168914
   Wang TZ, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2697394
   WU M, 1994, SIGPLAN NOTICES, V29, P86, DOI 10.1145/195470.195506
   Wu X., 2011, P INT C SUP
   Zaharia M., 2010, HOTCLOUD 2010
NR 40
TC 10
Z9 11
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2016
VL 68
BP 51
EP 64
DI 10.1016/j.sysarc.2016.05.004
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DS2KZ
UT WOS:000380599700004
DA 2024-07-18
ER

PT J
AU Chien, TH
   Chang, RG
AF Chien, Ting-Hsuan
   Chang, Rong-Guey
TI A thermal-aware scheduling for multicore architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Workshop on Computer Architecture, Embedded Systems, SoC, and VLSI/EDA /
   International Computer Symposium (ICS)
CY DEC 12-14, 2014
CL Taichung, TAIWAN
SP Minist Educ ROC, Dept Informat & Technol Educ, Minist Sci & Technol ROC, Comp Soc Republ China, Taiwan Assoc Cloud Comp, Tunghai Univ, Tunghai Univ, Dept Comp Sci, Minist Educ
DE Dynamic thermal management; Multicore; Thermal-aware scheduling
ID MANAGEMENT; POWER; ALLOCATION
AB With the advance of technology, the power density (temperature) increases rapidly to threaten system performance, reliability, and even system safety. Development of a thermal management method to reduce thermal hotspots and distribute the temperature uniformly has become an important issue. Therefore, dynamic thermal management (DTM) has emerged as an effective technique to remedy these issues above. In this paper, we propose a proactive thermal management scheme on the Criticore platform developed by our team to avoid suffering high temperature of the system. The proposed approach can schedule threads to prevent the system from overheating with the aid of the thermal sensors and the Power Management Circuit (PMC) designed in the Criticore. Furthermore, a novel thread migration is also presented to increase the reliability of the system. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Chang, Rong-Guey] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 621, Taiwan.
   Natl Chung Cheng Univ, Adv Inst Mfg Hightech Innovat, Chiayi 621, Taiwan.
C3 National Chung Cheng University; National Chung Cheng University
RP Chang, RG (corresponding author), Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 621, Taiwan.
EM cth103p@cs.ccu.edu.tw; rgchang@cs.ccu.edu.tw
CR Al-Qawasmeh AM, 2015, IEEE T COMPUT, V64, P477, DOI 10.1109/TC.2013.116
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Chen H., 2005, TECHNICAL REPORT
   Choi J, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P213, DOI 10.1145/1283780.1283826
   Chu HH, 2015, J SYST SOFTWARE, V99, P155, DOI 10.1016/j.jss.2014.09.037
   Coskun AK, 2007, DES AUT TEST EUROPE, P1659
   Ge Y, 2010, DES AUT CON, P579, DOI 10.1109/HPCC.2010.49
   Gorden M, 1965, Electronics, V38, P114, DOI [DOI 10.1109/N-SSC.2006.4785860, DOI 10.1109/JPROC.1998.658762]
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Kumart A, 2006, DES AUT CON, P548, DOI 10.1109/DAC.2006.229219
   Lee SW, 2006, IEEE T COMPUT, V55, P1142, DOI 10.1109/TC.2006.154
   Liu C.-L., 2004, TECHNICAL REPORT
   Paci G, 2007, INT J EMBED SYST, V3, P43, DOI 10.1504/IJES.2007.016032
   Rosing TS, 2007, IEEE T VLSI SYST, V15, P391, DOI 10.1109/TVLSI.2007.895245
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Xie Y, 2006, J VLSI SIG PROC SYST, V45, P177, DOI 10.1007/S11265-006-9760-y
   Yeo I, 2008, DES AUT CON, P734
NR 18
TC 6
Z9 6
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2016
VL 62
BP 54
EP 62
DI 10.1016/j.sysarc.2015.12.003
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA DE9XJ
UT WOS:000370992900006
DA 2024-07-18
ER

PT J
AU Barbosa, JPF
   Ferreir, APA
   Rocha, RCF
   Albuquerque, ES
   Reis, JR
   Albuquerque, DS
   Barros, ENS
AF Barbosa, Joao P. F.
   Ferreir, Antonyus P. A.
   Rocha, Rodrigo C. F.
   Albuquerque, Erika S.
   Reis, Josivan R.
   Albuquerque, Djeefther S.
   Barros, Edna N. S.
TI A high performance hardware accelerator for dynamic texture segmentation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Video segmentation; FFT; IFFT; FPGA; Hardware architecture; High
   performance system
AB Hardware accelerators such as general-purpose GPUs and FPGAs have been used as an alternative to conventional CPU architectures in scientific computing applications, and have achieved good speed-up results. Within this context, the present study presents a heterogeneous architecture for high-performance computing based on CPUs and FPGAs, which efficiently explores the maximum parallelism degree for processing video segmentation using the concept of dynamic textures. The video segmentation algorithm includes processing the 3-D FFT, calculating the phase spectrum and the 2-D IFFT operation. The performance of the proposed architecture based on CPU and FPGA is compared with the reference implementation of FFTW in CPU and with the cuFFT library in GPU. The performance report of the prototyped architecture in a single Stratix IV FPGA obtained an overall speedup of 37x over the FFTW software library. (C) 2015 Elsevier ay. All rights reserved.
C1 [Barbosa, Joao P. F.; Ferreir, Antonyus P. A.; Rocha, Rodrigo C. F.; Albuquerque, Erika S.; Reis, Josivan R.; Albuquerque, Djeefther S.; Barros, Edna N. S.] Ctr Strateg Technol Northeast, Integrated Circuits & Syst Lab, Recife, PE, Brazil.
   [Barbosa, Joao P. F.; Ferreir, Antonyus P. A.; Albuquerque, Erika S.; Albuquerque, Djeefther S.; Barros, Edna N. S.] Univ Fed Pernambuco, Informat Ctr, Recife, PE, Brazil.
C3 Universidade Federal de Pernambuco
RP Ferreir, APA (corresponding author), Ctr Strateg Technol Northeast, Integrated Circuits & Syst Lab, Recife, PE, Brazil.
EM apaf@cin.ufpe.br
RI Barbosa, Joao R/B-5972-2013; Barbosa, João/GVT-7916-2022; Barbosa,
   João/JFJ-0429-2023; Rocha, Rodrigo/HNC-0305-2023
OI Barros, Edna/0000-0001-6479-3052; ferreira, antonyus/0000-0002-1401-0643
FU Brazilian National Counsel of Technological and Scientific Development -
   CNPQ
FX Brazilian National Counsel of Technological and Scientific Development -
   CNPQ, supported this work.
CR Altera Corporation, 2014, STRAT 4 DEV HDB, V4
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   Duan B., 2011, 2011 International Conference on Field-Programmable Technology, P1, DOI DOI 10.1109/FPT.2011.6132672
   Gidel, 2010, PROCSTAR
   Kim JS, 2009, IEEE WRK SIG PRO SYS, P121, DOI 10.1109/SIPS.2009.5336236
   Lathi B.P., 2009, LINEAR SYSTEMS SIGNA
   Li J, 2009, MOD APPL SCI, V3, DOI [10.5539/mas.v3n9p29, DOI 10.5539/MAS.V3N9P29]
   Medeiros V.W.C., 2012, INT J HIGH PERFORM C, V4, P65, DOI DOI 10.1504/IRIPSA.2012.050985
   Nidhi U, 2013, IEEE INT SYMP CIRC S, P2227, DOI 10.1109/ISCAS.2013.6572319
   NVIDIA Corporation, CUD C PROGR GUID
   Uzun IS, 2005, IEE P-VIS IMAGE SIGN, V152, P283, DOI 10.1049/ip-vis:20041114
NR 11
TC 6
Z9 6
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 639
EP 645
DI 10.1016/j.sysarc.2015.09.005
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700014
DA 2024-07-18
ER

PT J
AU Waldherr, S
   Knust, S
   Aust, S
AF Waldherr, Stefan
   Knust, Sigrid
   Aust, Stefan
TI Message scheduling for real-time interprocessor communication
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Message scheduling; Real time; Baseline network; Periodic scheduling;
   Graph coloring
ID ALGORITHMS
AB In this paper an efficient algorithm is proposed which optimizes periodic message scheduling in a real-time multiprocessor system. The system is based on a many-core single-chip computer architecture and uses a multistage baseline network for inter-core communication. Due to its basic architecture, internal blockings can occur during data transfers, i.e. the baseline network is not real-time capable by itself. Therefore, we propose a scheduling algorithm that may be performed before the execution of an application in order to compute a non-blocking schedule of periodic message transfers. Additionally, we optimize the clock rate of the network subject to the constraint that all data transfers can be performed in a non-blocking way. Our solution algorithm is based on a generalized graph coloring model and a randomized greedy approach. The algorithm was tested on some realistic communication scenarios as they appear in modern electronic car units. Computational results show the effectiveness of the proposed algorithm. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Waldherr, Stefan; Knust, Sigrid] Univ Osnabruck, Inst Comp Sci, D-49069 Osnabruck, Germany.
C3 University Osnabruck
RP Waldherr, S (corresponding author), Univ Osnabruck, Inst Comp Sci, D-49069 Osnabruck, Germany.
EM stefan.waldherr@uni-osnabrueck.de; sigrid.knust@uni-osnabrueck.de;
   stefan.aust@alumni.tu-clausthal.de
CR [Anonymous], 2008, UG081 XIL INC
   Assbrock M.-A., 2011, THESIS U SONABRUCK
   Aust S., 2011, ADVCOMP 2011, P54
   Aust S., 2010, P WORLD AUT C KOB, P1
   Aust S, 2010, PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON ADVANCED ENGINEERING COMPUTING AND APPLICATIONS IN SCIENCES (ADVCOMP 2010), P47
   Bui BD, 2012, IEEE T COMPUT, V61, P1311, DOI 10.1109/TC.2011.151
   Coja-Oghlan A, 2004, RANDOM STRUCT ALGOR, V24, P259, DOI 10.1002/rsa.20007
   Grammatikakis M. O., 2000, PARALLEL SYSTEM INTE
   KORST J, 1994, DISCRETE APPL MATH, V51, P291, DOI 10.1016/0166-218X(92)00036-L
   Levner E, 2010, COMPUT IND ENG, V59, P352, DOI 10.1016/j.cie.2010.03.013
   Lewis R, 2012, COMPUT OPER RES, V39, P1933, DOI 10.1016/j.cor.2011.08.010
   Liebchen C, 2008, LECT NOTES ECON MATH, V600, P151
   Nachtigall K, 1996, COMPUT OPER RES, V23, P453, DOI 10.1016/0305-0548(95)00032-1
   ORLIN JB, 1981, SIAM J ALGEBRA DISCR, V2, P88, DOI 10.1137/0602012
   Serafini P., 1989, SIAM J. Discrete Math., V2, P550, DOI [DOI 10.1137/0402049, 10.1137/0402049]
   WU CL, 1980, IEEE T COMPUT, V29, P694, DOI 10.1109/TC.1980.1675651
NR 16
TC 0
Z9 0
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2015
VL 61
IS 8
BP 374
EP 382
DI 10.1016/j.sysarc.2015.06.002
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CR5WI
UT WOS:000361414700004
DA 2024-07-18
ER

PT J
AU Niu, LW
   Xu, J
AF Niu, Linwei
   Xu, Jia
TI Improving schedulability and energy efficiency for window-constrained
   real-time systems with reliability requirement
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time embedded systems; Window-constraint; EDF; Window-pattern;
   Reliability
ID MANAGEMENT; STREAMS; ERRORS; SET
AB For real-time embedded systems, schedulability, energy efficiency, Quality of Service (QoS), and reliability are four highly co-related important design concerns. In this paper, we explore combining these four dimensions of design issues to achieve better schedulability and energy efficiency for real-time systems while satisfying the QoS and reliability requirements. The QoS requirements are deterministically quantified with the window-constraints, which require that at least m out of each non-overlapped window of k consecutive jobs of a real-time task meet their deadlines. Our contributions mainly consists of two parts: in the first part, we propose two off-line approaches for the management of appropriate mandatory/optional job partitioning with the purpose of improving the schedulability for real-time systems with window-constraints; based on it, in the second part, we proposed advanced techniques to reduce the energy consumption of the real-time systems while satisfying the reliability requirements. The results of extensive experiments demonstrate that our proposed techniques significantly outperform previous approaches in both schedulability and energy efficiency for real-time embedded systems while satisfying the window-constraints and reliability requirements. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Niu, Linwei] Calif State Univ Bakersfield, Bakersfield, CA 93311 USA.
   [Xu, Jia] York Univ, Toronto, ON M3J 1P3, Canada.
C3 California State University System; California State University
   Bakersfield; York University - Canada
RP Niu, LW (corresponding author), Calif State Univ Bakersfield, Bakersfield, CA 93311 USA.
EM lniu@csub.edu; jxu@cse.yorku.ca
CR AlEnawy T. A., 2005, RTSS
   Aydin H., 2006, RTSS
   Beltrame G., 2011, DATE
   Beltrame G, 2010, IEEE T COMPUT AID D, V29, P1083, DOI 10.1109/TCAD.2010.2049053
   CASTILLO X, 1982, IEEE T COMPUT, V31, P658, DOI 10.1109/TC.1982.1676063
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Chen Jian-Jia, 2007, ICCAD
   Degalahal V, 2005, IEEE T VLSI SYST, V13, P1157, DOI 10.1109/TVLSI.2005.859474
   Ernst D, 2004, IEEE MICRO, V24, P10, DOI 10.1109/MM.2004.85
   Evequoz C., 2010, ICESS
   HAMDAOUI M, 1995, IEEE T COMPUT, V44, P1443, DOI 10.1109/12.477249
   Ishihara T., 1998, ISLPED
   Jejurikar R., 2005, DAC
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   KOREN G, 1995, RTSS
   Kwon WC, 2003, DES AUT CON, P125, DOI 10.1109/DAC.2003.1218855
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   Li J, 2006, IEEE T IND INFORM, V2, P112, DOI 10.1109/TII.2006.875511
   Li YF, 2006, IEEE INT C NETW SENS, P528
   Li Z., 2013, 16 IEEE INT S OBJ CO
   Li Z, 2013, J SYST SOFTWARE, V86, P3060, DOI 10.1016/j.jss.2013.06.067
   Lin J, 2011, J SYST ARCHITECT, V57, P663, DOI 10.1016/j.sysarc.2010.04.002
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 2000, Real-Time Systems
   MOK AK, 2001, RTSS
   Niu L., 2010, SAC 10 REAL TIM SYST
   Niu LW, 2006, IEEE T VLSI SYST, V14, P717, DOI 10.1109/TVLSI.2006.878337
   Niu LW, 2012, IEEE IPCCC, P41, DOI 10.1109/PCCC.2012.6407732
   NIU LW, 2011, J REAL TIME SYSTEM, V47, P75, DOI DOI 10.1007/S11241-011-9118-9
   Pradhan D.K., 1986, Fault-tolerant Computing: Theory and Techniques, V2
   Quan G, 2000, REAL TIM SYST SYMP P, P79, DOI 10.1109/REAL.2000.895998
   Ramanathan P, 1999, IEEE T PARALL DISTR, V10, P549, DOI 10.1109/71.774906
   Seifert N, 2001, INT RELIAB PHY SYM, P259, DOI 10.1109/RELPHY.2001.922911
   SHIN D, 2001, IEEE DESIGN TEST COM, V18
   Srinivasan B. P. R. J. J., 2003, RC23048 IBM
   West R, 2004, IEEE T COMPUT, V53, P744, DOI 10.1109/TC.2004.10
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   Zhang Y, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P209
   Zhang Y., 2004, RTSS
   Zhao BX, 2012, IEEE REAL TIME, P285, DOI 10.1109/RTAS.2012.30
   Zhao BX, 2011, DES AUT CON, P381
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
   Zhu D., P 2008 14 IEEE INT C
   Zhu D., 2006, RTAS
   Zhu D, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880062
   Zhu DK, 2009, IEEE T COMPUT, V58, P1382, DOI 10.1109/TC.2009.56
NR 46
TC 11
Z9 11
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2015
VL 61
IS 5-6
BP 210
EP 226
DI 10.1016/j.sysarc.2015.04.006
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CM0DD
UT WOS:000357347700002
DA 2024-07-18
ER

PT J
AU Zoni, D
   Terraneo, F
   Fornaciari, W
AF Zoni, Davide
   Terraneo, Federico
   Fornaciari, William
TI A control-based methodology for power-performance optimization in NoCs
   exploiting DVFS
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip; Multiprocessors; DVFS; DFS; Power-performance tradeoff
ID CHIP; ARCHITECTURE
AB Networks-on-Chip (NoCs) are considered a viable solution to fully exploit the computational power of multi- and many-cores, but their non negligible power consumption requires ad hoc power-performance design methodologies. In this perspective, several proposals exploited the possibility to dynamically tune voltage and frequency for the interconnect, taking steps from traditional CPU-based power management solutions. However, the impact of the actuators, i.e. the limited range of frequencies for a PLL (Phase Locked Loop) or the time to increase voltage and frequency for a Dynamic Voltage and Frequency Scaling (DVFS) modules, are often not carefully accounted for, thus overestimating the benefits. This paper presents a control-based methodology for the NoC power-performance optimization exploiting the Dynamic Frequency Scaling (DFS). Both timing and power overheads of the actuators are considered, thanks to an ad hoc simulation framework. Moreover the proposed methodology eventually allows for user and/or OS interactions to change between different high level power-performance modes, i.e. to trigger performance oriented or power saving system behaviors. Experimental validation considered a 16-core architecture comparing our proposal with different settings of threshold-based policies. We achieved a speedup up to 3 for the timing and a reduction up to 33.17% of the power * time product against the best threshold-based policy. Moreover, our best control-based scheme provides an averaged power-performance product improvement of 16.50% and 34.79% against the best and the second considered threshold-based policy setting. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Zoni, Davide; Terraneo, Federico; Fornaciari, William] Politecn Milano DEIB, I-20133 Milan, Italy.
C3 Polytechnic University of Milan
RP Zoni, D (corresponding author), Politecn Milano DEIB, Via Ponzio 34-5, I-20133 Milan, Italy.
EM davide.zoni@polimi.it; federico.terraneo@polimi.it;
   william.fornaciari@polimi.it
RI ZONI, DAVIDE/AAR-7736-2020; Fornaciari, William/U-5352-2018
OI ZONI, DAVIDE/0000-0002-9951-062X; Fornaciari,
   William/0000-0001-8294-730X; Terraneo, Federico/0000-0001-7475-6167
CR [Anonymous], IEEE COMP SOC ANN S
   [Anonymous], P 2012 ACM IEEE INT
   [Anonymous], 2011, P 2011 INT C HIGH PE
   [Anonymous], THESIS PENNSYLVANIA
   [Anonymous], P AMER CONTR CONF
   [Anonymous], 2014, 51 DES AUT C
   [Anonymous], 2009, ISPASS
   Arun Ming-yu Hsieh, 2011, Performance Evaluation Review, V38, P63, DOI 10.1145/1964218.1964229
   Bartolini Andrea., 2010, Proceedings of the 20th symposium on Great lakes symposium on VLSI, P311
   Bianco A., 2012, 2012 IEEE 13th International Conference on High Performance Switching and Routing (HPSR), P229, DOI 10.1109/HPSR.2012.6260855
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bittanti S., 2004, PITAGORA EDITRICE
   Borkar S., 2007, SPEC SESS ISLPED
   Brogan WL., 1991, MODERN CONTROL THEOR
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   David R., 2011, 2011 Fifth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P257
   Deng W, 2014, ASIA S PACIF DES AUT, P21, DOI 10.1109/ASPDAC.2014.6742854
   Elshazly A., 2012, 2012 IEEE Symposium on VLSI Circuits, P188, DOI 10.1109/VLSIC.2012.6243853
   Gratz Paul, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P203, DOI 10.1109/HPCA.2008.4658640
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Kim W., 2008, IEEE 14 INT S HIGH P
   Li S., 2009, 42 ANN IEEE ACM INT
   Lis M, 2011, INT SYM PERFORM ANAL, P175, DOI 10.1109/ISPASS.2011.5762734
   Ljung L, 1999, PRENTICE HALL INFORM, P503
   Miller JF, 2010, MNEMOSYNE SUPPL, V321, P1, DOI 10.1163/ej.9789004177550.i-248.6
   Mishra AK, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P389, DOI 10.1145/2024723.2000111
   Mishra AK, 2011, J PARALLEL DISTR COM, V71, P625, DOI 10.1016/j.jpdc.2010.09.005
   Moscibroda T, 2009, CONF PROC INT SYMP C, P196, DOI 10.1145/1555815.1555781
   Nikitin N., 2009, IEEE ACM INT C COMP, P571
   Ogras UY, 2010, IEEE T COMPUT AID D, V29, P2001, DOI 10.1109/TCAD.2010.2061613
   Owens JD, 2007, IEEE MICRO, V27, P96, DOI 10.1109/MM.2007.4378787
   Prabhu S., 1 OCIN TSIM DVFS AWA
   Renau J., 2005, SESC Simulator
   Sahu P.K., 2013, J SYST ARCH, V59, P1383
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Soteriou V., 2006, INT C COMP DES 2006, P134
   Terraneo F, 2013, INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC)
   Totoni E., 2012, 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), P78, DOI 10.1109/ISPASS.2012.6189208
   Wentzlaff D, 2007, IEEE MICRO, V27, P15, DOI 10.1109/MM.2007.4378780
   Wu X.-L., 2009, J SHANGHAI U, V13, P105, DOI DOI 10.1007/S11741-009-0203-1
   Zoni D., 2015, J SIGNAL PROCESSING, P1
   Zoni D, 2013, IEEE INT SOC CONF, P290, DOI 10.1109/SOCC.2013.6749703
NR 42
TC 2
Z9 2
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2015
VL 61
IS 5-6
BP 197
EP 209
DI 10.1016/j.sysarc.2015.04.004
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CM0DD
UT WOS:000357347700001
OA Green Published
DA 2024-07-18
ER

PT J
AU Hu, K
   Zhang, T
   Yang, ZB
   Tsai, WT
AF Hu, Kai
   Zhang, Teng
   Yang, Zhibin
   Tsai, Wei-Tek
TI Exploring AADL verification tool through model transformation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time system; AADL; TASM; Model transformation; Translation rules
ID FORMAL VERIFICATION; TIME; SPECIFICATIONS; DEPENDABILITY; SIMULATION;
   METAMODEL; SEMANTICS; DESIGN
AB Architecture Analysis and Design Language (AADL) is often used to model safety-critical real-time systems. Model transformation is widely used to extract a formal specification so that AADL models can be verified and analyzed by existing tools. Timed Abstract State Machine (TASM) is a formalism not only able to specify behavior and communication but also timing and resource aspects of the system. To verify functional and nonfunctional properties of AADL models, this paper presents a methodology for translating AADL to TASM. Our main contribution is to formally define the translation rules from an adequate subset of AADL (including thread component, port communication, behavior annex and mode change) into TASM. Based on these rules, a tool called AADL2TASM is implemented using Atlas Transformation Language (ATL). Finally, a case study from an actual data processing unit of a satellite is provided to validate the transformation and illustrate the practicality of the approach. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Hu, Kai] Beihang Univ, State Key Lab Software Dev Environm, Beijing 100191, Peoples R China.
   [Zhang, Teng; Yang, Zhibin] Beihang Univ, Sch Comp Sci & Engn, Beijing 100191, Peoples R China.
   [Yang, Zhibin] Univ Toulouse, IRIT, CNRS, Toulouse, France.
   [Yang, Zhibin] Nanjing Univ Aeronaut & Astronaut, Coll Comp Sci & Technol, Nanjing 210016, Jiangsu, Peoples R China.
   [Tsai, Wei-Tek] Arizona State Univ, Sch Comp Informat & Decis Syst Engn, Tempe, AZ USA.
C3 Beihang University; Beihang University; Universite de Toulouse;
   Universite Toulouse III - Paul Sabatier; Universite Federale Toulouse
   Midi-Pyrenees (ComUE); Institut National Polytechnique de Toulouse;
   Centre National de la Recherche Scientifique (CNRS); Nanjing University
   of Aeronautics & Astronautics; Arizona State University; Arizona State
   University-Tempe
RP Zhang, T (corresponding author), Beihang Univ, Sch Comp Sci & Engn, Beijing 100191, Peoples R China.
EM rahxephon89@163.com; zhibinyang168@gmail.com
RI hu, kai/HSG-5888-2023
FU National Natural Science Foundations of China [61073013]; State Key
   Laboratory of Software Development Environment [SKLSDE-2014ZX-09];
   Aviation Science Foundation of China [2012ZC51025]
FX This work was supported by National Natural Science Foundations of China
   (No. 61073013), State Key Laboratory of Software Development Environment
   (No. SKLSDE-2014ZX-09) and Aviation Science Foundation of China (No.
   2012ZC51025).
CR A. Group, 2006, ATL USER MANUAL VERS
   Abdoul T, 2008, IEEE INT C ENG COMP, P263, DOI 10.1109/ICECCS.2008.24
   Andre C, 2007, ECSI FOR SPEC DES LA, P249
   Basu A, 2006, I C SOFTW ENG FORM M, P3
   BERARD B., 2010, SYSTEMS SOFTWARE VER
   Berthomieu B, 2004, INT J PROD RES, V42, P2741, DOI [10.1080/00207540412331312688, 10.1080/00207540410001705257]
   Berthomieu B, 2009, LECT NOTES COMPUT SC, V5570, P207, DOI 10.1007/978-3-642-01924-1_15
   Björnander S, 2009, LECT NOTES COMPUT SC, V5581, P101, DOI 10.1007/978-3-642-02351-4_7
   BODEVEIX J., 2007, P 12 IEEE INT C ENG, P377
   Börger E, 2002, J UNIVERS COMPUT SCI, V8, P2
   Bozzano M., 2010, P ERTS 2010
   Bozzano M, 2011, COMPUT J, V54, P754, DOI 10.1093/comjnl/bxq024
   Brunette C, 2009, J LOGIC ALGEBR PROGR, V78, P233, DOI 10.1016/j.jlap.2008.11.005
   Chkouri MY, 2009, LECT NOTES COMPUT SC, V5421, P5, DOI 10.1007/978-3-642-01648-6_2
   Clarke E, 2001, LECT NOTES COMPUT SC, V2000, P176
   Farail P., 2006, EMBEDDED REAL TIME S, P54
   Feiler P.H., 2004, AADL WORKSH PAR
   Hu K, 2013, FRONT COMPUT SCI-CHI, V7, P617, DOI 10.1007/s11704-013-3906-4
   Jahier E., 2007, P 7 ACM IEEE INT C E, P134
   Jean-Francois R, 2008, IEEE INT C ENG COMP, P282, DOI 10.1109/ICECCS.2008.28
   Johnsen A., 2012, 2012 IEEE 14th International Symposium on High-Assurance Systems Engineering (HASE 2012), P130, DOI 10.1109/HASE.2012.22
   Johnsen A, 2011, LECT NOTES COMPUT SC, V6903, P105, DOI 10.1007/978-3-642-23798-0_11
   Jouault F, 2006, LECT NOTES COMPUT SC, V3844, P128
   Jouault F, 2008, SCI COMPUT PROGRAM, V72, P31, DOI 10.1016/j.scico.2007.08.002
   Jouault F, 2006, LECT NOTES COMPUT SC, V4037, P171
   Kai H., 2012, J DONGHUA U, V29
   Larsen K. G., 1997, International Journal on Software Tools for Technology Transfer, V1, P134, DOI 10.1007/s100090050010
   Lavarenne C., 1991, EUR CONTR C, P1684
   Lee S.-Y., 2008, DEALING AADL END TO
   LEGUERNIC P, 1991, P IEEE, V79, P1321, DOI 10.1109/5.97301
   Ma Y., 2011, Electronic System Level Synthesis Conference (ESLsyn), 2011, P1
   Monteverde D., 2008, INT WORKSH MOD BAS A
   Ölveczky PC, 2010, LECT NOTES COMPUT SC, V6117, P47, DOI 10.1007/978-3-642-13464-7_5
   Ouimet M., 2008, THESIS MIT
   Ouimet M, 2007, LECT NOTES COMPUT SC, V4590, P126
   Posadas H., 2007, IEEE ACM DESIGN AUTO
   Renault X, 2009, PROCEEDINGS OF THE 12TH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, P313, DOI 10.1109/ISORC.2009.11
   Rugina AE, 2008, EDCC-7: SEVENTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE, PROCEEDINGS, P85, DOI 10.1109/EDCC-7.2008.14
   Rugina AE, 2007, LECT NOTES COMPUT SC, V4615, P14
   SAE, 2009, AS5506 SAE INT
   SAE, 2011, AS5506 SAE
   Senn E, 2008, 2008 FORUM ON SPECIFICATION, VERIFICATION AND DESIGN LANGUAGES, P197
   Singhoff F., 2004, Ada Letters, V24, P1
   Singhoff F., 2005, P ACM SIGADA, V25, P1
   Singhoff F, 2009, REAL-TIME SYST, V43, P259, DOI 10.1007/s11241-009-9072-y
   Sokolsky O., 2006, Proceedings. 20th International Parallel and Distributed Processing Symposium (IEEE Cat. No.06TH8860)
   Varona-Gómez R, 2009, 2009 14TH IEEE INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS), P324
   Yang ZB, 2014, J SYST SOFTWARE, V93, P42, DOI 10.1016/j.jss.2014.02.058
   Yang ZB, 2011, 2011 16TH IEEE INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS), P344, DOI 10.1109/ICECCS.2011.41
   Yang ZB, 2009, DES AUT TEST EUROPE, P1166
   Yu, 2011, P 2011 ACM S APPL CO, P354
   Yu HF, 2013, FRONT COMPUT SCI-CHI, V7, P627, DOI 10.1007/s11704-013-2307-z
   Yue Ma, 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P2361, DOI 10.1109/CIT.2010.406
   Zhibin Yang, 2010, Proceedings 2010 International Conference on Progress in Informatics and Computing (PIC 2010), P1098, DOI 10.1109/PIC.2010.5687996
NR 54
TC 19
Z9 21
U1 2
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2015
VL 61
IS 3-4
BP 141
EP 156
DI 10.1016/j.sysarc.2015.02.003
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CH2NL
UT WOS:000353861800001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Indrusiak, LS
AF Indrusiak, Leandro Soares
TI End-to-end schedulability tests for multiprocessor embedded systems
   based on networks-on-chip with priority-preemptive arbitration
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-chip; Embedded systems; Hard real-time
AB Simulation-based techniques can be used to evaluate whether a particular NoC-based platform configuration is able to meet the timing constraints of an application, but they can only evaluate a finite set of scenarios. In safety-critical applications with hard real-time constraints, this is clearly not sufficient because there is an expectation that the application should be schedulable on that platform in all possible scenarios. This paper presents a particular NoC-based multiprocessor architecture, as well as a number of analytical methods that can be derived from that architecture, aiming to allow designers to check, for a given platform configuration, whether all application tasks and communication messages always meet their hard real-time constraints in every possible scenario. Experiments are presented, showing the use of the proposed methods when evaluating different task mapping and platform topologies. (C) 2014 Elsevier B.V. All rights reserved.
C1 Univ York, Dept Comp Sci, Real Time Syst Grp, York YO10 5DD, N Yorkshire, England.
C3 University of York - UK
RP Indrusiak, LS (corresponding author), Univ York, Dept Comp Sci, Real Time Syst Grp, York YO10 5DD, N Yorkshire, England.
EM lsi@cs.york.ac.uk
OI Soares Indrusiak, Leandro/0000-0002-9938-2920
CR Abdelzaher TF, 1999, IEEE T PARALL DISTR, V10, P1179, DOI 10.1109/71.809575
   [Anonymous], 11 ANN WORKSH HIGH P
   Ascia G, 2006, J UNIVERS COMPUT SCI, V12, P370
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   Bate I, 1997, EUROMICRO, P153, DOI 10.1109/EMWRTS.1997.613776
   Bekooij M, 2005, PHILIPS RES BOOK SER, V3, P81
   Bjerregaard T, 2004, 22ND NORCHIP CONFERENCE, PROCEEDINGS, P269, DOI 10.1109/NORCHP.2004.1423875
   Bolotin E, 2004, J SYST ARCHITECT, V50, P105, DOI 10.1016/j.sysarc.2003.07.004
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Genko N, 2005, IEEE INT SYMP CIRC S, P2365, DOI 10.1109/ISCAS.2005.1465100
   Indrusiak L.S., 2012, 2012 7 INT WORKSH RE, P1
   Indrusiak LS, 2011, DES AUT TEST EUROPE, P1089
   Kiasari AE, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2480741.2480755
   Le Boudec J.-Y., 2001, Network calculus: a theory of deterministic queuing systems for the internet, V2050
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Mello A, 2005, SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P178
   Moraes F, 2004, INTEGRATION, V38, P69, DOI 10.1016/j.vlsi.2004.03.003
   Qian Y, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P44, DOI 10.1109/NOCS.2009.5071444
   Racu A., 2012, 7 INT WORKSH REC COM, P1
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Saksena M., 1996, Proceedings of the 4th International Workshop on Parallel and Distributed Real-Time Systems, P244, DOI 10.1109/WPDRTS.1996.557688
   Shi Z, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P161, DOI 10.1109/NOCS.2008.11
   Shi Z, 2010, REAL-TIME SYST, V46, P360, DOI 10.1007/s11241-010-9108-3
   WIKLUND D, 2003, INT PAR DISTR PROC S
   Zheng Shi, 2010, International Journal of Embedded and real-time Communication systems, V1, P1, DOI 10.4018/jertcs.2010040101
NR 25
TC 53
Z9 53
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2014
VL 60
IS 7
BP 553
EP 561
DI 10.1016/j.sysarc.2014.05.002
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO0HZ
UT WOS:000340991000002
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Sastry, S
   Gokhale, A
AF Sastry, Shivakumar
   Gokhale, Aniruddha
TI Resolving priority inversions in composable conveyor systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Priority inversion; Composable conveyors; Networked
   systems
ID REAL-TIME; INHERITANCE
AB The well known problem of priority inversions that occurs in classical real-time systems also manifests in decentralized cyber-physical systems. Using a specific example of composable conveyor systems, we show how priority inversions hinder the transport of entities through the conveyor systems. We present a novel adaptation of the classical priority inheritance protocol for resolving these cyber-physical priority inversions. While the approach resolves cyber-physical priority inversions, the structure and constraints of the conveyor systems cause the jitter associated with the end-to-end latency of the highest priority parts to increase. Further, these constraints also limit the applicability of the classical priority ceiling protocol in this class of cyber-physical systems. Simulation results demonstrate the correctness and reasonable communication overhead of the approach. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Sastry, Shivakumar] Univ Akron, Dept Elect & Comp Engn, Akron, OH 44325 USA.
   [Gokhale, Aniruddha] Vanderbilt Univ, Dept Elect Engn & Comp Sci, Nashville, TN 37325 USA.
C3 University System of Ohio; University of Akron; Vanderbilt University
RP Sastry, S (corresponding author), Univ Akron, Dept Elect & Comp Engn, Akron, OH 44325 USA.
EM ssastry@uakron.edu; a.gokhale@vanderbilt.edu
OI Gokhale, Aniruddha/0000-0002-7706-7102
FU National Science Foundation [CNS-0720736]
FX The authors thank Kranthi Mamidisetty, Brandon Archer, and Mukesh Chippa
   for executing some of the simulations. This work was supported in part
   by a grant from National Science Foundation under grant CNS-0720736. The
   opinions expressed are those of the authors and do not necessarily
   represent that of the National Science Foundation.
CR An K, 2013, FORMAL AND PRACTICAL ASPECTS OF DOMAIN-SPECIFIC LANGUAGES: RECENT DEVELOPMENTS, P553, DOI 10.4018/978-1-4666-2092-6.ch019
   An K, 2011, ACM IEEE INT CONF CY, P141, DOI 10.1109/ICCPS.2011.12
   Archer B, 2009, IEEE INT CON AUTO SC, P531, DOI 10.1109/COASE.2009.5234124
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Bellman R., 1957, Dynamic programming
   Cansever D. H., 1986, Proceedings of the 25th IEEE Conference on Decision and Control (Cat. No.86CH2344-0), P2107
   Ma Y, 2010, COMPUT IND ENG, V58, P199, DOI 10.1016/j.cie.2009.04.014
   Mueller F., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P340, DOI 10.1109/REAL.1999.818861
   Sanchez C, 2006, LECT NOTES COMPUT SC, V4305, P110
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   TODA K, 1992, REAL-TIME SYSTEMS SYMPOSIUM : PROCEEDINGS, P208, DOI 10.1109/REAL.1992.242662
   Vargas A., 2010, Omnet++discrete event simulation system
NR 12
TC 1
Z9 1
U1 1
U2 5
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2014
VL 60
IS 6
BP 509
EP 518
DI 10.1016/j.sysarc.2014.02.003
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7LJ
UT WOS:000337877900003
DA 2024-07-18
ER

PT J
AU Kim, H
   Rajkumar, R
AF Kim, Hyoseung
   Rajkumar, Ragunathan (Raj)
TI Memory reservation and shared page management for real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time memory management; Shared page; Memory reservation; Temporal
   isolation; Resource kernels
AB Memory reservations are used to provide real-time tasks with guaranteed memory access to a specified amount of physical memory. However, previous work on memory reservation primarily focused on private pages, and did not pay attention to shared pages, which are widely used in current operating systems. With previous schemes, a real-time task may experience unexpected timing delays from other tasks through shared pages that are shared by another process, even though the task has enough free pages in its own reservation. In this paper, we first describe the problems that arise when real-time tasks share pages. We then propose a shared-page management framework which enhances the temporal isolation provided by memory reservations in resource kernels that use the resource reservation approach. Our proposed solution consists of two schemes, Shared-Page Conservation (SPC) and Shared-Page Eviction Lock (SPEL), each of which prevents timing penalties caused by the seemingly arbitrary eviction of shared pages. The framework can manage shared data for inter-process communication and shared libraries, as well as pages shared by the kernel's copy-on-write technique and file caches. We have implemented and evaluated our schemes on the Linux/RK platform, but it can also be applied to other operating systems with paged virtual memory. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Kim, Hyoseung; Rajkumar, Ragunathan (Raj)] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Kim, H (corresponding author), Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
EM hyoseung@cmu.edu; raj@ece.cmu.edu
OI Kim, Hyoseung/0000-0002-8553-732X
CR Belogolov S.A., 2008, IEEE INT C EMB REAL
   Brown A.D., 2000, UNENIX S OP SYST DES
   Draves R.P., 1991, USENIX MACH S
   Eswaran A., 2005, EUR C REAL TIM SYST
   Hand S.M., 1999, USENIX S OP SYST DES
   Hardy D., 2008, EUR C REAL TIM SYST
   Kato S., 2011, REAL-TIME SYST, P1
   Kim H., 2012, IEEE INT C EMB REAL
   Laplante P., 1993, REAL TIME SYSTEMS DE
   Malkawi M., 1985, ACM S OP SYST PRINC
   Marchand A., 2007, EUR C REAL TIM SYST
   Masmano M., 2004, EUR C REAL TIM SYST
   Masmano M., 2006, INT WORKSH JAV TECHN
   Oikawa Shuichi, 1998, P 19 IEEE REAL TIM S
   Patil A., 2007, IEEE INT C EMB REAL
   Puaut I., 2002, EUR C REAL TIM SYST
   Puaut I., 2007, EUR C REAL TIM SYST
   Rajkumar R., 1998, SPIE ACM C MULT COMP
   Tokuda H., 1990, USENIX Workshop Proceedings. Mach, P73
   Urmson C., 2008, FIELD ROBOTICS
NR 20
TC 6
Z9 8
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2014
VL 60
IS 2
BP 165
EP 178
DI 10.1016/j.sysarc.2013.07.002
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AB5WA
UT WOS:000331858200003
DA 2024-07-18
ER

PT J
AU Lee, JH
   Kim, YS
   Li, CL
   Han, TH
AF Lee, Jae Hoon
   Kim, Young Seok
   Li, Chang Lin
   Han, Tae Hee
TI A shortest path adaptive routing technique for minimizing path
   collisions in hybrid optical network-on-chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE System-on-chip; Network-on-chip; Routing; Optic; Flow control; Circuit
   switching
ID TRANSCEIVER; ALGORITHM
AB Hybrid optical network-on-chip (HONoC) is a promising alternative to all-electrical NoC whose capability in the performance and the power consumption is facing ultimate physical limitation. However, the latency unfairness problem and the associated performance degradation due to the circuit switched characteristic of HONoC must be resolved. In this paper, we propose a new shortest path adaptive routing technique for HONoC by exploiting an elaborate rollback scheme and a rapid flow control method to promote the fast routing path setup and the parallel data transfers. Compared to existing works, experimental results show reduction by 41.6% in latency and improvement by 16.9% in throughput with negligible extra energy consumption. Additional benefits in the network resource utilization and the performance under increasing network sizes are also analyzed. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Lee, Jae Hoon; Kim, Young Seok; Li, Chang Lin; Han, Tae Hee] Sungkyunkwan Univ, Sch Informat & Commun Engn, Suwon, Gyeonggi Do, South Korea.
C3 Sungkyunkwan University (SKKU)
RP Han, TH (corresponding author), 440-746 2066 Seobu Ro, Suwon, Gyeonggi Do, South Korea.
EM ljhnimking@skku.edu; ioe0410@skku.edu; licl@skku.edu; than@skku.edu
RI Han, Tae Hee/AAA-8368-2020
OI Han, Tae Hee/0000-0001-8508-7536
FU MSIP (Ministry of Science, ICT & Future Planning), Korea, under ITRC
   (Information Technology Research Center); NIPA (National IT Industry
   Promotion Agency) [NIPA-2013-H0301-13-1011]
FX This research was supported by the MSIP (Ministry of Science, ICT &
   Future Planning), Korea, under the ITRC (Information Technology Research
   Center) support program supervised by the NIPA (National IT Industry
   Promotion Agency). (NIPA-2013-H0301-13-1011)
CR [Anonymous], UWCSE930601
   [Anonymous], 2005, THESIS TU EINDHOVEN
   [Anonymous], P 2009 IEEE COMP SOC
   [Anonymous], 2008, OFC NFOEC 2008 2008
   Benini L, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P418, DOI 10.1109/DATE.2002.998307
   Brière M, 2007, DES AUT TEST EUROPE, P1084
   Chen GQ, 2007, INTEGRATION, V40, P434, DOI 10.1016/j.vlsi.2006.10.001
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Driessen A, 2006, ICTON 2006: 8TH INTERNATIONAL CONFERENCE ON TRANSPARENT OPTICAL NETWORKS, VOL 1, PROCEEDINGS, P210
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   Gu HX, 2009, DES AUT TEST EUROPE, P3
   Gu HX, 2008, 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, P1728, DOI 10.1109/APCCAS.2008.4746373
   Hu JC, 2004, DES AUT CON, P260
   Kromer C, 2005, IEEE J SOLID-ST CIRC, V40, P2667, DOI 10.1109/JSSC.2005.856575
   Li M, 2006, DES AUT CON, P849, DOI 10.1109/DAC.2006.229242
   Lin SY, 2008, IEEE T COMPUT, V57, P1156, DOI 10.1109/TC.2008.60
   Lotfi-Kamran P, 2010, J SYST ARCHITECT, V56, P256, DOI 10.1016/j.sysarc.2010.05.002
   Lott J.A., 2010, Lasers and Electro-Optics (CLEO) and Quantum Electronics and Laser Science Conference (QELS), 2010 Conference on, P1
   Masini G, 2007, 2007 4TH IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS, P28, DOI 10.1109/GROUP4.2007.4347656
   Miller DAB, 2000, P IEEE, V88, P728, DOI 10.1109/5.867687
   Mo KH, 2010, IEEE COMP SOC ANN, P327, DOI 10.1109/ISVLSI.2010.17
   Poulton J, 2007, IEEE J SOLID-ST CIRC, V42, P2745, DOI 10.1109/JSSC.2007.908692
   Shacham A, 2007, 15TH ANNUAL IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, P29, DOI 10.1109/HOTI.2007.9
   Shacham A, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P53
   Singh A, 2003, CONF PROC INT SYMP C, P194
   Wu J, 1999, IEEE T RELIAB, V48, P247, DOI 10.1109/24.799848
   Xie YY, 2010, DES AUT CON, P657
   Ye Y., 2009, P IEEE INT C 3D SYST, P1
   Ye YY, 2012, ACM J EMERG TECH COM, V8, DOI 10.1145/2093145.2093150
   Zhang W, 2009, PROCEEDINGS OF THE 2009 WRI GLOBAL CONGRESS ON INTELLIGENT SYSTEMS, VOL III, P329, DOI 10.1109/GCIS.2009.110
NR 30
TC 5
Z9 5
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1334
EP 1347
DI 10.1016/j.sysarc.2013.08.017
PN D
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800017
DA 2024-07-18
ER

PT J
AU Liu, YZ
   Niu, JW
   Ma, J
   Wang, WD
AF Liu, Yazhi
   Niu, Jianwei
   Ma, Jian
   Wang, Wendong
TI File downloading oriented Roadside Units deployment for vehicular
   networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE VANETs; File downloading; Roadside unit deployment
ID AD HOC NETWORKS; PLACEMENT; DISSEMINATION; PROTOCOL
AB Vehicular Ad hoc Networks (VANETs) have been recently introduced to provide high-speed Internet access to vehicles by deploying 802.11 enhanced Roadside Units (RSUs) along roads. However, few file downloading oriented RSU deployment strategies have been proposed. In this paper, we propose a new RSU deployment strategy for file downloading in VANETs. The encounters between vehicles and RSUs are modeled as a time continuous homogeneous Markov chain. The optimal inter-meeting time between vehicles and RSUs is analyzed based on the encounter model. Then, the road network is modeled as a weighted undirected graph, and a RSU deployment algorithm is designed based on the depth-first traversal algorithm for edges of a graph. Simulation results show that the proposed RSU deployment algorithm can satisfy the file downloading service requirements with the lowest RSU deployment cost. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Liu, Yazhi] Hebei United Univ, Coll Informat Engn, Tangshan 063000, Peoples R China.
   [Niu, Jianwei] Beihang Univ, State Key Lab Software Dev Environm, Beijing 100191, Peoples R China.
   [Liu, Yazhi; Ma, Jian; Wang, Wendong] Beijing Univ Posts & Telecommun, State Key Lab Networking & Switching Technol, Beijing 100876, Peoples R China.
C3 North China University of Science & Technology; Beihang University;
   Beijing University of Posts & Telecommunications
RP Niu, JW (corresponding author), Beihang Univ, State Key Lab Software Dev Environm, Beijing 100191, Peoples R China.
EM niujianwei@buaa.edu.cn
FU State Key Laboratory of Software Development Environment [BUAA
   SKLSDE-2012ZX-17]; National Natural Science Foundation of China
   [61190125, 61170296, 61271041]; Program for New Century Excellent
   Talents in University [NECT-09-0028]
FX This work was supported by the Research Fund of the State Key Laboratory
   of Software Development Environment under Grant No. BUAA
   SKLSDE-2012ZX-17, the National Natural Science Foundation of China under
   Grant No. 61190125 & 61170296 & 61271041, the Program for New Century
   Excellent Talents in University under Grant No. NECT-09-0028.
CR Abdrabou A, 2011, IEEE J SEL AREA COMM, V29, P129, DOI 10.1109/JSAC.2011.110113
   Alasmary Waleed, 2012, Ad Hoc Networks, V10, P222, DOI 10.1016/j.adhoc.2010.06.006
   Aslam Baber, 2011, 2011 IEEE Consumer Communications and Networking Conference (CCNC 2011), P814, DOI 10.1109/CCNC.2011.5766608
   Aslam B., IEEE S COMP COMM ISC, P423
   Camp T, 2002, WIREL COMMUN MOB COM, V2, P483, DOI 10.1002/wcm.72
   Chang KC, 2007, J SYST ARCHITECT, V53, P833, DOI 10.1016/j.sysarc.2007.02.003
   Chen YS, 2012, COMPUT MATH APPL, V63, P407, DOI 10.1016/j.camwa.2011.07.062
   Fiore M., P 6 INT C MOB AD HOC, P20
   Gañán C, 2013, J NETW COMPUT APPL, V36, P1337, DOI 10.1016/j.jnca.2012.02.006
   Gerla M, 2011, COMPUT NETW, V55, P457, DOI 10.1016/j.comnet.2010.10.015
   Lee J, 2010, LECT NOTES COMPUT SC, V6059, P196
   Li M, 2011, IEEE J SEL AREA COMM, V29, P223, DOI 10.1109/JSAC.2011.110121
   Li P, 2007, IEEE T VEH TECHNOL, V56, P3421, DOI 10.1109/TVT.2007.907230
   Liu K, 2012, TRANSPORT RES C-EMER, V21, P214, DOI 10.1016/j.trc.2011.10.006
   Lochert C., P 5 ACM INT WORKSH V, P56
   Luan T.H., P 8 ANN IEEE COMM SO, P359
   Malandrino F., P 30 ANN JOINT C IEE, P426
   Ott J., P 23 ANN JOINT C IEE, P1
   Phillips S., FINANCIAL TIMES FUTU
   Sun Y., P IEEE INT C COMM IC, P1
   Trullols O, 2010, COMPUT COMMUN, V33, P432, DOI 10.1016/j.comcom.2009.11.021
   Wang YD, 2012, J SYST ARCHITECT, V58, P398, DOI 10.1016/j.sysarc.2012.06.004
   Wu TY, 2012, AD HOC NETW, V10, P212, DOI 10.1016/j.adhoc.2010.07.008
   Zhang L, 2010, IEEE T VEH TECHNOL, V59, P1606, DOI 10.1109/TVT.2009.2038222
   Zhang Y., 2009, ACM SIGMOBILE MOBILE, V13, P1
   Zheng Z., P 28 ANN JOINT C IEE, P2831
   Zheng Z., P 29 ANN JOINT C IEE, P1
NR 27
TC 24
Z9 26
U1 1
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 938
EP 946
DI 10.1016/j.sysarc.2013.04.007
PN B
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AY
UT WOS:000330090200004
DA 2024-07-18
ER

PT J
AU Niazi, MF
   Seceleanu, T
   Tenhunen, H
AF Niazi, Moazzam Fareed
   Seceleanu, Tiberiu
   Tenhunen, Hannu
TI A development and verification framework for the <i>SegBus</i> platform
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Model-based engineering; Domain-specific languages; System emulation;
   Code generation; System-on-chip
ID FLOW
AB We describe the creation of a development framework for a platform-based design approach, in the context of the SegBus platform. The work intends to provide automated procedures for platform build-up and application mapping. The solution is based on a model-based process and heavily employs the UML. We develop a Domain Specific Language to support the platform modeling. An emulator is consequently introduced to allow an as much as possible accurate performance estimation of the solution, at high abstraction levels. Automated execution schedule generation is also featured. The resulting framework is applied to build actual design solutions for a MP3-decoder application. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Niazi, Moazzam Fareed; Tenhunen, Hannu] Turku Ctr Comp Sci, Turku, Finland.
   [Niazi, Moazzam Fareed; Tenhunen, Hannu] Univ Turku, Dept Informat Technol, SF-20500 Turku, Finland.
   [Seceleanu, Tiberiu] ABB Corp Res, Vasteras, Sweden.
   [Seceleanu, Tiberiu] Malardalen Univ, Vasteras, Sweden.
C3 University of Turku; ABB; Malardalen University
RP Niazi, MF (corresponding author), Univ Turku, Dept Informat Technol, SF-20500 Turku, Finland.
EM moazzam.niazi@utu.fi; tiberiu.seceleanu@se.abb.com;
   hannu.tenhunen@utu.fi
OI seceleanu, tiberiu/0000-0003-1996-1234; Tenhunen,
   Hannu/0000-0003-1959-6513
FU Turku Centre for Computer Sciences (TUCS) - Finland; Academy of Finland
   [123518/2008]; DOMES project
FX The present work is supported by the Turku Centre for Computer Sciences
   (TUCS) - Finland and the DOMES project funded by the Academy of Finland,
   Project number 123518/2008.
CR [Anonymous], 2007, INT TECHNOLOGY ROADM
   Ferrari A., 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P2, DOI 10.1109/ICCD.1999.808256
   Gamatié A, 2011, ACM T EMBED COMPUT S, V10, DOI 10.1145/2043662.2043663
   Garlan D., 1993, ADV SOFTWARE ENG KNO, V1
   Gerard S., 2007, ACM SPECL INTEREST G, V4, P1
   Jantsch A, 2003, NETWORKS ON CHIP, P3
   Lahiri K, 2004, IEEE T COMPUT AID D, V23, P952, DOI 10.1109/TCAD.2004.828127
   Latif K, 2008, IEEE INT SOC CONF, P163, DOI 10.1109/SOCC.2008.4641503
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lindroth T, 2006, P INT COMP SOFTW APP, P372
   Niazi M. F., 2012, Proceedings of the 2012 IEEE 36th IEEE Annual Computer Software and Applications Conference Workshops (COMPSACW), P278, DOI 10.1109/COMPSACW.2012.58
   Niazi Moazzam Fareed, 2010, Proceedings 2010 IEEE International SOC Conference (SOCC 2010), P199, DOI 10.1109/SOCC.2010.5784752
   Niazi M. F., 2010, 2010 39th International Conference on Parallel Processing Workshops (ICPPW), P89, DOI 10.1109/ICPPW.2010.24
   Niazi Moazzam Fareed, 2010, Proceedings of the 2010 17th IEEE International Conference and Workshops on Engineering of Computer-Based Systems (ECBS 2010), P268, DOI 10.1109/ECBS.2010.37
   Niazi MF, 2009, IEEE INT SOC CONF, P393, DOI 10.1109/SOCCON.2009.5398012
   Nikolov H, 2008, DES AUT CON, P574
   *OMG, 2003, OCL 2 0 REV SUBM VER
   Park C, 2002, DES AUTOM EMBED SYST, V6, P295, DOI 10.1023/A:1014070804761
   RICCOBENE E, 2004, 3 WORKSH SOFTW MOD E
   Sangiovanni-Vincentelli A, 2001, IEEE DES TEST COMPUT, V18, P23, DOI 10.1109/54.970421
   Schelle Graham, 2006, 2 WORKSH ARCH RES US
   Seceleanu T, 2009, EURASIP J EMBED SYST, DOI 10.1155/2009/867362
   Seceleanu T, 2007, J SYST ARCHITECT, V53, P151, DOI 10.1016/j.sysarc.2006.07.002
   Thompson Mark, 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P9
   Thomson R., 2008, 5 INT UML SOC DES WO
   Vidmantas M., 2009, PERIODICAL INFORM SC, P194
NR 26
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1015
EP 1031
DI 10.1016/j.sysarc.2013.07.005
PN C
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295BA
UT WOS:000330090400002
DA 2024-07-18
ER

PT J
AU Salvadori, C
   Petracca, M
   Madeo, S
   Bocchino, S
   Pagano, P
AF Salvadori, Claudio
   Petracca, Matteo
   Madeo, Simone
   Bocchino, Stefano
   Pagano, Paolo
TI Video streaming applications in wireless camera networks: A change
   detection based approach targeted to 6LoWPAN
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Video surveillance; Multimedia streaming; Wireless camera networks;
   6LoWPAN; Low-complexity; Inter-frame compression; Concealment; JPEG;
   Background subtraction
ID TRANSMISSION
AB Video streaming applications in wireless camera networks composed by low-end devices are attractive for enabling new pervasive high value services. When complying with the 6LoWPAN standard, the reduced amount of available bandwidth imposes the transmission of low resolution images. In this paper we present a low-complexity algorithm based on background subtraction and error resilience techniques aimed at reducing the transmission bandwidth of a video stream of uncompressed images thus permitting a higher frame rate. By means of realistic simulation studies, the performance of the presented algorithm is analyzed against state-of-the-art solutions like JPEG. These results can be considered for designing a next generation of smart cameras suited for 6LoWPAN. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Salvadori, Claudio; Bocchino, Stefano] Consorzio Nazl Interuniv Telecomunicaz, Scuola Super St Anna Res Unit, Pisa, Italy.
   [Petracca, Matteo; Madeo, Simone; Pagano, Paolo] Consorzio Nazl Interuniv Telecomunicaz, Natl Lab Photon Networks, Pisa, Italy.
   [Salvadori, Claudio; Petracca, Matteo; Madeo, Simone; Bocchino, Stefano; Pagano, Paolo] Scuola Super Sant Anna, Real Time Syst Lab, Pisa, Italy.
C3 Scuola Superiore Sant'Anna
RP Petracca, M (corresponding author), Consorzio Nazl Interuniv Telecomunicaz, Natl Lab Photon Networks, Pisa, Italy.
EM c.salvadori@sssup.it; matteo.petracca@cnit.it; simone.madeo@cnit.it;
   s.bocchino@sssup.it; paolo.pagano@cnit.it
RI Petracca, Matteo/I-2497-2016
OI Petracca, Matteo/0000-0002-0893-7493; PAGANO, Paolo/0000-0003-2682-4350;
   Salvadori, Claudio/0000-0003-1363-3379
CR Akyildiz IF, 2007, COMPUT NETW, V51, P921, DOI 10.1016/j.comnet.2006.10.002
   Alessandrelli Daniele, 2012, Wireless Sensor Networks. Proceedings 9th European Conference, EWSN 2012, P196, DOI 10.1007/978-3-642-28169-3_13
   [Anonymous], P 2008 2 ACM IEEE IN
   [Anonymous], 2006, Data Compression: The Complete Reference
   [Anonymous], CVPR
   [Anonymous], P 2008 WORKSH REAL W, DOI DOI 10.1145/1435473.1435480
   [Anonymous], 2007, Tech. Rep. 2007A4919
   Arth C, 2007, 2007 FIRST ACM/IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS, P148
   Chiasserini CF, 2002, 13TH IEEE INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS, VOL 1-5, PROCEEDINGS, P2357, DOI 10.1109/PIMRC.2002.1046566
   Duran-Faundez C, 2011, SIGNAL PROCESS-IMAGE, V26, P466, DOI 10.1016/j.image.2011.07.005
   Hengstler S, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P360, DOI 10.1109/IPSN.2007.4379696
   Hui J., 2011, RFC 6282
   IEEE Computer Society, WIR MED ACC CONTR MA
   Kim E., 2012, 6606 RFC
   Kortuem Gerd, 2010, IEEE Internet Computing, V14, P44, DOI 10.1109/MIC.2009.143
   Latre B., 2006, Journal of Networks, V1, DOI 10.4304/jnw.1.1.20-28
   LEUNG CSK, 1981, IEEE T COMMUN, V29, P1514, DOI 10.1109/TCOM.1981.1094890
   Magli E, 2003, 2003 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOL III, PROCEEDINGS, P585
   Mambrini R., 2011, INT C MOD TECHN ITS
   Martinian E, 2004, IEEE T INFORM THEORY, V50, P2494, DOI 10.1109/TIT.2004.834844
   Melodia T., 2011, RES CHALLENGES WIREL, P233
   Misra S, 2008, IEEE COMMUN SURV TUT, V10, P18, DOI 10.1109/SURV.2008.080404
   Paniga S., 2011, 2011 The 10th IFIP Annual Mediterranean Ad Hoc Networking Workshop (Med-Hoc-Net 2011), P165, DOI 10.1109/Med-Hoc-Net.2011.5970484
   Park TR, 2005, ELECTRON LETT, V41, P1017, DOI 10.1049/el:20051662
   Petracca M, 2011, IEEE SYMP COMP COMMU
   RAHIMI M, 2005, P 3 INT C EMB NETW S, P192, DOI DOI 10.1145/1098918.1098939
   Rasheed Z, 2011, DISTRIBUTED VIDEO SENSOR NETWORKS, P439, DOI 10.1007/978-0-85729-127-1_29
   Rinner B, 2009, MULTI-CAMERA NETWORKS: PRINCIPLES AND APPLICATIONS, P483, DOI 10.1016/B978-0-12-374633-7.00020-3
   Salvadori C., 2012, 2012 2nd Baltic Congress on Future Internet Communications (BCFIC), P8, DOI 10.1109/BCFIC.2012.6217972
   Salvadori C., 2012, ON BOARD IMAGE PROCE
   Seno B.D., 2011, IPERMOB PROJ FIN WOR
   Tavli B., 2011, MULTIMED TOOLS APPL, V60, P1
   Valera M, 2005, IEE P-VIS IMAGE SIGN, V152, P192, DOI 10.1049/ip-vis:20041147
   Wang W, 2008, IEEE T MULTIMEDIA, V10, P1169, DOI 10.1109/TMM.2008.2001354
   Zhai F, 2004, IEEE IMAGE PROC, P2531
   Zuo H, 2008, 2008 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS SYMPOSIA, PROCEEDINGS, P485, DOI 10.1109/ICESS.Symposia.2008.60
NR 36
TC 10
Z9 11
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 859
EP 869
DI 10.1016/j.sysarc.2013.05.009
PN A
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AW
UT WOS:000330090000006
DA 2024-07-18
ER

PT J
AU Bohn, M
   Schneider, J
   Eltges, C
AF Bohn, Michael
   Schneider, Joern
   Eltges, Christian
TI SimTrOS: A heterogenous abstraction level simulator for multicore
   synchronization in real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; Operating system; Simulator; Multicore; Abstraction;
   Synchronization
AB To provide a common ground for the comparison of real-time multicore synchronization protocols we developed a framework that supports heterogenous levels of abstraction for simulated functionality and simulated timing. Our intention is to make the simulator available to the real-time research community and industrial users. For the latter we initially focus on automotive real-time systems. This paper describes the simulation framework and the novel idea of heterogenous abstraction levels that lies at the heart of its design. Notwithstanding the clear focus, we believe that the simulator itself as well as the concept of heterogenous abstraction levels can be useful in a significantly broader way. (C) 2013 Published by Elsevier B.V.
C1 [Bohn, Michael; Schneider, Joern; Eltges, Christian] Trier Univ Appl Sci, Dept Comp Sci, Trier, Germany.
RP Bohn, M (corresponding author), Trier Univ Appl Sci, Dept Comp Sci, Trier, Germany.
EM m.bohn@fh-trier.de; j.schneider@fh-trier.de; c.eltges@fh-trier.de
OI Schneider, Jorn/0000-0001-8452-9216
FU German Federal Ministry of Education and Research [17N1309]
FX This work was partly supported by the German Federal Ministry of
   Education and Research (reference No. 17N1309)
CR [Anonymous], 2009, AUTOSAR RELEASE 4 0
   Block A, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P47, DOI 10.1109/RTCSA.2007.8
   Brandenburg BB, 2008, LECT NOTES COMPUT SC, V5401, P105, DOI 10.1007/978-3-540-92221-6_9
   Calandrino JM, 2006, REAL TIM SYST SYMP P, P111, DOI 10.1109/RTSS.2006.27
   Gai P, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P73, DOI 10.1109/REAL.2001.990598
   Holenderski Mike, 2010, PROCEEDINGS OF THE F
   Kraft J., 2009, TECHNICAL REPORT
   Lakshmanan K, 2009, REAL TIM SYST SYMP P, P469, DOI 10.1109/RTSS.2009.51
   Palopoli L, 2001, ACM SIGPLAN NOTICES, V36, P73, DOI 10.1145/384196.384209
   Rajkumar R., 1988, Proceedings. Real-Time Systems Symposium (IEEE Cat. No.88CH2618-7), P259, DOI 10.1109/REAL.1988.51121
   Schneider J, 2010, LECT NOTES COMPUT SC, V6416, P483, DOI 10.1007/978-3-642-16561-0_44
   Schneider Jorn, 2010, PROCEEDINGS WORK IN
   Schneider Jorn, 2011, WATERS 2011 IN CONJU
   Schneider Jorn, 2012, 19TH 1SPE INTERNATIO
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
NR 16
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2013
VL 59
IS 6
SI SI
BP 297
EP 306
DI 10.1016/j.sysarc.2013.02.002
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 172UL
UT WOS:000321030300003
DA 2024-07-18
ER

PT J
AU Daneshtalab, M
   Ebrahimi, M
   Liljeberg, P
   Plosila, J
   Tenhunen, H
AF Daneshtalab, Masoud
   Ebrahimi, Masoumeh
   Liljeberg, Pasi
   Plosila, Juha
   Tenhunen, Hannu
TI A systematic reordering mechanism for on-chip networks using efficient
   congestion-aware method
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip; Congestion-aware scheduler; Adaptive arbitration
ID INTERCONNECT; DESIGN; PERFORMANCE; ROUTER; MODEL
AB In-order delivery is a critical issue of memory parallelism in network-based MPSoCs where multiple memories can be accessed simultaneously. In addition to the in-order delivery, network congestion is another subtle point that required to be taken into account for such architectures. Therefore, a congestion-aware method is necessitated to deal with the network congestion while coping with the ordering of transactions. In this paper, we present a streamlined method, named Global Load Balancing (GLB), in order to reduce the network congestion. The ideas behind the GLB method are twofold. The first idea is to use the global congestion information as a metric for arbitration in routers to reduce the congestion level of highly congested areas. The second idea is to use an adaptive scheduler in network interfaces based on the global congestion information to avoid additional traffic to congested areas. Experimental results with synthetic test cases demonstrate that the on-chip network utilizing the GLB method considerably outperforms a conventional on-chip network. (c) 2012 Elsevier B.V. All rights reserved.
C1 [Daneshtalab, Masoud] Univ Turku, Dept Informat Technol, SF-20500 Turku, Finland.
C3 University of Turku
RP Daneshtalab, M (corresponding author), Univ Turku, Dept Informat Technol, SF-20500 Turku, Finland.
EM masdan@utu.fi
OI Plosila, Juha/0000-0003-4018-5495; Daneshtalab,
   Masoud/0000-0001-6289-1521; Tenhunen, Hannu/0000-0003-1959-6513
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   [Anonymous], AMBA AXI PROT SPEC
   Ascia G, 2008, IEEE T COMPUT, V57, P809, DOI [10.1109/TC.2008.38, 10.1109/TC.2007.38]
   BADR HG, 1989, IEEE T COMPUT, V38, P1362, DOI 10.1109/12.35831
   Benini L., 2002, NETWORKS CHIPS NEW S
   Bertozzi D., 2004, IEEE Circuits and Systems Magazine, V4, P18, DOI 10.1109/MCAS.2004.1330747
   Buzzard G., 1995, P HOT INT
   Callahan T., 1995, P ISCA
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Daneshtalab M, 2012, J LOW POWER ELECTRON, V8, P11, DOI 10.1166/jolpe.2012.1165
   Daneshtalab M, 2012, IEEE T COMPUT AID D, V31, P146, DOI 10.1109/TCAD.2011.2160348
   Daneshtalab M, 2011, J SYST ARCHITECT, V57, P109, DOI 10.1016/j.sysarc.2010.08.002
   Daneshtalab M, 2010, IEEE COMP SOC ANN, P92, DOI 10.1109/ISVLSI.2010.76
   Das R, 2009, INT S HIGH PERF COMP, P175, DOI 10.1109/HPCA.2009.4798252
   Duato J., 2002, INTERCONNECTION NETW
   Ebrahimi M., 2012, P 6 ACM IEEE INT S N
   Ebrahimi M, 2012, DES AUT TEST EUROPE, P320
   Gratz Paul, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P203, DOI 10.1109/HPCA.2008.4658640
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Kwon WC, 2008, DES AUT CON, P447
   Kwon WC, 2009, DES AUT TEST EUROPE, P1058
   Lee SE, 2008, LECT NOTES COMPUT SC, V4934, P247
   Li F, 2006, CONF PROC INT SYMP C, P130, DOI 10.1145/1150019.1136497
   Li M, 2006, DES AUT CON, P849, DOI 10.1109/DAC.2006.229242
   Liang J, 2000, 2000 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P37, DOI 10.1109/PACT.2000.888329
   Loh GH, 2008, CONF PROC INT SYMP C, P453, DOI 10.1109/ISCA.2008.15
   Lotfi-Kamran P, 2008, DES AUT TEST EUROPE, P1212
   Murali S, 2006, IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, P158
   Neishaburi MH, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P511
   Owens JD, 2007, IEEE MICRO, V27, P96, DOI 10.1109/MM.2007.4378787
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   Radulescu A., 2005, P IEEE TCAD, V24
   Singh A, 2003, CONF PROC INT SYMP C, P194
   Singh A., 2004, IEEE COMPUT ARCHIT L, V3, P2
   Tedesco L.P., 2010, IMPLEMENTATION EVALU
   Towles B., 2001, P DAC
   Wu D, 2006, ASIA S PACIF DES AUT, P36, DOI 10.1109/ASPDAC.2006.1594642
   Wu-Chang Feng, 1997, Conference Proceedings of the 1997 International Conference on Supercompting, P132, DOI 10.1145/263580.263616
   Xu Y, 2007, ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, P890, DOI 10.1109/ICASIC.2007.4415774
   Zeferino C. A., 2004, P DATE 04, P1530
NR 40
TC 6
Z9 6
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR-MAY
PY 2013
VL 59
IS 4-5
SI SI
BP 213
EP 222
DI 10.1016/j.sysarc.2012.01.002
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 162VK
UT WOS:000320293900003
DA 2024-07-18
ER

PT J
AU Lin, J
   Cheng, AMK
AF Lin, Jian (Denny)
   Cheng, Albert M. K.
TI Energy reduction for scheduling a set of multiple feasible interval jobs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Power-aware computing; Multiple feasible interval jobs; Real-time
   scheduling; Dynamic voltage scaling; Leakage-aware scheduling
AB Time-critical jobs in many real-time applications have more than one feasible interval. Such jobs can be executed in any of their feasible intervals. Given a schedulable set of multiple feasible interval (MFI) jobs, energy can be saved by carefully selecting the executing interval for each job. In this paper, we explore the energy minimization problem for real-time systems in which jobs have more than one feasible interval. The static and dynamic energy management schemes are both investigated to minimize the energy consumption while preserving the system's feasibility. Focusing on EDF scheduling algorithm, we first study reducing the dynamic power consumption of a single CPU. We show that the static optimal speed assignment problem is NP-Hard and propose a simulated annealing (SA) based approach to solve it. Then, we develop several on-line greedy algorithms to exploit run-time slack by reselecting a job's executing interval on-the-fly. In addition, a leakage-aware version is discussed to improve the overall energy efficiency. Simulation results show that all proposed schemes achieve significant improvements of energy efficiency while the system remains schedulable. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Lin, Jian (Denny); Cheng, Albert M. K.] Univ Houston, Dept Comp Sci, Houston, TX 77204 USA.
C3 University of Houston System; University of Houston
RP Lin, J (corresponding author), Univ Houston, Dept Comp Sci, Houston, TX 77204 USA.
EM jlin6@cs.uh.edu; cheng@cs.uh.edu
OI Cheng, Albert M. K./0000-0003-2134-3056
FU National Science Foundation [0720856]; Division Of Computer and Network
   Systems; Direct For Computer & Info Scie & Enginr [0720856] Funding
   Source: National Science Foundation
FX Supported in part by the National Science Foundation under Award No.
   0720856.
CR ALENAWY TA, 2005, REAL TIM SYST S
   [Anonymous], IEEE REAL TIM SYST S
   [Anonymous], IEEE REAL TIM SYST S
   AYDIN H, 2001, IEEE ER C REAL TIM S
   AYDIN H, 1999, IEEE REAL TIM SYST S
   Chen JJ, 2006, REAL-TIME SYST, V34, P155, DOI 10.1007/s11241-006-8198-4
   CHEN JJ, 2005, IEEE REAL TIM SYST S
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Gaujal B, 2007, REAL-TIME SYST, V37, P77, DOI 10.1007/s11241-007-9029-y
   HAMDAOUI M, 1995, IEEE T COMPUT, V44, P1443, DOI 10.1109/12.477249
   IRANI S, 2003, ACM S DISCR ALG ISDA
   *ITRS, INT SEMATECH
   KIM W, 2002, DESIGN AUTOMATION TE
   LEE CH, 2004, IEEE REAL TIM SYST S
   LIN J, 2006, IEEE INT C EMB REAL
   LIN J, 2009, IEEE INT C EMB REAL
   LIU JWS, 1991, IEEE T COMPUTERS
   MARTIN S, 2002, INT C COMP AID DES I
   NIU L, 2004, ACM INT C COMP ARCH
   NIU L, 2005, IEEE REAL TIM SYST S
   Russell S., 2016, Artificial intelligence a modern approach
   RUSU C, 2003, ACM T EMBEDDED COMPU
   SHIH CS, 2004, IEEE INT C EMB REAL
   SHIH WK, 1995, IEEE T COMPUTERS
   SPURI M, 1995, THESIS SCUOLA SUPERI
   YAO F, 1995, ANN S FDN COMP SCI A
   ZHONG X, 2007, IEEE T COMPUTERS
NR 27
TC 3
Z9 3
U1 2
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2011
VL 57
IS 6
SI SI
BP 663
EP 673
DI 10.1016/j.sysarc.2010.04.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 780FU
UT WOS:000291840700009
DA 2024-07-18
ER

PT J
AU Hung, SH
   Tu, CH
   Yang, WL
AF Hung, Shih-Hao
   Tu, Chia-Heng
   Yang, Wen-Long
TI A portable, efficient inter-core communication scheme for embedded
   multicore platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multicore programming; Inter-core communication; Message-passing;
   Embedded systems; Heterogeneous multicore platforms
ID ARCHITECTURE; NETWORK
AB Multicore processor designs have become increasingly popular for embedded applications in recent years, but diversified inter-core communication mechanisms have led to the difficulties in software development, integration and migration. A unified, portable, and efficient inter-core communication mechanism would have helped reduce these difficulties significantly, but such a solution did not exist today. We proposed a scheme called MSG, which provides users with a set of essential message-passing programming interfaces adopted from MP! and MCAPI, including blocking and non-blocking point-to-point communications, one-sided communications, and collective operations. We experimented and evaluated our design methodology with case studies on two heterogeneous multicore platforms: IBM CELL and ITRI PAC DUO. On the CELL platform, our MSG library fitted in the 256 KB local memory on each individual processor core and outperformed two existing communication libraries, DaCS and CML. On the second case study, we were able to port MSG onto the PAC DUO platform within two weeks upon receiving the platform. With a systematic approach, we showed how optimizations could be done to improve the performance of the MSG libraries. Hopefully, our experiences help the design and development of communication libraries for existing and future multicore platforms. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Hung, Shih-Hao; Tu, Chia-Heng] Natl Taiwan Univ, Grad Inst Networking & Multimedia, Taipei 106, Taiwan.
   [Hung, Shih-Hao; Yang, Wen-Long] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
C3 National Taiwan University; National Taiwan University
RP Tu, CH (corresponding author), Natl Taiwan Univ, Grad Inst Networking & Multimedia, Taipei 106, Taiwan.
EM hungsh@csie.ntu.edu.tw; d94944008@csie.ntu.edu.tw;
   r96922116@csie.ntu.edu.tw
OI HUNG, SHIH-HAO/0000-0003-2043-2663
FU National Science Council [99-2220-E-002-026, 99-2220-E-002-028];
   Ministry of Economic Affairs (MOEA) [98-EC-17-A-01-S1-034]
FX This research was supported in part by Grants from the National Science
   Council (99-2220-E-002-026) and (99-2220-E-002-028), and a Grant from
   Ministry of Economic Affairs (MOEA) supported research project
   (98-EC-17-A-01-S1-034).
CR [Anonymous], 2008, DAT COMM SYNCHR LIB
   [Anonymous], 2008, MULT COMM API SPEC
   [Anonymous], 2008, SDK 3 1 PROGR GUID
   [Anonymous], 16 IEEE REAL TIM EMB
   CHANG DC, J SIGNAL PROCE UNPUB
   Chen T, 2007, IBM J RES DEV, V51, P559, DOI 10.1147/rd.515.0559
   Dagum L, 1998, IEEE COMPUT SCI ENG, V5, P46, DOI 10.1109/99.660313
   FLYNN MJ, 1972, IEEE T COMPUT, VC 21, P948, DOI 10.1109/TC.1972.5009071
   Gabriel E, 2004, LECT NOTES COMPUT SC, V3241, P97
   Geer D, 2005, COMPUTER, V38, P11, DOI 10.1109/MC.2005.160
   Ghasemzadeh H, 2009, DES AUT TEST EUROPE, P358
   Gropp W, 1996, PARALLEL COMPUT, V22, P789, DOI 10.1016/0167-8191(96)00024-5
   Holt J, 2009, IEEE MICRO, V29, P40, DOI 10.1109/MM.2009.48
   *IBM, IBM ROADR HARDW SOFT
   IBM, 2008, ACC LIB FRAM PROGR G
   *IBM REDB, 2008, PROGR CELL BROADB EN
   Jara-Berrocal A, 2009, DES AUT TEST EUROPE, P268
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Kistler M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.49
   LI K, 1989, ACM T COMPUT SYST, V7, P321, DOI 10.1145/75104.75105
   Lin YH, 2009, IEEE INT CONF EMBED, P69, DOI 10.1109/RTCSA.2009.14
   PAKIN S, 2008, P IEEE INT S PAR DIS, P1
   Sander O, 2009, DES AUT TEST EUROPE, P178
   Velamati MK, 2007, LECT NOTES COMPUT SC, V4873, P488
   WANG Y, 2010, 16 IEEE REAL TIM EMB, P195
   Zhe-Mao Hsu, 2009, Proceedings of the 2009 Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing. IIH-MSP 2009, P406, DOI 10.1109/IIH-MSP.2009.86
NR 26
TC 7
Z9 8
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2011
VL 57
IS 2
BP 193
EP 205
DI 10.1016/j.sysarc.2010.11.003
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 728QT
UT WOS:000287889900002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Tomasi, M
   Barranco, F
   Vanegas, M
   Díaz, J
   Ros, E
AF Tomasi, M.
   Barranco, F.
   Vanegas, M.
   Diaz, J.
   Ros, E.
TI Fine grain pipeline architecture for high performance phase-based
   optical flow computation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Optical flow; Embedded and real-time systems; FPGA
ID IMPLEMENTATION; SYSTEM
AB Accurate motion analysis of real life sequences is a very active research field due to its multiple potential applications. Currently, new technologies offer us very fast and accurate sensors that provide a huge quantity of data per second. Processing these data streams is very expensive (in terms of computing power) for general purpose processors and therefore, is beyond processing capabilities of most current embedded devices. In this work, we present a specific hardware architecture that implements a robust optical flow algorithm able to process input video sequences at a high frame rate and high resolution, up to 160 fps for VGA images. We describe a superpipelined datapath of more than 85 stages (some of them configured with superscalar units able to process several data in parallel). Therefore, we have designed an intensive parallel processing engine. System speed (frames per second) produces fine optical flow estimations (by constraining the actual motion ranges between consecutive frames) and the phase-based method confers the system robustness to image noise or illumination changes. In this work, we analyze the architecture of different frame rates and input image noise levels. We compare the results with other approaches in the state of the art and validate our implementation using several hardware platforms. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Tomasi, M.; Barranco, F.; Vanegas, M.; Diaz, J.; Ros, E.] Univ Granada, Dept ATC ETSI Informat & Telecomunicac, E-18071 Granada, Spain.
   [Vanegas, M.] Univ Pontificia, Grp Microelect, Medellin, Colombia.
C3 University of Granada; Universidad Pontificia Bolivariana
RP Tomasi, M (corresponding author), Univ Granada, Dept Comp Architecture & Technol, E-18071 Granada, Spain.
EM mtomasi@atc.ugr.es
RI Barranco, Francisco/B-7314-2012; Diaz, Javier/C-2387-2012; Barranco,
   Francisco/B-7314-2012; Ros, Eduardo/B-1107-2012
OI Barranco, Francisco/0000-0002-3721-0170; Diaz,
   Javier/0000-0002-1849-8068; Barranco, Francisco/0000-0003-1157-7596;
   Ros, Eduardo/0000-0001-6613-5256; Vanegas, Mauricio/0000-0002-1370-2437
FU EU [IST-016276-2]; Spanish Grants DINAM-VISION [DPI2007-61683];
   Andalusia regional projects [P06-TIC-02007, TIC-3873]; Programme Alssan;
   European Union [E06D101749CO]
FX This work was supported by the EU research project DRIVSCO
   (IST-016276-2) and the Spanish Grants DINAM-VISION (DPI2007-61683) and
   Andalusia regional projects (P06-TIC-02007 and TIC-3873) and the
   Programme Alssan, the European Union Programme of High Level
   Scholarships for Latin America, scholarship No. E06D101749CO. We also
   thanks to the DRIVSCO project members for their fruitful discussions and
   especially to Karl Pauwels and Silvio Sabatini for the optical flow
   source code and model support. Thanks to Jarno Ralli for his support on
   cross-validation with variational methods.
CR Anguita M, 2009, IEEE T CIRC SYST VID, V19, P1475, DOI 10.1109/TCSVT.2009.2026821
   [Anonymous], INT C COMP VIS THEOR
   [Anonymous], 2004, ECCV (4), DOI [10.1007/978-3-540-24673-2_3, DOI 10.1007/978-3-540-24673-2_3]
   BARRANCO F, 2009, 9 JORN COMP REC APL
   Barranco F, 2009, IEEE T SYST MAN CY B, V39, P752, DOI 10.1109/TSMCB.2008.2009067
   BARRON JL, 1994, INT J COMPUT VISION, V12, P43, DOI 10.1007/BF01420984
   BARRONZAMBRANO JH, 2008, RECONFIG 08, P49
   Beauchemin SS, 1995, ACM COMPUT SURV, V27, P433, DOI 10.1145/212094.212141
   BOTELLA G, 2009, VERY LARGE SCALE INT, P1
   Bruhn A, 2006, INT J COMPUT VISION, V70, P257, DOI 10.1007/s11263-006-6616-7
   Correia MV, 2002, INT C PATT RECOG, P247, DOI 10.1109/ICPR.2002.1047443
   Díaz J, 2006, IEEE T CIRC SYST VID, V16, P274, DOI 10.1109/TCSVT.2005.861947
   Díaz J, 2008, COMPUT VIS IMAGE UND, V112, P262, DOI 10.1016/j.cviu.2008.05.006
   Díaz J, 2007, IEEE T IMAGE PROCESS, V16, P280, DOI 10.1109/TIP.2006.884931
   FLEET DJ, 1993, IEEE T PATTERN ANAL, V15, P1253, DOI 10.1109/34.250844
   FREEMAN WT, 1991, IEEE T PATTERN ANAL, V13, P891, DOI 10.1109/34.93808
   Gautama T, 2002, IEEE T NEURAL NETWOR, V13, P1127, DOI 10.1109/TNN.2002.1031944
   HORN BKP, 1981, ARTIF INTELL, V17, P185, DOI 10.1016/0004-3702(81)90024-2
   Lim S, 2005, IEEE T IMAGE PROCESS, V14, P1074, DOI 10.1109/TIP.2005.851688
   Lucas B., 1981, P INT JOINT C ART IN, P674, DOI DOI 10.1364/J0SAA.19.002142
   Martín JL, 2005, COMPUT VIS IMAGE UND, V98, P462, DOI 10.1016/j.cviu.2004.10.002
   Mourant RR, 2007, DISPLAYS, V28, P145, DOI 10.1016/j.displa.2007.04.011
   Nestares O, 1998, J ELECTRON IMAGING, V7, P166, DOI 10.1117/1.482638
   Niitsuma H, 2005, LECT NOTES COMPUT SC, V3617, P287, DOI 10.1007/11553595_35
   PAUWELS K, 2008, CVPR WORKSH COMP VIS
   PAUWELS K, 2008, THESIS KU LEUVEN
   Sabatini SP, 2010, COMPUT VIS IMAGE UND, V114, P681, DOI 10.1016/j.cviu.2010.03.008
   SOSA JC, 2006, IEEE INT C REC COMP, P1
   Tella V, 2008, J BIOMECH, V41, P86, DOI 10.1016/j.jbiomech.2007.07.012
   TOMASI M, 2009, 9 JORN COMP REC APL
   VALLINO J, 1996, DATACUBE MV200 IMAGE
   Valls J, 2002, J VLSI SIG PROC SYST, V32, P207, DOI 10.1023/A:1020205217934
   Vanegas M, 2010, J SYST ARCHITECT, V56, P442, DOI 10.1016/j.sysarc.2010.05.007
   Wei ZY, 2008, INT J RECONFIGURABLE, V2008, DOI 10.1155/2008/636145
   2010, HANDEL C MANUAL REFE
NR 35
TC 7
Z9 7
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2010
VL 56
IS 11
SI SI
BP 577
EP 587
DI 10.1016/j.sysarc.2010.07.012
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 693HL
UT WOS:000285215100004
DA 2024-07-18
ER

PT J
AU Seo, YH
   Choi, HJ
   Yoo, JS
   Kim, DW
AF Seo, Young-Ho
   Choi, Hyun-Jun
   Yoo, Ji-Sang
   Kim, Dong-Wook
TI An architecture of a high-speed digital hologram generator based on FPGA
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE CGH; Digital hologram; FPGA; Hardware; Real-time
AB In this paper, a hardware architecture to generate a computer-generated hologram (CGH) in a real-time is proposed and implemented in FPGAs. The algorithm that generates digital hologram is reinterpreted and rearranged for higher operation speed. In order to optimize the hardware architecture and performance, the precision is analyzed using fixed-point simulation. The bit-width inside the hardware is obtained by numerical and visual precision analysis. The structure of the basic calculational unit (CGH Cell), an arrangement of these cells (CGH Kernel) to calculate a row of a hologram, and a processor (CGH Processor) with the kernels to perform the modified CGH algorithm are proposed.
   The proposed processor was implemented with Xilinx XC2VP70 FPGAs. A 1408 x 1050 sized hologram for a 3D object consisting of 10,000 light sources can be generated in 0.0093 [s] at the operating frequency of 285 MHz. Our architecture showed 37.32% and 87.32% higher speed than the best previous work when 1408 cells and 5632 cells are used, respectively. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Seo, Young-Ho] Kwangwoon Univ, Coll Liberal Arts, Seoul 139701, South Korea.
C3 Kwangwoon University
RP Seo, YH (corresponding author), Kwangwoon Univ, Coll Liberal Arts, 447-1,Welgye 1Dong, Seoul 139701, South Korea.
EM yhseo@kw.ac.kr
FU Seoul RBD Program [NT080528]
FX This work was supported by the Seoul Development Institute funded by the
   Seoul R&BD (NT080528) Program.
CR Ahrenberg L, 2006, OPT EXPRESS, V14, P7636, DOI 10.1364/OE.14.007636
   BROWN BR, 1966, APPL OPTICS, V5, P967, DOI 10.1364/AO.5.000967
   Cohen B., 1999, VHDL Coding Styles and Methodologies
   Goodman Joseph W., 2005, Introduction to Fourier Optics
   Hariharan P., 2002, BASICS HOLOGRAPHY
   JORDAN JA, 1970, APPL OPTICS, V9, P1883, DOI 10.1364/AO.9.001883
   LEE WH, 1974, APPL OPTICS, V13, P1677, DOI 10.1364/AO.13.001677
   Lucente M., 1993, Journal of Electronic Imaging, V2, P28, DOI 10.1117/12.133376
   Masuda N., 2006, Optics Express, V14
   MOTOKI T, 1995, P IEEE, V83, P1009, DOI 10.1109/5.390119
   Parhami B., 2000, Computer Arithmetic: Algorithms and Hardware Designs
   RANSOM PL, 1974, APPL OPTICS, V13, P2765, DOI 10.1364/AO.13.002765
   REN B, 2004, DES AUT TEST EUR C E, V3, P280
   Shimobaba T, 2005, OPT EXPRESS, V13, P4196, DOI 10.1364/OPEX.13.004196
   Shimobaba T, 2001, COMPUT PHYS COMMUN, V138, P44, DOI 10.1016/S0010-4655(01)00189-8
   TO T, 2005, OPT EXPRESS, V13
   [No title captured]
NR 17
TC 18
Z9 18
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2010
VL 56
IS 1
BP 27
EP 37
DI 10.1016/j.sysarc.2009.11.001
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 558YF
UT WOS:000274784100003
DA 2024-07-18
ER

PT J
AU Derin, O
   Ferrante, A
   Taddeo, AV
AF Derin, Onur
   Ferrante, Alberto
   Taddeo, Antonio Vincenzo
TI Coordinated management of hardware and software self-adaptivity
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Aether-Morpheus Workshop 2007
CY OCT 08-09, 2007
CL Paris, FRANCE
DE Self-adaptivity; Reconfigurable; Autonomic; Goal; Architecture; Model;
   Application; Hardware; Software; Run-time environment
ID QUALITY-OF-SERVICE; ADAPTATION; SYSTEMS
AB Self-adaptivity is the capability of a system to adapt itself dynamically to achieve its goals. Self-adaptive systems will be widely used in the future both to efficiently use system resources and to ease the management of complex systems. The frameworks for self-adaptivity developed so far usually concentrate either on self-adaptive software or on self-adaptive hardware, but not both.
   In this paper, we propose a model of self-adaptive systems and we describe how to manage self-adaptivity at all levels (both hardware and software) by means of a decentralized control algorithm. The key advantage of decentralized control is in the simplicity of the local controllers. Simulation results are provided to show the main characteristics of the model and to discuss it. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Derin, Onur; Ferrante, Alberto; Taddeo, Antonio Vincenzo] Univ Lugano, Fac Informat, ALaRI, CH-6904 Lugano, Switzerland.
C3 Universita della Svizzera Italiana
RP Ferrante, A (corresponding author), Univ Lugano, Fac Informat, ALaRI, Via G Buffi 13, CH-6904 Lugano, Switzerland.
EM derino@alari.ch; ferrante@alari.ch; taddeo@alari.ch
OI Ferrante, Alberto/0000-0001-5235-8766
CR Al-Ali R, 2004, CONCURR COMP-PRACT E, V16, P401, DOI 10.1002/cpe.819
   BALASUBRAMANIAM D, 2004, WOSS 04, P18
   BAOCHUN L, 1998, P 14 INT C ADV SCI T, P29
   BAUER L, 2007, SASO, P344
   Brown G., 2006, ACM 2006 International Workshop on Self-Adaptation and Self-Managing Systems (SEAMS 2006), P23
   CASAS JA, 2007, AHS 07, P592
   FOSTER I, 2000, QUAL SERV 2000 IWQOS, P181
   Garlan D, 2004, COMPUTER, V37, P46, DOI 10.1109/MC.2004.175
   Gjorven E, 2006, LECT NOTES COMPUT SC, V3996, P15
   GOSLING J, 1999, JAVA LANGUAGE ENV
   Hafid A, 1998, MULTIMEDIA SYST, V6, P299, DOI 10.1007/s005300050095
   Hawthorne MatthewJ., 2004, WOSS 04, P75
   Józwiak L, 2006, LECT NOTES COMPUT SC, V3894, P1
   KARSAI G, 2001, IWSAS, P24
   Kephart JO, 2003, COMPUTER, V36, P41, DOI 10.1109/MC.2003.1160055
   Kramer J, 2007, FOSE 2007: FUTURE OF SOFTWARE ENGINEERING, P259, DOI 10.1109/FOSE.2007.19
   Li BC, 1999, IEEE J SEL AREA COMM, V17, P1632, DOI 10.1109/49.790486
   Neema S, 2001, LECT NOTES COMPUT SC, V2614, P39
   Schantz RE, 2006, SOFTWARE PRACT EXPER, V36, P1189, DOI 10.1002/spe.761
   *SYST C OFF, OP SYST C IN
   VAUGHAN F, 2000, P 7 INT DAT ENV IDEA, P5
   Zhang Ji, 2006, P 28 INT C SOFTW ENG, P371
   [No title captured]
NR 23
TC 4
Z9 5
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2009
VL 55
IS 3
SI SI
BP 170
EP 179
DI 10.1016/j.sysarc.2008.07.002
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 433AS
UT WOS:000265176400004
DA 2024-07-18
ER

PT J
AU Silva, ML
   Ferreira, JC
AF Silva, Miguel L.
   Ferreira, Joao Canas
TI Support for partial run-time reconfiguration of platform FPGAs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE run-time reconfiguration; partial reconfiguration; platform FPGA;
   bitstream manipulation; run-time support system
AB Run-time partial reconfiguration of programmable hardware devices can be applied to enhance many applications in high-end embedded systems, particularly those that employ recent platform FPGAs. The effective use of this approach is often hampered by the complexity added to the system development process and by limited tool support. The paper is concerned with several aspects related to the effective exploitation of run-time partial reconfiguration, with particular emphasis on the generation of partial configurations and the run-time utilisation of the reconfigurable resources. The paper presents an approach inspired by the traditional software development: partial configurations are produced by assembling components from a previously created library, thus enabling the embedded application developer to produce the configuration data required for run-time modifications with less effort than is needed with the conventional design flow. A tool that supports this approach is also described. A second set of issues is addressed by a run-time support library that provides facilities for managing the hardware reconfiguration process and the communication with the reconfigured circuits.
   The use of run-time partial reconfiguration requires a high level of system support. The paper describes one possible approach, presenting a demonstration system developed to support the present work and characterising its performance. In order to clarify the advantages of the approach to run-time reconfigiaration discussed in the paper, two small case studies are described, the first on the use of dedicated datapaths for subword operations and the second on two-dimensional pattern-matching for bilevel images. Timing measurements for both cases are included. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Porto, Fac Engn, P-4200465 Oporto, Portugal.
   INESC Porto, P-4200465 Oporto, Portugal.
C3 Universidade do Porto; Universidade do Porto; INESC TEC
RP Silva, ML (corresponding author), Univ Porto, Fac Engn, Rua Dr Roberto Frias S-N, P-4200465 Oporto, Portugal.
EM mlms@fe.up.pt; jcf@fe.up.pt
RI Silva, Miguel/E-6455-2019; ferreira, joao/JJE-8433-2023; Ferreira, Joao
   C./B-9589-2008; Ferreira, Joao/HNP-5121-2023
OI Silva, Miguel/0000-0002-8378-2380; Ferreira, Joao
   C./0000-0001-7471-3888; 
CR [Anonymous], 1999, CORECONNECT BUS ARCH
   *ATM, 2005, 1138HFPSLI605 ATM
   Blodget B, 2004, LECT NOTES COMPUT SC, V3203, P801
   Carvalho E, 2004, SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P10, DOI 10.1145/1016568.1016580
   Diefendorff K, 2000, IEEE MICRO, V20, P85, DOI 10.1109/40.848475
   Dyer M, 2002, LECT NOTES COMPUT SC, V2438, P292
   Guccione SA, 1998, P SOC PHOTO-OPT INS, V3526, P97, DOI 10.1117/12.327023
   Guccione SA, 1999, P SOC PHOTO-OPT INS, V3844, P87, DOI 10.1117/12.359527
   Horta EL, 2002, DES AUT CON, P343, DOI 10.1109/DAC.2002.1012647
   Horta EL, 2002, LECT NOTES COMPUT SC, V2438, P182
   Huebner M, 2004, SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P28
   IHMOR S, 2004, RUNTIME RECONFIGURAB, pA136
   Jenkins Rhys., 1997, European Journal of Development Research, V9, P107
   Marescaux T, 2002, LECT NOTES COMPUT SC, V2438, P795
   Peleg A, 1997, COMMUN ACM, V40, P24, DOI 10.1145/242857.242865
   RAGHAVAN AK, 2002, P 16 INT PAR DISTR P, P192
   Silva ML, 2005, DSD 2005: 8th Euromicro Conference on Digital System Design, Proceedings, P383
   TOSCHER S, 2005, P IPDPS 05, pB172
   Ullmann M., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   UPEGUI A, 2005, WORKSH P 18 INT C AR, P83
   Wirthlin MJ, 1998, IEEE T VLSI SYST, V6, P247, DOI 10.1109/92.678880
   *XIL, 2003, POWERPC PROC REF GUI
   *XIL, 2002, VIRT 2 PRO PLATF FPG
   *XIL, 2004, 290 XIL
   *XIL, 2004, EDK OS LIB REF GUID
   *XIL, 2004, DEV SYST REF GUID
   Xilinx, 2004, MICROBLAZE PROC REF
NR 27
TC 14
Z9 14
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2006
VL 52
IS 12
BP 709
EP 726
DI 10.1016/j.sysarc.2006.04.004
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 114ZV
UT WOS:000242705100001
DA 2024-07-18
ER

PT J
AU Sillitti, A
   Succi, G
   De Panfilis, S
AF Sillitti, Alberto
   Succi, Giancarlo
   De Panfilis, Stefano
TI Managing non-invasive measurement tools
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ACM Workshop on Quantitative Techniques for Software Process
CY OCT 31-NOV 05, 2004
CL Newport Beach, CA
SP ACM
DE non-invasive measurement; metrics collection tools; automated
   installation; agile tools
AB Software measures are of paramount importance to evaluate both processes and products. However, collecting such data requires a large effort and this activity produces benefits only in the long term. For these reasons, companies have to use automated tools able to collect data without affecting both the productivity and the process. This approach is useful to reduce the effort related to the metrics collection but managing the different tools required for a comprehensive acquisition is not an easy task and it requires a considerable effort. This paper presents some tools and techniques for managing large metrics collection projects based on the usage of the PROM metrics collection tool. (C) 2006 Elsevier B.V. All rights reserved.
C1 Free Univ Bozen, Fac Comp Sci, I-39100 Bolzano, Bolzano, Italy.
   Engn Ingn Informat SPA, Res & Dev Lab, I-00185 Rome, Italy.
C3 Free University of Bozen-Bolzano
RP Sillitti, A (corresponding author), Free Univ Bozen, Fac Comp Sci, Piazza Dominicani, I-39100 Bolzano, Bolzano, Italy.
EM Alberto.Sillitti@unibz.it; Giancarlo.Succi@unibz.it; depa@eng.it
RI Succi, Giancarlo/AAZ-2354-2020
OI Succi, Giancarlo/0000-0001-8847-0186
CR CERAVOLO P, 2003, 10 AS PAC SOFTW ENG
   DISNEY A, 1998, 6 INT S FDN SOFTW EN
   Fenton NormanE., 1994, SOFTWARE METRICS RIG
   GIANINI G, 2004, 8 INT C KNOWL BAS IN
   Humphrey W S, 1995, A discipline for software engineering
   JOHNSON PM, 2001, NSF WORKSH NEW VIS S
   JOHNSON PM, 2003, 25 INT C SOFTW ENG P
   JOHNSON PM, 1999, J EMPIRICAL SOFT DEC
   MONATTI PA, 2001, 17 ANN COMP SEC APPL
   SILLITTI A, 2003, EUROMICRO 2003 BEL T
   SILLITTI A, 2004, J SYSTEM ARCHITECTUR, V50
NR 11
TC 11
Z9 11
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2006
VL 52
IS 11
BP 676
EP 683
DI 10.1016/j.sysarc.2006.06.011
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 106WW
UT WOS:000242133700008
DA 2024-07-18
ER

PT J
AU Campobello, G
   Russo, M
AF Campobello, Giuseppe
   Russo, Marco
TI A scalable VLSI speed/area tunable sorting network
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE sorting networks; digital circuits
AB This work presents a novel sorting network based on the "sorting by counting" algorithm. The proposed implementation of the algorithm is very regular. Further, its realization depends on a design parameter, that permits different tradeoffs between speed and area to be chosen. For example, we can fix this parameter to obtain a feasible SN with n inputs and 0(log(n)) elaboration time with a reasonable multiplicative constant. Comparisons with previous works show that under some metrics for a wide range of values of n we obtain the best results. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Messina, Fac Engn, I-98166 Messina, Italy.
   Univ Catania, Dept Phys & Astron, I-95125 Catania, Italy.
   Natl Inst Nucl Phys, Ist Nazl Fis Nucl, Sect Catania, I-95125 Catania, Italy.
C3 University of Messina; University of Catania; Istituto Nazionale di
   Fisica Nucleare (INFN)
RP Campobello, G (corresponding author), Univ Messina, Fac Engn, Contrada Dio, I-98166 Messina, Italy.
EM gcampobello@ai.unime.it; marco.russo@ct.infn.it
OI Russo, Marco/0000-0003-3915-7833
CR AJTAI M, 1983, COMBINATORICA, V3, P1, DOI 10.1007/BF02579338
   [Anonymous], ACM S THEOR COMP MAY
   [Anonymous], WILEY ENCY TELECOMMU
   [Anonymous], 1987, The complexity of Boolean functions
   [Anonymous], INT TECHN ROADM SEM
   Batcher K. E., 1968, P AFIPS SPRING JOINT, P307, DOI [DOI 10.1145/1468075.1468121, 10.1145/1468075. 1468121]
   Blelloch G. E., 1991, SPAA '91. 3rd Annual ACM Symposium on Parallel Algorithms and Architectures, P3, DOI 10.1145/113379.113380
   Chvatal V., 1992, Tech. Rep.
   Grammatikakis MD, 1998, J PARALLEL DISTR COM, V54, P77, DOI 10.1006/jpdc.1998.1483
   Kahale N., 1995, Proceedings of the Twenty-Seventh Annual ACM Symposium on the Theory of Computing, P437, DOI 10.1145/225058.225178
   KATZ RH, 1994, CONTEMPORARY LOGIC D
   Knuth D. E, 1973, ART COMPUTER PROGRAM, V2nd
   KUO CJ, 2001, IEEE INT C MULT EXP, P236
   Leighton T, 1998, SIAM J COMPUT, V27, P1, DOI 10.1137/S0097539794268406
   Leighton T., 1984, Proc. Sixteenth Ann. ACM Symp. Theor. Comput, P71
   Lin R, 1999, IEEE T VLSI SYST, V7, P135, DOI 10.1109/92.748211
   *MATHW, MATLAB SOFTW V 5 1
   Olariu S, 1999, IEEE T PARALL DISTR, V10, P487, DOI 10.1109/71.770195
   Olariu S, 2000, IEEE T COMPUT, V49, P1310, DOI 10.1109/12.895849
   Parhami B., 1995, Conference Record of The Twenty-Ninth Asilomar Conference on Signals, Systems and Computers, V2, P966
   PATERSON MS, 1990, ALGORITHMICA, V5, P75, DOI 10.1007/BF01840378
   REIF JH, 1987, J ACM, V34, P60, DOI 10.1145/7531.7532
   Smith MichaelJohn Sebastian., 1998, APPL SPECIFIC INTEGR
   SWARTZLANDER EE, 1973, IEEE T COMPUT, VC-22, P1021, DOI 10.1109/T-C.1973.223639
NR 24
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2006
VL 52
IS 10
BP 589
EP 602
DI 10.1016/j.sysarc.2006.04.002
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 091IZ
UT WOS:000241021900005
DA 2024-07-18
ER

PT J
AU Rajagopalan, S
   Shen, CC
AF Rajagopalan, Sundaram
   Shen, Chien-Chung
TI ANSI: A swarm intelligence-based unicast routing protocol for hybrid ad
   hoc networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT International Conference on Artificial Intelligence (ICAI 05)
CY JUN 27-30, 2005
CL Las Vegas, NV
SP CSREA, Int Technol Inst, World Acad Sci Informat Technol, HPCwire, GRIDtoday
DE swarm intelligence; MANET; hybrid network; hybrid routing; congestion
   aware routing
AB We present a hybrid routing protocol for both pure and hybrid ad hoc networks which uses the mechanisms of swarm intelligence to select next hops. Our protocol, Ad hoc Networking with Swarm Intelligence (ANSI), is a congestion-aware routing protocol, which, owing to the self-organizing mechanisms of swarm intelligence, is able to collect more information about the local network and make more effective routing decisions than traditional MANET protocols. Once routes are found, ANSI maintains routes along a path from source to destination effectively by using swarm intelligence techniques, and is able to gauge the slow deterioration of a link and restore a path along newer links as and when necessary. ANSI is thus more responsive to topological fluctuations. ANSI is designed to work over hybrid ad hoc networks: ad hoc networks which consist of both lower-capability, mobile wireless devices and higher-capability, wireless devices which may or may not be mobile. In addition, ANSI works with multiple interfaces and with both wired and wireless interfaces.
   Our simulation study compared ANSI with AODV on both hybrid and pure ad hoc network scenarios using both TCP and UDP data flows. The results show that ANSI is able to achieve better results (in terms of packet delivery, number of packets sent, end-to-end delay, and jitter) as compared to AODV in most simulation scenarios. In addition, ANSI achieves this performance with fewer route errors as compared to AODV. Lastly, ANSI is able to perform more consistently, considering the lower variation (measured as the width of the confidence intervals) of the observed values in the results of the experiments. We show that ANSI's performance is aided by both its superior handling of routing information and also its congestion awareness properties, though we see that congestion awareness in ANSI comes at a price. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Delaware, Dept Comp & Informat Sci, DEGAS Networking Grp, Newark, DE 19716 USA.
C3 University of Delaware
RP Rajagopalan, S (corresponding author), Univ Delaware, Dept Comp & Informat Sci, DEGAS Networking Grp, Newark, DE 19716 USA.
EM rajagopa@cis.udel.edu
CR ADJIH C, 2003, UNPUB OPTIMIZED LINK
   [Anonymous], 2003, WIOPT 03 MODELING OP
   [Anonymous], 1999, SWARM INTELLIGENCE F
   Câmara D, 2000, IEEE WCNC, P1232, DOI 10.1109/WCNC.2000.904807
   Caro G., 1997, IRIDIA9712 U LIBR BR
   Di Caro Gianni, 2004, LECT NOTES COMPUTER, V3242
   Dorigo M., 1999, IRIDIA9810 U LIBR BR
   DUCATELLE F, 2005, 2804 IDSIAUSISUPSI D
   FU Z, 2003, INFOCOM APR
   GUNES M, 2001, INT C PAR PROC WORKS
   HAAS ZJ, 2002, IN PRESS ZONE ROUTIN
   HEISSENBTTEL M, 2003, ANTS BASED ROUTING L
   JOHNSON DB, 2002, IN PRESS DYNAMIC SOU
   Perkins C., 1994, ACM SIGCOMM 94 C COM, P234
   PERKINS CE, 2001, UNPUB AD HOC ON DEMA
   Prehofer C, 2005, IEEE COMMUN MAG, V43, P78, DOI 10.1109/MCOM.2005.1470824
   RAJAGOPALAN S, 2005, INT C ART INT ICAI L
   RAMASUBRAMANIAM V, 2003, ACM S MOB ADH NETW C
   ROYER EM, 2001, IEEE INT C COMM JUN
   STERBENZ JP, 2002, SURVIVABLE MOBILE WI
   Stevens W.R., 1994, ADDISON WESLEY PROFE, V1
   WEDDE HF, 2005, GECCO JUN
NR 22
TC 33
Z9 37
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG-SEP
PY 2006
VL 52
IS 8-9
BP 485
EP 504
DI 10.1016/j.sysarc.2006.02.006
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 070VG
UT WOS:000239552900004
DA 2024-07-18
ER

PT J
AU Andrade, D
   Fraguela, BB
   Doallo, R
AF Andrade, D.
   Fraguela, B. B.
   Doallo, R.
TI Analytical modeling of codes with arbitrary data-dependent conditional
   structures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE memory hierarchy; cache behavior; performance prediction; irregular
   access patterns
AB Several analytical models that predict the memory hierarchy behavior of codes with regular access patterns have been developed. These models help understand this behavior and they can be used successfully to guide compilers in the application of locality-related optimizations requiring small computing times. Still, these models suffer from many limitations. The most important of them is their restricted scope of applicability, since real codes exhibit many access patterns they cannot model. The most common source of such kind of accesses is the presence of irregular access patterns because of the presence of either data-dependent conditionals or indirections in the code. This paper extends the Probabilistic Miss Equations (PME) model to be able to cope with codes that include data-dependent conditional structures too. This approach is systematic enough to enable the automatic implementation of the extended model in a compiler framework. Validations show a good degree of accuracy in the predictions despite the irregularity of the access patterns. This opens the possibility of using our model to guide compiler optimizations for this kind of codes. (C) 2005 Elsevier B.V. All rights reserved.
C1 Univ A Coruna, Dept Elect & Sistemas, Fac Informat, La Coruna 15071, Spain.
C3 Universidade da Coruna
RP Fraguela, BB (corresponding author), Univ A Coruna, Dept Elect & Sistemas, Fac Informat, Campus Elvina S-N, La Coruna 15071, Spain.
EM dcanosa@udc.es; basilio@udc.es; doallo@udc.es
RI Fraguela, Basilio B./B-5260-2015; Andrade, Diego/N-4699-2015
OI Fraguela, Basilio B./0000-0002-3438-5960; Andrade,
   Diego/0000-0001-5670-7425
CR Blume W, 1996, COMPUTER, V29, P78, DOI 10.1109/2.546612
   CHATTERJEE S, 2001, P ACM SIGPLAN 01 C P, P286
   Fraguela BB, 2004, PARALLEL COMPUT, V30, P225, DOI 10.1016/j.parco.2003.09.004
   Fraguela BB, 2003, IEEE T COMPUT, V52, P321, DOI 10.1109/TC.2003.1183947
   Ghosh S, 1999, ACM T PROGR LANG SYS, V21, P703, DOI 10.1145/325478.325479
   Ghosh S., 1997, P 1997 ACM INT C SUP, P317
   Harper JS, 1999, IEEE T COMPUT, V48, P1009, DOI 10.1109/12.805152
   McKinley KS, 1999, ACM T COMPUT SYST, V17, P288, DOI 10.1145/329466.329484
   Paek Y, 1998, ACM SIGPLAN NOTICES, V33, P60, DOI 10.1145/277652.277664
   TEMAM O, 1994, P SIGM C MEAS MOD CO, P261
   Uhlig RA, 1997, ACM COMPUT SURV, V29, P128, DOI 10.1145/254180.254184
   Vera X, 2002, FIFTH INTERNATIONAL CONFERENCE ON ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PROCEEDINGS, P396, DOI 10.1109/ICAPP.2002.1173608
   Vera X, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P175
   Wolf M. E., 1991, SIGPLAN Notices, V26, P30, DOI 10.1145/113446.113449
   ZAGHA M, 1996, P SUP 96 C, P17
NR 15
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2006
VL 52
IS 7
BP 394
EP 410
DI 10.1016/j.sysarc.2005.04.004
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 053LU
UT WOS:000238307400002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Rezaei, M
   Kavi, KM
AF Rezaei, M
   Kavi, KM
TI Intelligent memory manager: Reducing cache pollution due to memory
   management functions
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE memory management; memory latency; intelligent memories; address ordered
   binary tree; segregated free lists
ID DRAM
AB In this work, we show that data-intensive and frequently-used service functions such as memory allocation and deallocation entangle with application's working set and become a major cause for cache misses. We present our technique that transfers the allocation and de-allocation functions' executions from main CPU to a separate processor residing on chip with DRAM (Intelligent Memory Manager). The results manifested in the paper state that, 60% of the cache misses caused by the service functions are eliminated when using our technique. We believe that cache performance of applications in computer system is poor due to their indulgence for the service functions. (c) 2005 Elsevier B.V. All rights reserved.
C1 Univ N Texas, Dept Comp Sci & Engn, Denton, TX 76203 USA.
C3 University of North Texas System; University of North Texas Denton
RP Univ N Texas, Dept Comp Sci & Engn, POB 311366, Denton, TX 76203 USA.
EM mehran@acm.org; kavi@cs.unt.edu
CR Abdullahi SE, 1998, ACM COMPUT SURV, V30, P330, DOI 10.1145/292469.292471
   Agarwal A., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P104, DOI 10.1109/ISCA.1990.134498
   [Anonymous], 1997, ART COMPUTER PROGRAM
   BERGER ED, 2001, P 2001 ACM SIGPLAN C, P114
   BOYEDMERRIT R, 1997, EETIMES
   CHEN TF, 1995, IEEE T COMPUT, V44, P609, DOI 10.1109/12.381947
   CROWLEY C, 1997, OPERATING SYSTEM DES
   Cuppu V, 2001, IEEE T COMPUT, V50, P1133, DOI 10.1109/12.966491
   EUSTANCE A, 1994, TN44 W RES LAB
   Hennessy J., 2017, Computer Architecture, Sixth Edition: A Quantitative Approach, V6th
   Henning JL, 2000, COMPUTER, V33, P28, DOI 10.1109/2.869367
   Itoh K, 1997, IEEE J SOLID-ST CIRC, V32, P624, DOI 10.1109/4.568820
   JONHNSTOME MS, 1998, P ISMM 1998 OCT, P26
   KAVI KM, 2000, P 8 INT C ADV COMP C, P87
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
   KNOWLTON KC, 1965, COMMUN ACM, V8, P623, DOI 10.1145/365628.365655
   Lea D., MEMORY ALLOCATOR
   LU B, 15 DEC 2000 DALL CHA
   Luk Chi-Keung, 1996, P 7 INT C ARCH SUPP, P222, DOI [DOI 10.1145/248209.237190, DOI 10.1145/237090.237190]
   LUK CK, 1999, P 26 ISCA MAY, P89
   MCDONALD T, 2002, NEWSFACTOR NETW 0628
   MOWRY TC, 2002, P 6 HPCA JAN
   MOWRY TC, 1994, THESIS STANFORD U
   Nunomura Y, 1997, IEEE MICRO, V17, P40, DOI 10.1109/40.641595
   Oskin M, 1998, CONF PROC INT SYMP C, P192, DOI 10.1109/ISCA.1998.694774
   Patterson D, 1997, IEEE MICRO, V17, P34, DOI 10.1109/40.592312
   REZAEI M, 2000, P IEEE SOUTHEASTCON
   REZAEI M, 2000, P MEDEA 00 TCCA NEWS
   Roth A, 1999, CONF PROC INT SYMP C, P111, DOI [10.1109/ISCA.1999.765944, 10.1145/307338.300989]
   Stephenson C.J., 1983, SOSP 83, P30, DOI [10.1145/800217.806613, DOI 10.1145/800217.806613]
   Tullsen DM, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P191, DOI 10.1145/232974.232993
   WILSON PR, LNCS, V986, P1
   WISE DS, 1979, 79 IND U COMP SCI DE
NR 33
TC 10
Z9 11
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2006
VL 52
IS 1
BP 41
EP 55
DI 10.1016/j.sysarc.2005.02.004
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 993HI
UT WOS:000233944800004
DA 2024-07-18
ER

PT J
AU Ng, SW
   Chan, E
AF Ng, SW
   Chan, E
TI Equation-based TCP-friendly congestion control under lossy environment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE real-time streaming protocols; congestion control; wireless networks;
   TCP friendliness
AB A major problem in supporting multimedia streaming in the Internet is that the streaming protocol used tends to take bandwidth away from competing TCP traffic streams. Thus it is important to devise rate based protocols that are TCP-friendly. In the paper we examine the effectiveness of two important models in devising TCP-friendly rate based protocols in lossy environment such as wireless networks. Using simulation for a variety of network scenarios, it is shown that the rate based protocols based on one model underestimates while the other overestimates TCP bandwidth in the presence of errors. A modification is made to the models which allows us to construct a rate based protocol that can track TCP bandwidth better in the presence of random error and hence exhibit behavior that is more TCP-friendly. (c) 2005 Elsevier B.V. All rights reserved.
C1 City Univ Hong Kong, Dept Comp Sci, Kowloon, Hong Kong, Peoples R China.
C3 City University of Hong Kong
RP City Univ Hong Kong, Dept Comp Sci, 83 Tat Chee Ave, Kowloon, Hong Kong, Peoples R China.
EM csedchan@cityu.edu.hk
CR [Anonymous], TCP IP ILLUSTRATED
   [Anonymous], 2000, COMP EQUATION BASED
   BAKRE A, 1995, P 15 IEEE INT C DIST
   BALAKRISHNAN H, 1995, ACM WIRELESS NETWORK, V1
   BROWN K, 1997, ACM COMPUTER COMMUNI, V2, P19
   CHAN E, 2001, P IPDPS
   FLOYD S, 2000, COMPARISON EQUATION
   Floyd S., 2000, P ACM SIGCOMM AUG
   Floyd S.Mahdavi J., 1997, TCP-friendly unicast rate-based flow control
   HASSAN S, 2000, P PEW 2000
   HASSAN S, P PEW 2000
   JACOBSON V, 1988, P ACM SIGCOMM AUG 19
   JACOBSON V, 1988, P ACM SIGCOMM AUG
   KARN P, 1990, P AARL CRRL AM RAD 9
   Karn P., 1990, P ARRL CRRL AM RAD 9
   Koenen Rob., MPEG-4 Overview -
   MATTHEW M, 1997, P ACM SIGCOMM JUL
   MATTHEW M, 1997, P ACM SIGCOOM JUL
   PADHYE J, 2000, IEEE ACM T NETWORKIN, V8
   Parsa C, 2000, MOBILE NETW APPL, V5, P57, DOI 10.1023/A:1019131822786
   Paxson V, 1999, IEEE ACM T NETWORK, V7, P277, DOI 10.1109/90.779192
   PAXSON V, 1997, P ACM SIGCOMM SEPT 1
   PAXSON V, 1997, P ACM SIGCOMM SEPT
   REJAIE R, 1999, P IEEE INF
   REJAIE R, P IEEE INFOCOM 1999
   YANG Y, 2000, TR200009 U TEX AUST
NR 26
TC 3
Z9 4
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2005
VL 51
IS 9
BP 542
EP 569
DI 10.1016/j.sysarc.2002.10.001
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 963CJ
UT WOS:000231780200003
DA 2024-07-18
ER

PT J
AU Balakrishnan, K
   Touba, NA
AF Balakrishnan, K
   Touba, NA
TI Matrix-based software test data decompression for systems-on-a-chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB This paper describes a new compression/decompression methodology for using an embedded processor to test the other components of a system-on-a-chip (SoC). The deterministic test vectors for each core are compressed using matrix-based operations that significantly reduce the amount of test data that needs to be stored on the tester. The compressed data is transferred from the tester to the processor's on-chip memory. The processor executes a program which decompresses the data and applies it to the scan chains of each core-under-test. The matrix-based operations that are used to decompress the test vectors can be performed very efficiently by the embedded processor thereby allowing the decompression program to be very fast and provide high throughput of the test data to minimize test time. Experimental results demonstrate that the proposed approach provides greater compression than previous methods. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Texas, Dept Elect & Comp Engn, Comp Engn Res Ctr, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Univ Texas, Dept Elect & Comp Engn, Comp Engn Res Ctr, Engn Sci Bldg, Austin, TX 78712 USA.
EM kjbala@ece.utexas.edu; touba@ece.utexas.edu
CR BRGLEZ F, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P1929, DOI 10.1109/ISCAS.1989.100747
   Chandra A, 2001, IEEE VLSI TEST SYMP, P42, DOI 10.1109/VTS.2001.923416
   Chandra A., 2000, Proceedings 18th IEEE VLSI Test Symposium, P113, DOI 10.1109/VTEST.2000.843834
   Dorsch R, 1998, INT TEST CONF P, P412, DOI 10.1109/TEST.1998.743181
   El-Maleh A, 2001, IEEE VLSI TEST SYMP, P54, DOI 10.1109/VTS.2001.923418
   GUPTA S, 1994, IEEE IC CAD, P117
   ISHIDA M, 1998, P VLSI TEST S, P418
   Iyer MK, 2002, IEEE VLSI TEST SYMP, P139, DOI 10.1109/VTS.2002.1011125
   Jas A, 1999, IEEE VLSI TEST SYMP, P114, DOI 10.1109/VTEST.1999.766654
   Jas A, 2002, J ELECTRON TEST, V18, P503, DOI 10.1023/A:1016505926570
   Jas A, 1998, INT TEST CONF P, P458, DOI 10.1109/TEST.1998.743186
   Koenemann B, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P325, DOI 10.1109/ATS.2001.990304
   Rajski J, 2002, INT TEST CONF P, P301, DOI 10.1109/TEST.2002.1041773
   RAJSKI J, 1993, IEEE T COMPUT, V42, P643, DOI 10.1109/12.277285
   Rajsuman R., 1999, PROC IEEE INT TEST C, P499
   SAXENA J, 1998, IEEE INT WORKSH TEST
   Stroele AP, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P380, DOI 10.1109/VTEST.1996.510882
   STROELE AP, 1995, IEEE INT SYMP CIRC S, P2120, DOI 10.1109/ISCAS.1995.523844
   Stroele AP, 1998, IEEE VLSI TEST SYMP, P78, DOI 10.1109/VTEST.1998.670852
   YAMAGUCHI T, 1997, P INT TEST C, P191
NR 20
TC 5
Z9 5
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2004
VL 50
IS 5
BP 247
EP 256
DI 10.1016/j.sysarc.2003.08.007
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 821VK
UT WOS:000221490900003
DA 2024-07-18
ER

PT J
AU Tang, XC
   Zhang, MM
   Liu, WW
   Du, BW
   Liu, ZM
AF Tang, Xiaochen
   Zhang, Miaomiao
   Liu, Wanwei
   Du, Bowen
   Liu, Zhiming
TI Towards a model of human-cyber-physical automata and a synthesis
   framework for control policies
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE HCPS; HCPA; Markov decision process; Model-free reinforcement learning;
   Model synthesis
ID SYSTEMS
AB Advances in research and increasing applications of Cyber-Physical Systems (CPSs) show the need to consider factors of humans in the loop. This has led to the growing research focus on Human-Cyber-Physical Systems (HCPSs). In general, humans in an HCPS interact with both the cyber and physical systems, as well as among the humans themselves. For a better understanding, correct design, development, operation, and maintenance of HCPSs, a computational theory based on a computational model is required. This paper presents our initial work towards a model of human-cyber-physical automata (HCPA). We consider an HCPS as a combination of a human-physical system (HPS) and a CPS in which the control switches between the humans and the machines. We define an HCPA by connecting the automaton of the HPS and the automaton of the CPS through a switch control automaton. The switch control automaton makes switching decision in some critical states shared by the HPS and the CPS. Our theorem shows that the control switching between the HPS and the CPS increases the probability of satisfying a given property. We model the behaviour of a human in specified applications or even in carry out specific tasks, instead of general human intelligence. Therefore, a human can make mistakes to decision making and thus it is a probabilistic automaton with learning ability. The switching between the human and the machine is modelled by an oracle. The oracle learns about the human behaviour, the machine behaviour, as well as the environment to make the control decisions. To generate the control policies of the human and the oracle, we propose a synthesis framework to maximize the probability of the satisfaction of a property specified in Linear Temporal Logic (LTL) by the HCPA. We present a prototype implementation of the framework by extending the model-free reinforcement learning (RL) algorithm and model-free deep-RL algorithm, and our experiment shows that our synthesis framework is effective in obtaining switch policies.
C1 [Tang, Xiaochen; Zhang, Miaomiao; Du, Bowen] Tongji Univ, Dept Software Engn, Shanghai, Peoples R China.
   [Liu, Wanwei] Natl Univ Def Technol, Coll Comp Sci, Changsha, Peoples R China.
   [Liu, Zhiming] Southwest Univ, Sch Comp & Informat Sci, Chongqing, Peoples R China.
C3 Tongji University; National University of Defense Technology - China;
   Southwest University - China
RP Zhang, MM (corresponding author), Tongji Univ, Dept Software Engn, Shanghai, Peoples R China.
EM xiaochen9697@tiongji.edu.cn; miaomiao@tiongji.edu.cn; wwliu@nudt.edu.cn;
   bowendu@tongji.edu.cn; zhimingliu88@swu.edu.cn
RI Zhang, Miao/JXY-8985-2024
FU National Natural Science Foundation of China [62032019, 61972284,
   61872371]; Science and Technol-ogy Program of Shanghai, China
   [22511104300]; Shanghai Municipal Science and Technology Major Project
   [2021SHZDZX 0100]
FX <B>Acknowledgments</B> This work is supported by National Natural
   Science Foundation of China (No. 62032019, 61972284, 61872371) , the
   Science and Technol-ogy Program of Shanghai, China (No. 22511104300) ,
   and the Shanghai Municipal Science and Technology Major Project (No.
   2021SHZDZX 0100) .
CR Baheti R., 2011, Impact Control Technol, V12, P161, DOI DOI 10.1145/1795194.1795205
   BELLMAN R, 1957, J MATH MECH, V6, P679, DOI 10.1512/iumj.1957.6.56038
   Bowen J.P., 2019, Engineering Trustworthy Software Systems, V2154, P159, DOI [10.1007/978-3-030-55089-9_5, DOI 10.1007/978-3-030-55089-9_5]
   Bozkurt Alper Kamil, 2020, 2020 IEEE International Conference on Robotics and Automation (ICRA), P10349, DOI 10.1109/ICRA40945.2020.9196796
   Brockman G, 2016, Arxiv, DOI arXiv:1606.01540
   Cai MY, 2021, IEEE INT CONF ROBOT, P806, DOI 10.1109/ICRA48506.2021.9561903
   Cai MY, 2021, IEEE ROBOT AUTOM LET, V6, P7973, DOI 10.1109/LRA.2021.3101544
   Cai MY, 2021, IEEE T AUTOMAT CONTR, V66, P2386, DOI 10.1109/TAC.2020.3006967
   Chen XL, 2017, PR IEEE COMP DESIGN, P121, DOI 10.1109/ICCD.2017.26
   Chen YS, 2012, IEEE T ROBOT, V28, P158, DOI 10.1109/TRO.2011.2163434
   Gao QT, 2019, ACM IEEE INT CONF CY, P237, DOI 10.1145/3302509.3311053
   Gil M, 2019, INT J HUM-COMPUT ST, V130, P21, DOI 10.1016/j.ijhcs.2019.04.006
   github, HCPS Synthesis
   Guez A., 2019, P MACHINE LEARNING R
   gymlibrary, Gym documentation-lunar lander
   Hahn EM, 2019, LECT NOTES COMPUT SC, V11427, P395, DOI 10.1007/978-3-030-17462-0_27
   Herkert J, 2020, SCI ENG ETHICS, V26, P2957, DOI 10.1007/s11948-020-00252-y
   Hosu IA, 2016, Arxiv, DOI arXiv:1607.05077
   Johnston P., 2019, Software Quality Professional, V21, P4
   Klein J., 2005, Implementation and Application of Automata. 10th International Conference, CIAA 2005 Revised Selected Papers (Lecture Notes in Computer Science Vol. 3845), P199
   Kretínsky J, 2018, LECT NOTES COMPUT SC, V11138, P543, DOI 10.1007/978-3-030-01090-4_34
   Kretinsky J, 2018, LECT NOTES COMPUT SC, V10981, P567, DOI 10.1007/978-3-319-96145-3_30
   Kwiatkowska Marta, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P585, DOI 10.1007/978-3-642-22110-1_47
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Lee Jay, 2015, Manufacturing Letters, V3, P18, DOI 10.1016/j.mfglet.2014.12.001
   Lillicrap Timothy P., 2016, arXiv
   Liu ZM, 2020, FRONT INFORM TECH EL, V21, P1535, DOI 10.1631/FITEE.2000537
   Mnih V, 2015, NATURE, V518, P529, DOI 10.1038/nature14236
   Monostori L, 2016, CIRP ANN-MANUF TECHN, V65, P621, DOI 10.1016/j.cirp.2016.06.005
   Ng AY, 1999, MACHINE LEARNING, PROCEEDINGS, P278
   Norman G, 2013, FORM METHOD SYST DES, V43, P164, DOI 10.1007/s10703-012-0177-x
   Ou AYZ, 2016, IEEE SYS MAN CYBERN, P4394, DOI 10.1109/SMC.2016.7844922
   Paszke A, 2019, ADV NEUR IN, V32
   PERRIN D, 2004, PURE APPL MATH SERIE, V141
   Reddy S, 2018, ROBOTICS: SCIENCE AND SYSTEMS XIV
   Riedmiller M, 2005, LECT NOTES ARTIF INT, V3720, P317, DOI 10.1007/11564096_32
   Romero D, 2016, IFIP ADV INF COMM TE, V488, P677, DOI 10.1007/978-3-319-51133-7_80
   Sadigh D, 2014, IEEE DECIS CONTR P, P1091, DOI 10.1109/CDC.2014.7039527
   Schaff C, 2020, ROBOTICS: SCIENCE AND SYSTEMS XVI
   Sickert S, 2016, LECT NOTES COMPUT SC, V9780, P312, DOI 10.1007/978-3-319-41540-6_17
   Silver D, 2016, NATURE, V529, P484, DOI 10.1038/nature16961
   Smith SL, 2011, INT J ROBOT RES, V30, P1695, DOI 10.1177/0278364911417911
   Sowe SK, 2016, IT PROF, V18, P10, DOI 10.1109/MITP.2016.14
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   Svorenová M, 2013, IEEE DECIS CONTR P, P3938, DOI 10.1109/CDC.2013.6760491
   WILLIAMS RJ, 1992, MACH LEARN, V8, P229, DOI 10.1007/BF00992696
   Wolff EM, 2014, IEEE INT CONF ROBOT, P5319, DOI 10.1109/ICRA.2014.6907641
   Zhang M., 2022, LNCS, V13572, P36, DOI [10.1007/978-3-031-17715-64, DOI 10.1007/978-3-031-17715-64]
   Zhao Y., 2021, Theory and Methods of Autonomy in Human Machine Hybrid Intelligent Systems
   Zhou J, 2019, ENGINEERING-PRC, V5, P624, DOI 10.1016/j.eng.2019.07.015
NR 50
TC 1
Z9 1
U1 3
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 102989
DI 10.1016/j.sysarc.2023.102989
EA OCT 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA U7MH5
UT WOS:001086605600001
DA 2024-07-18
ER

PT J
AU Sun, Q
   Zhang, W
   Wang, C
   Liu, ZM
AF Sun, Quan
   Zhang, Wei
   Wang, Chao
   Liu, Zhiming
TI A contract-based semantics and refinement for hybrid Simulink block
   diagrams
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Refinement; System architecture; Compositional reasoning; Contract-based
   semantics; Hybrid Simulink block diagrams
ID CONTROL LAW DIAGRAMS; MODEL CHECKING; DESIGN; CALCULUS
AB Simulink is widely used for modelling, simulating, and analysing cyber-physical systems (CPS). However, for safety-critical CPS, Simulink is insufficient to ensure safety since it lacks an official formal semantics to support compositional reasoning and verification. In this paper, we present a contract-based semantic model for hybrid Simulink block diagrams, including both discrete-time and continuous-time blocks. In our semantic formalisation, the semantics of a block is defined as a contract, and we define five operations on contracts, which are sequential composition, parallel composition, feedback composition, variable renaming, and variable hiding. We then develop a refinement calculus for hybrid Simulink block diagrams. Finally, we use a water tank system and a vehicle speed control system as case studies to demonstrate our approach.
C1 [Sun, Quan] Nanjing Univ Aeronaut & Astronaut, Coll Comp Sci & Technol, Nanjing 211106, Peoples R China.
   [Zhang, Wei; Wang, Chao; Liu, Zhiming] Southwest Univ, Coll Comp & Informat Sci, Chongqing 400715, Peoples R China.
C3 Nanjing University of Aeronautics & Astronautics; Southwest University -
   China
RP Sun, Q (corresponding author), Nanjing Univ Aeronaut & Astronaut, Coll Comp Sci & Technol, Nanjing 211106, Peoples R China.; Liu, ZM (corresponding author), Southwest Univ, Coll Comp & Informat Sci, Chongqing 400715, Peoples R China.
EM quansun@nuaa.edu.cn; zhimingliu88@swu.edu.cn
OI Zhang, Wei/0000-0001-8350-0788; Sun, Quan/0000-0002-4558-7867
FU Chongqing Graduate Student Research and Innovation Project [CYB20098];
   National Natural Science Foundation of China [62032019, 61732019,
   61672435, 62002298]; Capacity Development Grant of Southwest University
   [SWU116007]
FX This work was funded in part by the Chongqing Graduate Student Research
   and Innovation Project (grant No. CYB20098), the National Natural
   Science Foundation of China (No. 62032019, 61732019, 61672435,
   62002298), and the Capacity Development Grant of Southwest University
   (SWU116007). The authors would like to thank the editors and anonymous
   reviewers, whose criticisms and suggestions did improve the presentation
   of our work very much.
CR Abate A, 2010, EUR J CONTROL, V16, P624, DOI 10.3166/EJC.16.624-641
   Barisic A, 2022, J SYST SOFTWARE, V183, DOI 10.1016/j.jss.2021.111081
   Benoit T, 2019, IEEEAAIA DIGIT AVION, DOI 10.1109/dasc43569.2019.9081681
   Benveniste A, 2018, FOUND TRENDS ELECTRO, V12, pI, DOI 10.1561/1000000053
   Boström P, 2007, LECT NOTES COMPUT SC, V4711, P79
   Boström P, 2016, SOFTW SYST MODEL, V15, P1141, DOI 10.1007/s10270-015-0477-x
   Boström P, 2011, LECT NOTES COMPUT SC, V6991, P291, DOI 10.1007/978-3-642-24559-6_21
   Bouissou O, 2012, ACM SIGPLAN NOTICES, V47, P129, DOI 10.1145/2345141.2248437
   Bourke T, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126516
   Caspi P, 2003, LECT NOTES COMPUT SC, V2855, P84
   Cavalcanti A, 2005, LECT NOTES COMPUT SC, V3582, P253
   Cavalcanti Ana, 2013, Theories of Programming and Formal Methods. Essays Dedicated to Jifeng He on the Occasion of His 70th Birthday. LNCS 8051, P82, DOI 10.1007/978-3-642-39698-4_6
   Chapoutot A, 2009, IEEE I C EMBED SOFTW, P83, DOI 10.1109/ICESS.2009.80
   Chen CQ, 2006, LECT NOTES COMPUT SC, V4260, P74
   Chen CQ, 2009, FORM ASP COMPUT, V21, P451, DOI 10.1007/s00165-009-0108-9
   Clarke EdmundM., 1982, DESIGN SYNTHESIS SYN
   Dragomir Iulia, 2016, Model-Checking Software. 23rd International Symposium, SPIN 2016, co-located with ETAPS 2016. Proceedings: LNCS 9641, P38, DOI 10.1007/978-3-319-32582-8_3
   Dragomir I, 2020, INT J SOFTW TOOLS TE, V22, P689, DOI 10.1007/s10009-020-00561-4
   Dragomir I, 2017, SOFTW SYST MODEL, V16, P587, DOI 10.1007/s10270-015-0481-1
   Foster S, 2020, THEOR COMPUT SCI, V802, P105, DOI 10.1016/j.tcs.2019.09.017
   Getu BN, 2019, 2019 INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTING TECHNOLOGIES AND APPLICATIONS (ICECTA)
   Herber P., 2021, Software Engineering (Satellite Events)
   Hoare C. A. R., 1985, Communicating Sequential Processes, V178
   Jesus J, 2022, LECT NOTES COMPUT SC, V13768, P91, DOI 10.1007/978-3-031-22476-8_6
   Liebrenz T, 2018, LECT NOTES COMPUT SC, V11232, P89, DOI 10.1007/978-3-030-02450-5_6
   Liu G., 2022, Petri Nets: Theoretical Models and Analysis Meth- ods for Concurrent Systems
   Mathworks, 2022, Simulink user's guide.
   Matinnejad R, 2019, IEEE T SOFTWARE ENG, V45, P919, DOI 10.1109/TSE.2018.2811489
   MEYER B, 1992, COMPUTER, V25, P40, DOI 10.1109/2.161279
   Milner R., 1989, Communication and concurrency
   Minopoli S, 2016, HSCC'16: PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P93, DOI 10.1145/2883817.2883826
   Mutambara A.G, 2017, Design and Analysis of Control Systems
   Preoteasa V, 2022, INFORM COMPUT, V285, DOI 10.1016/j.ic.2021.104819
   Preoteasa V, 2019, LECT NOTES COMPUT SC, V11388, P577, DOI 10.1007/978-3-030-11245-5_27
   Rajhans A, 2018, HSCC 2018: PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (PART OF CPS WEEK), P247, DOI 10.1145/3178126.3178152
   Roehm H, 2016, LECT NOTES COMPUT SC, V9938, P412, DOI 10.1007/978-3-319-46520-3_26
   Sangiovanni-Vincentelli A, 2012, EUR J CONTROL, V18, P217, DOI 10.3166/EJC.18.217-238
   Saoud A, 2021, AUTOMATICA, V134, DOI 10.1016/j.automatica.2021.109910
   Sun Q, 2022, LECT NOTES COMPUT SC, V13649, P134, DOI 10.1007/978-3-031-21213-0_9
   Vojtesek J., 2014, Adv. Robot. Mechatron. Circuits, P82
   Xu X, 2023, J LOG ALGEBR METHODS, V130, DOI 10.1016/j.jlamp.2022.100809
   Ye K., 2018, Compositional assume-guarantee reasoning of control law diagrams using UTP
   Ye KF, 2020, EMERGENCE COMPLEX CO, V35, P215, DOI 10.1007/978-3-030-15792-0_10
   Zhang W., 2022, Wirel. Commun. Mob. Comput.
   Zhou CY, 2012, DISCRETE EVENT DYN S, V22, P223, DOI 10.1007/s10626-010-0096-1
   Zou L, 2013, 2013 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT)
   Zou L, 2015, LECT NOTES COMPUT SC, V9364, P464, DOI 10.1007/978-3-319-24953-7_33
NR 47
TC 0
Z9 0
U1 2
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102963
DI 10.1016/j.sysarc.2023.102963
EA AUG 2023
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EN2D5
UT WOS:001139529900001
DA 2024-07-18
ER

PT J
AU Wang, LL
   Deng, XH
   Gui, JS
   Jiang, P
   Zeng, F
   Wan, SH
AF Wang, Leilei
   Deng, Xiaoheng
   Gui, Jinsong
   Jiang, Ping
   Zeng, Feng
   Wan, Shaohua
TI A review of Urban Air Mobility-enabled Intelligent Transportation
   Systems: Mechanisms, applications and challenges
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Urban Air Mobility; Intelligent Transportation System
ID FRAMEWORK
AB The ground transportation systems have been applied and deployed worldwide. However, the growing urbanization and vehicular numbers are overwhelming the ground transportation systems. Pushing urban mobility into the third dimension with the potential to build a faster, safer, cleaner, and more comprehensive transportation system. Therefore, we believe that a solution will be found for the future of transportation from the three-dimensional perspective -the sky -which will revolutionize the way we perceive urban transportation -Urban Air Mobility (UAM). Owing to the features of UAM, such as autonomous maneuverability, convenience, mobility and communication, processing, and storage capabilities, that irreplaceability inevitably makes the UAM a key component of the Intelligent Transportation System (ITS). We state that human-centric remains the foundation of UAM. Key objective of this work is to provide an exploration of the imperative requirements to develop UAM and guidance for the research and development of UAM. In this context, we explore the mechanism of UAM in terms of definition, structure, reality, feasibility and key features and present the applications of UAM. Besides, we provide a systematic analysis of the challenges faced by UAM. Finally, we explore beyond technical issues that may hamper the research and deployment of UAM.
C1 [Wang, Leilei; Deng, Xiaoheng; Gui, Jinsong; Jiang, Ping; Zeng, Feng] Cent South Univ, Sch Comp Sci & Engn, Changsha 410075, Peoples R China.
   [Deng, Xiaoheng] Shenzhen Res Inst, Shenzhen, Peoples R China.
   [Wan, Shaohua] Univ Elect Sci & Technol China, Chengdu, Peoples R China.
   [Wan, Shaohua] Shenzhen Inst Adv Study, Shenzhen 518038, Peoples R China.
C3 Central South University; University of Electronic Science & Technology
   of China
RP Deng, XH (corresponding author), Cent South Univ, Sch Comp Sci & Engn, Changsha 410075, Peoples R China.
EM llwang@csu.edu.cn; dxh@csu.edu.cn; jsgui2010@csu.edu.cn;
   pjiang@csu.edu.cn; fengzeng@csu.edu.cn; shaohua.wan@uestc.edu.cn
RI yu, hui/KDO-3946-2024; Wan, Shaohua/L-8492-2019; Wang,
   Yibin/KEZ-9645-2024; Ma, Wei/JXY-5019-2024; li, xinyi/KEI-6391-2024
OI Ma, Wei/0000-0002-7344-998X; deng, xiaoheng/0000-0003-2740-8025
FU National Natural Science Foundation of China [62172441, 62172449,
   61772553]; Local Science and Technology Developing Foundation, China;
   Postgraduate Research and Innovation Project of Hunan Province, China
   [2020zzts138]; Central Government through the Free Exploration Project
   [2021Szvup166]; Fundamental Research Funds for the Central Universities
   of Central South University, China [2020zzts138]; Opening Project of
   State Key Laboratory of Nickel and Cobalt Resources Comprehensive
   Utilization, China [GZSYS-KY-2022-018, GZSYS-KY-2022-024]; Key Project
   of Shenzhen City Special Fund for Fundamental Research, China
   [202208183000751]; Hunan Provincial Department of Transportation
   Foundation, China [201929]; National Natural Science Foundation of Hunan
   Province, China [2023JJ30696]
FX This work is supported by the National Natural Science Foundation of
   China projects under Grant 62172441, Grant 62172449, and Grant 61772553,
   in part by the Local Science and Technology Developing Foundation, China
   Guided by the Central Government through the Free Exploration Project
   2021Szvup166; in part by the Postgraduate Research and Innovation
   Project of Hunan Province, China under Grant CX20200211; in part by the
   Fundamental Research Funds for the Central Universities of Central South
   University, China under Grant 2020zzts138; in part by the Opening
   Project of State Key Laboratory of Nickel and Cobalt Resources
   Comprehensive Utilization, China under Grant GZSYS-KY-2022-018 and Grant
   GZSYS-KY-2022-024; in part by the Key Project of Shenzhen City Special
   Fund for Fundamental Research, China under Grant 202208183000751, in
   part by the Hunan Provincial Department of Transportation Foundation,
   China under Grant 201929 and in part by the National Natural Science
   Foundation of Hunan Province, China under Grant 2023JJ30696.
CR Airbus, 2020, VOOM DEM HEL BOOK SE
   [Anonymous], EHANG 216F FIR MOD B
   [Anonymous], LOOK FORW UPW URB AE
   [Anonymous], INN BATT TECHN PUTS
   [Anonymous], AUT ACC US CAUS DEAT
   [Anonymous], 1903, 1 FLIGHT
   [Anonymous], FUT ADV AIR MOB
   [Anonymous], BELL NEX 6HX
   [Anonymous], URB AIR MOB POIS TAK
   [Anonymous], HON FORMS BUS UN DED
   [Anonymous], DIS OFT HAPP ABR
   [Anonymous], SOURC GREENH GAS EM
   [Anonymous], WORLDS 1 COMM AIRL
   [Anonymous], 2022, ACM Computing Surveys (CSUR)
   [Anonymous], ANN MELB AUSTR 1 INT
   [Anonymous], ENG BRIEF EB VERT DE
   [Anonymous], FUT TRANS WHIT PAP U
   [Anonymous], GERM START LIL SNAGS
   [Anonymous], 2015, TRANSP RES A
   Asif H., 2022, IEEE INTELL SYST
   Balac M, 2019, IEEE INTEL TRANSP SY, V11, P105, DOI 10.1109/MITS.2019.2919500
   Bandara E, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102061
   Barrado C, 2020, AEROSPACE-BASEL, V7, DOI 10.3390/aerospace7030024
   Bosson C., 2018, P AV TECHN INT OP C
   Brelje BJ, 2019, PROG AEROSP SCI, V104, P1, DOI 10.1016/j.paerosci.2018.06.004
   Chabria A., Meet George Jetson
   Cohen A., 2021, RES REPORTS WORKING
   Cohen AP, 2021, IEEE T INTELL TRANSP, V22, P6074, DOI 10.1109/TITS.2021.3082767
   Cohen MJ, 2009, TECHNOL ANAL STRATEG, V21, P249, DOI 10.1080/09537320802625330
   Cotton W.B., 2018, AVIATION TECHNOLOGY, P3674
   Deng XH, 2022, IEEE INTERNET THINGS, V9, P2207, DOI 10.1109/JIOT.2021.3091216
   Dietrich A., 2020, INTR URB AIR MOB STA
   EHang C.P., GROUP FORM STRATEGIC
   Garrett-Glaser B., AVIATION TODAY
   Garrow L.A., 2021, TRANSP RES C, V132
   Gentry Craig, 2009, A fully homomorphic encryption scheme
   Hardman S, 2018, TRANSPORT RES D-TR E, V62, P508, DOI 10.1016/j.trd.2018.04.002
   Harrison S., 2017, ARCH ANGELES AIRWAYS
   Holden J., 2016, ELEVATE FAST FORWARD
   Huang YT, 2022, COMPUT ENVIRON URBAN, V92, DOI 10.1016/j.compenvurbsys.2021.101730
   Jan B., 2019, IEEE WIREL COMMUN
   Jiang P., 2022, IEEE T KNOWL DATA EN
   Kaffash S, 2021, INT J PROD ECON, V231, DOI 10.1016/j.ijpe.2020.107868
   Kim H. D., 2018, P AIAA IEEE EL AIRCR, P1
   Li B, 2022, IEEE T VEH TECHNOL, V71, P10044, DOI 10.1109/TVT.2022.3182048
   Li X, 2013, IEEE T COMMUN, V61, P658, DOI 10.1109/TCOMM.2012.122112.110214
   Liu S, 2022, IEEE T INTELL TRANSP, V23, P1616, DOI 10.1109/TITS.2021.3099368
   Mayor T., KPMG_Insight
   Menouar H, 2017, IEEE COMMUN MAG, V55, P22, DOI 10.1109/MCOM.2017.1600238CM
   Narayanan S, 2020, TRANSPORT RES C-EMER, V111, P255, DOI 10.1016/j.trc.2019.12.008
   NASA, 2020, UAM REG MOD COLL ANG
   Ning ZL, 2022, IEEE T MOBILE COMPUT, V21, P4201, DOI 10.1109/TMC.2021.3079984
   Palumbo A, 2022, J SYST ARCHITECT, V128, DOI 10.1016/j.sysarc.2022.102543
   Patches M., 2020, POP MECH
   Patterson M., 2018, American Helicopter Society 74th Annual Forum
   Pei X., 2022, IEEE T DEPENDABLE SE
   Pei Z, 2023, IEEE T AUTOM SCI ENG, V20, P1675, DOI 10.1109/TASE.2022.3184324
   Pons-Prats J, 2022, TRANSPORT RES E-LOG, V166, DOI 10.1016/j.tre.2022.102868
   Pyzyk Katie, GRIDLOCK WOES TRAFFI
   Qu GJ, 2021, IEEE T NETW SERV MAN, V18, P3448, DOI 10.1109/TNSM.2021.3087258
   Rajendran S, 2019, TRANSPORT RES E-LOG, V128, P470, DOI 10.1016/j.tre.2019.06.003
   Rothfeld R., 2020, URBAN AIR MOBILITY
   Saboor A., 2021, ARXIV
   Schmitt D., 2016, Historical Development of Air Transport
   Shaheen S., POTENTIAL SOC BARRIE
   Shamiyeh M., 2017, P AER 6 CEAS C BUCH, P1
   Shen Zjm, 2019, TRANSP RES B, V128
   Shi J., 2023, IEEE Transactions on Mobile Computing
   Sills J., 2018, SCIENCE, V359
   Singh M, 2021, IEEE T IND INFORM, V17, P606, DOI 10.1109/TII.2020.2968946
   Smart NP, 2010, LECT NOTES COMPUT SC, V6056, P420
   Straubinger Anna, 2020, Towards User-Centric Transport in Europe 2. Enablers of Inclusive, Seamless and Sustainable Mobility. Lecture Notes in Mobility (LNMOB), P117, DOI 10.1007/978-3-030-38028-1_9
   Tang HJ, 2023, IEEE T NETW SCI ENG, V10, P1297, DOI 10.1109/TNSE.2022.3172794
   Thipphavong D. P., 2018, P AV TECHN INT OP C, DOI [10.2514/6.2018-3676, DOI 10.2514/6.2018-3676]
   Trex E., 2014, HENRY FORDS ATTEMPT
   Wang Leilei, 2020, IEEE Internet Things J
   Wang Leilei, 2023, IEEE Trans Intell Transp Syst
   Wu HM, 2023, IEEE T IND INFORM, V19, P2117, DOI 10.1109/TII.2022.3206787
   Yedavalli P., 2019, An Assessment of Public Perception of Urban Air Mobility (UAM)
   Yilmaz N, 2017, ENERGY, V140, P1378, DOI 10.1016/j.energy.2017.07.077
   Zhao M., 2022, NEUROCOMPUTING, V1, P497
   Zhou S., 2022, IET RADAR SONAR NAV, V5, P16
NR 82
TC 11
Z9 11
U1 38
U2 63
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2023
VL 141
AR 102902
DI 10.1016/j.sysarc.2023.102902
EA MAY 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA K0LP5
UT WOS:001013453000001
DA 2024-07-18
ER

PT J
AU Hu, B
   Yang, XC
   Zhao, MG
AF Hu, Biao
   Yang, Xincheng
   Zhao, Mingguo
TI Online energy-efficient scheduling of DAG tasks on heterogeneous
   embedded platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Task scheduling; DAG applications; Heterogeneous multi-processor
   systems; Energy minimization
ID MAXIMIZING RELIABILITY; MULTIPROCESSOR SYSTEMS; PARALLEL APPLICATIONS;
   CORE; OPTIMIZATION; CONSUMPTION; ALLOCATION; COST
AB Heterogeneous distributed computing systems are becoming more and more common to process practical applications in many embedded systems, where energy efficiency is very important, especially for battery -powered systems. This paper studies the problem of how to adaptively schedule dynamic applications on the fly on a heterogeneous embedded system such that the system's energy consumption can be minimized, while meeting applications' response time and reliability requirements simultaneously. We first study the problem of scheduling a set of static applications. This problem is formulated as an integer nonlinear programming problem by deriving the response time equation of directed acyclic graph (DAG) applications. A reliability -aware scheduling strategy is designed to solve this problem. On top of this strategy, we develop an algorithm that tries to use as few processors as possible to finish the computation because, in this way, the system's static energy can be saved. We then extend this solution to handle the problem of scheduling dynamic applications. By developing a task migration algorithm and a schedule adjustment algorithm, the system can adaptively handle suspended and newly released applications on the fly. Extensive simulation experiments are conducted, and the results demonstrate the high efficiency of our proposed approaches against some classic heuristics and a state-of-the-art approach.
C1 [Hu, Biao; Yang, Xincheng] China Agr Univ, Coll Engn, Beijing 100083, Peoples R China.
   [Zhao, Mingguo] Tsinghua Univ, Dept Automation, Beijing 100084, Peoples R China.
C3 China Agricultural University; Tsinghua University
RP Zhao, MG (corresponding author), Tsinghua Univ, Dept Automation, Beijing 100084, Peoples R China.
EM hubiao@cau.edu.cn; s20213071255@cau.edu.cn; mgzhao@mail.tsinghua.edu.cn
FU National Natural Science Foundation of China [2021ZD0201401]; 
   [61802013]
FX Funding This work was supported in part by Science and Technology
   In-novation 2030 of China under Grant 2021ZD0201401, and in part by
   National Natural Science Foundation of China under Grant 61802013.
CR [Anonymous], 2023, PROD SPEC
   Avizienis A, 2004, IEEE T DEPEND SECURE, V1, P11, DOI 10.1109/TDSC.2004.2
   Bai Y, 2021, IEEE T IND INFORM, V17, P5175, DOI 10.1109/TII.2020.3027645
   Baruah S, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P536, DOI 10.1109/RTTAS.2004.1317301
   Bate L, 2017, IEEE T SOFTWARE ENG, V43, P298, DOI 10.1109/TSE.2016.2592907
   Benoit A, 2012, J SCHEDULING, V15, P615, DOI 10.1007/s10951-011-0236-y
   Chen WH, 2017, FUTURE GENER COMP SY, V74, P1, DOI 10.1016/j.future.2017.03.008
   Cheng Z, 2020, IEEE INT SYMP SERV O, P72, DOI 10.1109/SOSE49046.2020.00016
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Deng Z., 2021, J SUPERCOMPUT, V77, P11643, DOI [10.1007/s11227-021-03764-x, DOI 10.1007/s11227-021-03764-x]
   Deng ZX, 2021, CONCURR COMP-PRACT E, V33, DOI 10.1002/cpe.6183
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Girault A, 2009, IEEE T DEPEND SECURE, V6, P241, DOI 10.1109/TDSC.2008.50
   Hager G, 2016, CONCURR COMP-PRACT E, V28, P189, DOI 10.1002/cpe.3180
   Han ML, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101870
   Hu B, 2023, IEEE T IND INFORM, V19, P6895, DOI 10.1109/TII.2022.3207754
   Hu B, 2023, IEEE T CLOUD COMPUT, V11, P2231, DOI 10.1109/TCC.2022.3194713
   Hu BA, 2022, IEEE T INTELL TRANSP, V23, P3074, DOI 10.1109/TITS.2020.3030607
   Hu BA, 2022, IEEE T SERV COMPUT, V15, P2766, DOI 10.1109/TSC.2021.3054754
   Hu B, 2022, IEEE T CLOUD COMPUT, V10, P662, DOI 10.1109/TCC.2019.2956498
   Hu B, 2020, IEEE T IND INFORM, V16, P7437, DOI 10.1109/TII.2019.2959070
   Hu B, 2019, IEEE INT CON AUTO SC, P897, DOI [10.1109/COASE.2019.8842895, 10.1109/coase.2019.8842895]
   Hu B, 2019, REAL-TIME SYST, V55, P471, DOI 10.1007/s11241-018-9323-x
   Hu B, 2016, 2016 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2968478.2968491
   Huang J, 2022, J SYST ARCHITECT, V132, DOI 10.1016/j.sysarc.2022.102739
   Huang J, 2020, IEEE T COMPUT AID D, V39, P3336, DOI 10.1109/TCAD.2020.3013045
   Huang K, 2018, IEEE ACCESS, V6, P57614, DOI 10.1109/ACCESS.2018.2873641
   Jing Huang, 2021, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, V40, P2481, DOI 10.1109/TCAD.2021.3049688
   Lin M, 2013, IEEE T EMERG TOP COM, V1, P353, DOI 10.1109/TETC.2013.2274042
   Ma Y, 2017, IEEE T VLSI SYST, V25, P1895, DOI 10.1109/TVLSI.2017.2669144
   Paolillo A, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P329, DOI 10.1145/2997465.2997473
   Park M, 2007, LECT NOTES COMPUT SC, V4490, P881
   Qiao JQ, 2022, J SYST ARCHITECT, V131, DOI 10.1016/j.sysarc.2022.102692
   Quan Z, 2020, IEEE T PARALL DISTR, V31, P1165, DOI 10.1109/TPDS.2019.2959533
   Shamsa E, 2022, IEEE T COMPUT, V71, P743, DOI 10.1109/TC.2021.3061558
   Shamsa E, 2021, ASIA S PACIF DES AUT, P421, DOI 10.1145/3394885.3431516
   SHATZ SM, 1989, IEEE T RELIAB, V38, P16, DOI 10.1109/24.24570
   Tariq UU, 2021, IEEE T GREEN COMMUN, V5, P803, DOI 10.1109/TGCN.2021.3056479
   Tian SJ, 2022, IEEE T GREEN COMMUN, V6, P979, DOI 10.1109/TGCN.2021.3131323
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Wang Y, 2014, IEEE T EMERG TOP COM, V2, P134, DOI 10.1109/TETC.2014.2300632
   Wang Z., 2022, INT WORKSHOP OPENCL, P17
   Weng TF, 2022, IEEE T PARALL DISTR, V33, P129, DOI 10.1109/TPDS.2021.3090759
   Wu CQ, 2015, IEEE T CLOUD COMPUT, V3, P169, DOI 10.1109/TCC.2014.2358220
   Xie GQ, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3450448
   Xie GQ, 2018, IEEE T SUST COMPUT, V3, P167, DOI 10.1109/TSUSC.2017.2711362
   Xie GQ, 2017, IEEE T VEH TECHNOL, V66, P6676, DOI 10.1109/TVT.2017.2674302
   Xie GQ, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.3782
   Xu YM, 2015, IEEE T PARALL DISTR, V26, P3208, DOI 10.1109/TPDS.2014.2385698
   Yassir S, 2018, PROCEEDINGS 2018 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), P601, DOI 10.1109/HPCS.2018.00100
   Zhang LX, 2017, INFORM SCIENCES, V379, P241, DOI 10.1016/j.ins.2016.08.003
   Zhang LX, 2016, INT J ELEC POWER, V78, P499, DOI 10.1016/j.ijepes.2015.11.102
   Zhang LX, 2015, INFORM SCIENCES, V319, P113, DOI 10.1016/j.ins.2015.02.023
   Zhao BX, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442094
   Zhao BX, 2010, IEEE T IND INFORM, V6, P316, DOI 10.1109/TII.2010.2051970
   Zhao YC, 2019, IEEE T COMPUT, V68, P926, DOI 10.1109/TC.2018.2878835
   Zhou JL, 2022, IEEE T COMPUT AID D, V41, P516, DOI 10.1109/TCAD.2021.3068095
   Zhou JL, 2022, IEEE INTERNET THINGS, V9, P22280, DOI 10.1109/JIOT.2021.3081434
   Zhou JL, 2022, IEEE T RELIAB, V71, P178, DOI 10.1109/TR.2020.2981419
   Zhou JL, 2021, IEEE T IND INFORM, V17, P7820, DOI 10.1109/TII.2020.3011506
   Zhou JL, 2020, IEEE T SERV COMPUT, V13, P745, DOI 10.1109/TSC.2019.2963301
NR 61
TC 7
Z9 7
U1 7
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2023
VL 140
AR 102894
DI 10.1016/j.sysarc.2023.102894
EA MAY 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA I2LS5
UT WOS:001001156800001
DA 2024-07-18
ER

PT J
AU Chen, S
   Chen, BC
   Tao, XY
   Xie, X
   Li, KQ
AF Chen, Sheng
   Chen, Baochao
   Tao, Xiaoyi
   Xie, Xin
   Li, Keqiu
TI An online dynamic pricing framework for resource allocation in edge
   computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge computing; Resource allocation; Dynamic pricing; Lyapunov
   optimization
ID 5G; SYSTEMS; SERVICE
AB As more and more Internet of Things (IoT) applications move to the edge clouds, the scarce resource cannot satisfy the users' ever-growing demands. Usually, users are charged by Edge Service Providers (ESPs) and access the service according to their preference and budget. The usual non-interactive transactions aggravate the imbalance and inefficiency of the edge resource. Moreover, the network dynamics and uncertain user demands pose a considerable challenge to the operator. To achieve the load balancing and satisfy the users' satisfaction simultaneously, we put forward an online congestion-aware dynamic pricing based resource allocation method. We aim at maximizing the operator's profit and leverage the two-timescale Lyapunov optimization technique to jointly balance the utility maximization and system stability. More briefly, it allows the ESP operator to make the online decisions on how much the computing units should be charged at a coarse-grained timescale, when and where to serve the users' demands at a fine-grained timescale. We conduct rigorous theoretical analysis and verify the performance guarantee of our online control algorithm. The simulation results show that the proposed method can effectively improve the total utility and control the deadline miss rate within a relatively low range. Meanwhile, it turns out to be robust to the uncertain request estimation errors.
C1 [Chen, Sheng; Chen, Baochao; Li, Keqiu] Tianjin Univ, Coll Intelligence & Comp, Tianjin, Peoples R China.
   [Tao, Xiaoyi] Dalian Maritime Univ, Inst Syst Engn, Dalian, Peoples R China.
   [Xie, Xin] Dept Comp, Hong Kong Polytech Universtiy, Hong Kong, Peoples R China.
C3 Tianjin University; Dalian Maritime University
RP Xie, X (corresponding author), Dept Comp, Hong Kong Polytech Universtiy, Hong Kong, Peoples R China.
EM xiexindut@gmail.com
CR Ahmed E, 2017, FUTURE GENER COMP SY, V70, P59, DOI 10.1016/j.future.2016.09.015
   Alameddine HA, 2019, IEEE J SEL AREA COMM, V37, P668, DOI 10.1109/JSAC.2019.2894306
   Baek B, 2020, IEEE INTERNET THINGS, V7, P4292, DOI 10.1109/JIOT.2020.2966627
   Bi SZ, 2021, IEEE T WIREL COMMUN, V20, P7519, DOI 10.1109/TWC.2021.3085319
   Bin Gao, 2019, IEEE INFOCOM 2019 - IEEE Conference on Computer Communications, P1459, DOI 10.1109/INFOCOM.2019.8737543
   Chen X, 2016, IEEE ACM T NETWORK, V24, P2827, DOI 10.1109/TNET.2015.2487344
   Deng W, 2013, INT CON DISTR COMP S, P420, DOI 10.1109/ICDCS.2013.59
   Deng YQ, 2019, IEEE T VEH TECHNOL, V68, P12202, DOI 10.1109/TVT.2019.2944926
   Nguyen DT, 2021, IEEE T CLOUD COMPUT, V9, P302, DOI 10.1109/TCC.2018.2844379
   Fang WW, 2019, WIREL NETW, V25, P2851, DOI 10.1007/s11276-019-02000-y
   Ferrer AJ, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3243929
   Guo DK, 2021, IEEE ACM T NETWORK, V29, P1308, DOI 10.1109/TNET.2021.3058401
   Guo FX, 2018, IEEE ACM T NETWORK, V26, P2651, DOI 10.1109/TNET.2018.2873002
   Jalaparti V, 2016, PROCEEDINGS OF THE 2016 ACM CONFERENCE ON SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '16), P73, DOI 10.1145/2934872.2934893
   Li WX, 2017, 2017 IEEE/ACM 25TH INTERNATIONAL SYMPOSIUM ON QUALITY OF SERVICE (IWQOS)
   Li Y, 2022, IEEE T CLOUD COMPUT, V10, P491, DOI 10.1109/TCC.2019.2938504
   Li YQ, 2017, IEEE T WIREL COMMUN, V16, P6479, DOI 10.1109/TWC.2017.2724027
   Lyu XC, 2017, IEEE J SEL AREA COMM, V35, P2606, DOI 10.1109/JSAC.2017.2760186
   Ma Z, 2022, IEEE T PARALL DISTR, V33, P1185, DOI 10.1109/TPDS.2021.3105325
   Mao S, 2020, IEEE T WIREL COMMUN, V19, P1855, DOI 10.1109/TWC.2019.2959300
   Neely M. J., 2010, STOCHASTIC NETWORK O
   Ouyang T, 2019, IEEE INFOCOM SER, P1468, DOI [10.1109/infocom.2019.8737560, 10.1109/INFOCOM.2019.8737560]
   Ouyang T, 2018, IEEE J SEL AREA COMM, V36, P2333, DOI 10.1109/JSAC.2018.2869954
   Ranadheera S, 2017, Arxiv, DOI arXiv:1711.09012
   Satyanarayanan M, 2017, COMPUTER, V50, P30, DOI 10.1109/MC.2017.9
   Shafi M, 2017, IEEE J SEL AREA COMM, V35, P1201, DOI 10.1109/JSAC.2017.2692307
   Shakarami A, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102362
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Sukhmani S, 2019, IEEE MULTIMEDIA, V26, P21, DOI 10.1109/MMUL.2018.2879591
   Tang CG, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102331
   TASSIULAS L, 1990, PROCEEDINGS OF THE 29TH IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-6, P2130, DOI 10.1109/CDC.1990.204000
   Tran TX, 2017, IEEE COMMUN MAG, V55, P54, DOI 10.1109/MCOM.2017.1600863
   Wang Q, 2020, IEEE INTERNET THINGS, V7, P11626, DOI 10.1109/JIOT.2020.3000193
   Xu JL, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON EDGE COMPUTING (IEEE EDGE), P47, DOI 10.1109/IEEE.EDGE.2017.15
   Yao Y, 2012, IEEE INFOCOM SER, P1431, DOI 10.1109/INFCOM.2012.6195508
   Zhang GL, 2019, IEEE INTERNET THINGS, V6, P4035, DOI 10.1109/JIOT.2018.2875909
   Zhang GL, 2018, IEEE T IND INFORM, V14, P4642, DOI 10.1109/TII.2018.2843365
NR 37
TC 1
Z9 1
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102759
DI 10.1016/j.sysarc.2022.102759
EA NOV 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6E0DY
UT WOS:000883055800004
DA 2024-07-18
ER

PT J
AU Ahmadi-Pour, S
   Herdt, V
   Drechsler, R
AF Ahmadi-Pour, Sallar
   Herdt, Vladimir
   Drechsler, Rolf
TI The MicroRV32 framework: An accessible and configurable open source
   RISC-V cross-level platform for education and research
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE RISC-V; RTL; FPGA; Virtual prototype; Open source
AB In this paper we propose mu RV32 (MicroRV32) an open source RISC-V platform for education and research. mu RV32 integrates several peripherals alongside a configurable 32 bit RISC-V core interconnected with a generic bus system. It supports bare-metal applications as well as the FreeRTOS operating system. Beside an RTL implementation in the modern SpinalHDL language (mu RV32 RTL) we also provide a corresponding binary compatible Virtual Prototype (VP) that is implemented in standard compliant SystemC TLM (mu RV32 VP). In combination the VP and RTL descriptions pave the way for advanced cross-level methodologies in the RISC-V context. Moreover, based on a readily available open source tool flow, mu RV32 RTL can be exported into a Verilog description and simulated with the Verilator tool or synthesized onto an FPGA. The tool flow is very accessible and fully supported under Linux. As part of our experiments we provide a set of ready to use application benchmarks and report execution performance results of mu RV32 at the RTL, VP and FPGA level together with a proof-of-concept FPGA synthesis statistic for different processor configurations. We believe that our mu RV32 platform is a suitable foundation for further research and education purposes due to its open source nature, accessible toolchain working in Linux and support for small low-priced FPGAs in combination with a solid feature set.
C1 [Ahmadi-Pour, Sallar; Herdt, Vladimir; Drechsler, Rolf] Univ Bremen, Inst Comp Sci, Bremen, Germany.
   [Herdt, Vladimir; Drechsler, Rolf] DFKI GmbH, Cyber Phys Syst, Bremen, Germany.
C3 University of Bremen; German Research Center for Artificial Intelligence
   (DFKI)
RP Ahmadi-Pour, S (corresponding author), Univ Bremen, Inst Comp Sci, Bremen, Germany.
EM sallar@uni-bremen.de; vherdt@uni-bremen.de; drechsler@uni-bremen.de
RI Drechsler, Rolf/K-2508-2014
OI Drechsler, Rolf/0000-0002-9872-1740; Ahmadi-Pour,
   Sallar/0000-0003-4000-6207
FU German Federal Ministry of Education and Research (BMBF);  [16ME0127]; 
   [01IW19001]
FX Acknowledgments This work was supported in part by the German Federal
   Ministry of Education and Research (BMBF) within the project Scale4Edge
   under contract no. 16ME0127 and within the project VerSys under contract
   no. 01IW19001.
CR Ahmadi-Pour Sallar, 2021, METHODEN BESCHREIBUN
   Ahmadi-Pour Sallar, 2021, DESIGN AUTOMATION CP
   [Anonymous], 2021, RISC V VIRTUAL PROTO
   [Anonymous], 2011, IEEE STANDARD SYSTEM
   [Anonymous], RISC V DV
   [Anonymous], RISC V ISA TESTS
   [Anonymous], 2009, OSCI TLM 2 0 LANGUAG
   [Anonymous], OP SOURC RISC V PROC
   [Anonymous], 2020, RISC-V Formal Verification Framework
   Asanovic K, 2016, Tech. Rep. UCB/EECS-2016-17
   Bailey B, 2010, EMBED SYST, P83, DOI 10.1007/978-1-4419-0965-7_3
   Barry R., 2009, FreeRTOS reference manual: API functions and configuration options
   Charif A, 2019, PROCEEDINGS OF THE RAPID SIMULATION AND PERFORMANCE EVALUATION: METHODS AND TOOLS (RAPIDO '19) / HIPEAC'19 CONFERENCE, DOI 10.1145/3300189.3300192
   Chisel HDL, 2021, US
   Comer DouglasE., 2004, Essentials of Computer Architecture
   DBT-RISE-RISCV, 2021, US
   De Schutter T., 2014, Better Software. Faster!: Best Practices in Virtual Prototyping
   gem5, 2021, US
   Harris SL, 2021, I C FIELD PROG LOGIC, P145, DOI 10.1109/FPL53798.2021.00032
   Herdt V., 2020, Enhanced Virtual Prototyping
   Herdt V, 2020, INT FORUM DES LANG
   Herdt V, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101756
   Heuring Vincent P., 2003, COMPUTER SYSTEMS DES, Vsecond
   Kanamori Takuto, 2020, ABS201111246 CORR
   Merchant F, 2021, I CONF VLSI DESIGN, P270, DOI 10.1109/VLSID51830.2021.00051
   Onnebrink G, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P366, DOI 10.1109/SAMOS.2016.7818374
   Pappon C, 2021, SPINALHDL
   Pappon C., 2021, VEXRISCV
   Patterson David A., 2021, MORGAN KAUFMANN SERI, Vsecond
   RISCV-QEMU, 2021, US
   Spike, 2021, US
   Tagliavini G, 2019, DES AUT TEST EUROPE, P654, DOI [10.23919/DATE.2019.8714897, 10.23919/date.2019.8714897]
   Tanenbaum A.S., 2012, Structured Computer Organization
   Tempel S, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P218, DOI 10.23919/DATE51398.2021.9474149
   Waterman A., 2019, The risc-v instruction set manual, volume i: User-level isa, document version 20191213, VI
   Waterman A., 2019, The RISC-V Instruction Set Manual Volume II: Privileged Architecture Document Version 20190608-Priv-MSU-Ratified, VII
   Wolf C., 2021, PROJECT ICESTORM
   Wolf C., 2021, PICORV32
   YosysHQ, 2022, SYMBIYOSYS
   Zaruba F, 2019, IEEE T VLSI SYST, V27, P2629, DOI 10.1109/TVLSI.2019.2926114
NR 40
TC 3
Z9 4
U1 1
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102757
DI 10.1016/j.sysarc.2022.102757
EA OCT 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5Y1RV
UT WOS:000879067800002
DA 2024-07-18
ER

PT J
AU Lin, GF
   Wang, HJ
   Wan, J
   Zhang, L
   Huang, J
AF Lin, Gaofan
   Wang, Haijiang
   Wan, Jian
   Zhang, Lei
   Huang, Jie
TI A blockchain-based fine-grained data sharing scheme for e-healthcare
   system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Conditional proxy re-encryption; Condition invisible; Privacy;
   Blockchain; EMRs sharing
ID PROXY RE-ENCRYPTION; PUBLIC-KEY ENCRYPTION
AB The cloud-aided sharing of e-healthcare data has great positive significance for research. However, due to the privacy consideration, these data are usually encrypted before uploading to the cloud server which impedes data sharing between different medical institutions. Conditional proxy re-encryption (CPRE) allows the proxy to converse ciphertext, especially by specifying a condition embed in the re-encryption key to achieve fine-grained access control over the ciphertext. Unfortunately, existing CPRE schemes cannot ensure the privacy of the condition, which may contain some sensitive private information. Furthermore, a malicious proxy server may return part of the results and even false data to save its computation or bandwidth. To solve these problems, we propose a blockchain-based condition invisible proxy re-encryption scheme for the e-healthcare system. The proposed scheme guarantees the confidentiality of the data by hiding the condition in the re-encryption key so that the proxy cannot learn anything about the condition. Moreover, the ciphertext-searching algorithm is leveraged by executing the smart contract in the blockchain which ensures the results are correct and complete. Finally, experiment results demonstrate the practicability of the proposed scheme in applications.
C1 [Lin, Gaofan; Wang, Haijiang; Wan, Jian; Zhang, Lei; Huang, Jie] Zhejiang Univ Sci & Technol, Sch Informat & Elect Engn, Zhejiang, Peoples R China.
C3 Zhejiang University of Science & Technology
RP Wang, HJ; Wan, J (corresponding author), Zhejiang Univ Sci & Technol, Sch Informat & Elect Engn, Zhejiang, Peoples R China.
EM GaofanLin1874@163.com; wanghaijiangyes@163.com; wanjian@zust.edu.cn;
   papaver_rhoeas@126.com; huangjie@zust.edu.cn
FU Zhejiang Provincial Key Research and Development Program Project;
   National Nat-ural Science Foundation of China; Natural Science
   Foundation of Zhejiang Province, China;  [2021C03145];  [61972358]; 
   [LQ20F020010]
FX Acknowledgments This work was supported by the Zhejiang Provincial Key
   Research and Development Program Project (Grant 2021C03145) , National
   Nat-ural Science Foundation of China (Grant no. 61972358) and Natural
   Science Foundation of Zhejiang Province, China (Grant LQ20F020010) .
CR Ahene E, 2019, IEEE INTERNET THINGS, V6, P9722, DOI 10.1109/JIOT.2019.2930742
   Ali M, 2021, IEEE T CLOUD COMPUT, V9, P347, DOI 10.1109/TCC.2018.2854790
   [Anonymous], 2010, INT J DIGITAL CONTEN, DOI DOI 10.4156/JDCTA.VOL4.ISSUE9.17
   Ateniese G., 2006, ACM Transactions on Information and Systems Security, V9, P1, DOI 10.1145/1127345.1127346
   Baek J, 2008, LECT NOTES COMPUT SC, V5072, P1249, DOI 10.1007/978-3-540-69839-5_96
   Blaze M, 1998, LECT NOTES COMPUT SC, V1403, P127, DOI 10.1007/BFb0054122
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Cachin C., 2016, P WORKSH DISTR CRYPT, V310, P1, DOI DOI 10.4230/LIPICS.OPODIS.2016.24
   Chen BW, 2021, IEEE T NETW SCI ENG, V8, P2048, DOI 10.1109/TNSE.2020.2999551
   Chen ZH, 2016, CONCURR COMP-PRACT E, V28, P2858, DOI 10.1002/cpe.3754
   De Caro A, 2011, IEEE SYMP COMP COMMU
   Deng RH, 2008, LECT NOTES COMPUT SC, V5339, P1, DOI 10.1007/978-3-540-89641-8_1
   Emura K, 2020, J COMPUT SYST SCI, V114, P107, DOI 10.1016/j.jcss.2020.06.003
   Emura K, 2017, LECT NOTES COMPUT SC, V10394, P3, DOI 10.1007/978-3-319-64701-2_1
   Fang L, 2010, CHOSEN PUBLIC KEY CI
   Ge CP, 2022, IEEE T DEPEND SECURE, V19, P2864, DOI 10.1109/TDSC.2021.3065999
   Ge CP, 2022, IEEE T DEPEND SECURE, V19, P2907, DOI 10.1109/TDSC.2021.3076580
   Ge CP, 2021, IEEE T DEPEND SECURE, V18, P2787, DOI 10.1109/TDSC.2020.2963978
   Ge CP, 2021, IEEE T DEPEND SECURE, V18, P1214, DOI 10.1109/TDSC.2019.2899300
   Green M, 2007, LECT NOTES COMPUT SC, V4521, P288
   Guo H, 2021, IEEE T DEPEND SECURE, V18, P145, DOI 10.1109/TDSC.2018.2877601
   Hewa T, 2021, J NETW COMPUT APPL, V177, DOI 10.1016/j.jnca.2020.102857
   Kar D. M., 2019, arXiv
   Li WC, 2022, T EMERG TELECOMMUN T, V33, DOI 10.1002/ett.3986
   Libert B, 2008, LECT NOTES COMPUT SC, V4939, P360, DOI 10.1007/978-3-540-78440-1_21
   Miao YB, 2022, IEEE T CLOUD COMPUT, V10, P835, DOI 10.1109/TCC.2020.2989296
   Nakahara Shinichi, 2019, European Journal of Taxonomy, P1, DOI 10.5852/ejt.2019.551
   Prasad S, 2021, J INF SECUR APPL, V58, DOI 10.1016/j.jisa.2020.102703
   Pugazhenthi A, 2019, J MED SYST, V43, DOI 10.1007/s10916-019-1381-7
   Qiu H, 2020, IEEE J BIOMED HEALTH, V24, P2499, DOI 10.1109/JBHI.2020.2973467
   Shao J, 2010, INFORM SCIENCES, V180, P2576, DOI 10.1016/j.ins.2010.03.026
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Wang TT, 2016, LECT NOTES COMPUT SC, V9955, P251, DOI 10.1007/978-3-319-46298-1_17
   Wang XA, 2019, J PARALLEL DISTR COM, V130, P153, DOI 10.1016/j.jpdc.2019.03.018
   Wang XA, 2018, INT J WEB GRID SERV, V14, P44, DOI 10.1504/IJWGS.2018.088394
   Wang XA, 2012, J SYST SOFTWARE, V85, P643, DOI 10.1016/j.jss.2011.09.035
   Wood G., 2014, Ethereum project yellow paper, V151, P1
   Xiang XY, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102417
   Xu P, 2016, IEEE T COMPUT, V65, P66, DOI 10.1109/TC.2015.2417544
   Yang WY, 2021, IEEE T INF FOREN SEC, V16, P100, DOI 10.1109/TIFS.2020.3001728
   Zhang HL, 2018, IEEE ACCESS, V6, P40713, DOI 10.1109/ACCESS.2018.2857205
   Zou RP, 2021, INFORM PROCESS MANAG, V58, DOI 10.1016/j.ipm.2021.102604
NR 42
TC 11
Z9 11
U1 7
U2 49
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2022
VL 132
AR 102731
DI 10.1016/j.sysarc.2022.102731
EA SEP 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5B4DS
UT WOS:000863521800001
OA hybrid
DA 2024-07-18
ER

PT J
AU Chhikara, D
   Rana, S
   Mishra, A
   Mishra, D
AF Chhikara, Deepak
   Rana, Saurabh
   Mishra, Ankita
   Mishra, Dheerendra
TI Blockchain-driven authorized data access mechanism for digital
   healthcare
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Healthcare system; Blockchain; Access control; Authentication; Privacy
AB The existing traditional medical database system is a centralized system in which data manipulation is easy, privacy is critical, and there is a lack of easy information exchange and adequate data management. Although blockchain mechanisms have the potential to use and easily maintained on the distributed medical architecture around the globe to address the bottleneck situation. In this paper, we propose a blockchain-based authenticated access control framework. We use blockchain technology to defend patients' rights to licensed medical material distribution systems. The proposed mechanism's security has been demonstrated against adversary. The analysis of performance and comparative study is also performed, which shows that it is a reliable authenticated access control architecture for e-healthcare in terms of efficiency and security.
C1 [Chhikara, Deepak] Chandigarh Univ, Dept Math, Mohali 140413, India.
   [Rana, Saurabh] Chandigarh Univ, Univ Ctr Res & Dev, Dept Math, Mohali 140413, India.
   [Mishra, Ankita] Govt Nehru PG Coll, Dept Math, Agarmalwa 465441, India.
   [Mishra, Dheerendra] Maulana Azad Natl Inst Technol, Dept Math, Bhopal, India.
C3 Chandigarh University; Chandigarh University; National Institute of
   Technology (NIT System); Maulana Azad National Institute of Technology
   Bhopal
RP Mishra, D (corresponding author), Maulana Azad Natl Inst Technol, Dept Math, Bhopal, India.
EM dheerendra.m@gmail.com
RI Mishra, Dheerendra/C-4208-2017
OI Mishra, Dheerendra/0000-0001-8115-6397
CR Bakhtiari-Chehelcheshmeh S, 2017, WIRELESS PERS COMMUN, V94, P2833, DOI 10.1007/s11277-016-3721-y
   Chattu VK, 2019, BIG DATA COGN COMPUT, V3, DOI 10.3390/bdcc3020025
   Chen Jian-Neng, 2021, EFFICIENT AGGREGATE
   Ekblaw A., 2016, A Case Study for Blockchain in Healthcare:"MedRec" prototype for electronic health records and medical research data, DOI DOI 10.1109/OBD.2016.11
   Hasselgren A, 2020, INT J MED INFORM, V134, DOI 10.1016/j.ijmedinf.2019.104040
   He DB, 2015, MULTIMEDIA SYST, V21, P49, DOI 10.1007/s00530-013-0346-9
   Jia XY, 2019, WIREL NETW, V25, P4737, DOI 10.1007/s11276-018-1759-3
   Kifayat K, 2013, SECURITY ENGINEERING FOR CLOUD COMPUTING: APPROACHES AND TOOLS, P123, DOI 10.4018/978-1-4666-2125-1.ch007
   Kumar P, 2012, SENSORS-BASEL, V12, P1625, DOI 10.3390/s120201625
   Lai CC, 2020, INT J ANTIMICROB AG, V55, DOI 10.1016/j.ijantimicag.2020.105924
   Leeming G, 2019, FRONT MED-LAUSANNE, V6, DOI 10.3389/fmed.2019.00171
   Nikravan M, 2020, WIRELESS PERS COMMUN, V111, P463, DOI 10.1007/s11277-019-06869-y
   Renuka K, 2019, J MED SYST, V43, DOI 10.1007/s10916-019-1251-3
   Satamraju KP, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20051389
   Shae Z, 2017, INT CON DISTR COMP S, P1972, DOI 10.1109/ICDCS.2017.61
   Srivastava G, 2018, Arxiv, DOI [arXiv:1811.03417, DOI 10.48550/ARXIV.1811.03417]
   Uddin MA, 2018, IEEE ACCESS, V6, P32700, DOI 10.1109/ACCESS.2018.2846779
   Vyas S, 2019, PROCEEDINGS 2019 AMITY INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE (AICAI), P709, DOI [10.1109/aicai.2019.8701230, 10.1109/AICAI.2019.8701230]
   Zhang J, 2016, IEEE ACCESS, V4, P9239, DOI 10.1109/ACCESS.2016.2645904
   Zheng XC, 2019, J MED INTERNET RES, V21, DOI 10.2196/13583
NR 20
TC 4
Z9 5
U1 6
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102714
DI 10.1016/j.sysarc.2022.102714
EA SEP 2022
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200001
DA 2024-07-18
ER

PT J
AU Odoom, J
   Huang, XF
   Wang, LC
AF Odoom, Justice
   Huang, Xiaofang
   Wang, Licheng
TI Stateless forward-secure key-insulated linkable ring signature scheme in
   ID-based setting
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Anonymity; Forward-security; Key-insulation; Ring signature;
   Statelessness
AB Forward-security and key-insulation have been the mainstream antidotes to the key exposure problem in conventional and ring signatures primarily in the setting of public key infrastructure. However, all extant schemes require keeping state of time periods. Moreover, time-bound keys are stored for retrieval during key update and more importantly signature-related dispute resolution which may extend beyond stipulated time periods. Spurred on by the gravity of key exposure in the setting of identity-based cryptography, we introduce a stateless forward-secure key-insulated linkable ring signature accomplished partly with on-demand ephemeral secret keys consequently eliminating the need for state-keeping and long-term storage. We prove security of our construction in the Random Oracle Model based on intractable problems of Computational Diffie-Hellman (CDH) and Discrete Logarithm (DL). Subsequently, we present evaluation results from a comparative analysis of extant identity-based linkable ring signature schemes to attest to the uniqueness, convenience and efficiency of our scheme which incidentally compared to state-of-the-art achieves a running time of 22.113ms faster at verification phase making it the fastest compared to extant schemes aside the statelessness and constant linkability attributes.
C1 [Odoom, Justice; Huang, Xiaofang] Southwest Univ Sci & Technol, Sch Comp Sci & Technol, Mianyang 621010, Sichuan, Peoples R China.
   [Wang, Licheng] Beijing Univ Posts & Telecommun, State Key Lab Networking & Switching Technol, Beijing 100876, Peoples R China.
C3 Southwest University of Science & Technology - China; Beijing University
   of Posts & Telecommunications
RP Odoom, J (corresponding author), Southwest Univ Sci & Technol, Sch Comp Sci & Technol, Mianyang 621010, Sichuan, Peoples R China.
EM odoom.justice@ieee.org
RI Odoom, Justice/AEE-5083-2022
OI Odoom, Justice/0000-0003-2765-6977; Wang, Licheng/0000-0001-8418-1897;
   huang, xiaofang/0000-0002-9710-2171
CR AShaik S., 2017, INT J SCI ENG TECHNO
   Au MH, 2006, LECT NOTES COMPUT SC, V4329, P364
   Au MH, 2013, THEOR COMPUT SCI, V469, P1, DOI 10.1016/j.tcs.2012.10.031
   Baum Carsten, 2018, Information and Communications Security. 20th International Conference, ICICS 2018. Proceedings: Lecture Notes in Computer Science (LNCS 11149), P303, DOI 10.1007/978-3-030-01950-1_18
   Bernstein DJ, 2015, LECT NOTES COMPUT SC, V9056, P368, DOI 10.1007/978-3-662-46800-5_15
   Boyen X, 2018, CRYPTOGRAPHY-BASEL, V2, DOI 10.3390/cryptography2040035
   Chen ZY, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102011
   Chow SSM, 2006, LECT NOTES COMPUT SC, V4341, P175
   Chow SSM, 2005, LECT NOTES COMPUT SC, V3531, P499
   Deng LZ, 2019, IEEE ACCESS, V7, P153969, DOI 10.1109/ACCESS.2019.2948972
   Deng LZ, 2014, THEOR COMPUT SCI, V535, P38, DOI 10.1016/j.tcs.2014.04.002
   Fujisaki E, 2012, IEICE T FUND ELECTR, VE95A, P151, DOI 10.1587/transfun.E95.A.151
   He DB, 2016, IEEE T INF FOREN SEC, V11, P2052, DOI 10.1109/TIFS.2016.2573746
   Herranz J, 2007, THEOR COMPUT SCI, V389, P100, DOI 10.1016/j.tcs.2007.08.002
   Hu CY, 2009, 2009 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, VOL 2, P587, DOI 10.1109/ICCSIT.2009.5234806
   Huang JY, 2019, THEOR COMPUT SCI, V759, P1, DOI 10.1016/j.tcs.2019.01.008
   Jeong IR, 2008, IEEE T KNOWL DATA EN, V20, P1145, DOI 10.1109/TKDE.2008.19
   Jeong IR, 2009, IEICE T FUND ELECTR, VE92A, P322, DOI 10.1587/transfun.E92.A.322
   Li XF, 2020, IEEE ACCESS, V8, P76765, DOI 10.1109/ACCESS.2020.2987831
   Liu J.K., 2005, CRYPTOL EPRINT ARCH
   Liu JK, 2004, LECT NOTES COMPUT SC, V3108, P325
   Liu JK, 2005, LECT NOTES COMPUT SC, V3481, P614
   Liu JK, 2014, IEEE T KNOWL DATA EN, V26, P157, DOI 10.1109/TKDE.2013.17
   Liu Z, 2019, 2019 4TH IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY (EUROS&P), P215, DOI 10.1109/EuroSP.2019.00025
   Mwitende G, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101777
   Nassurdine M., 2021, INFORM SECURITY CRYP, P42, DOI [10.1007/978-3-030-88323-23, DOI 10.1007/978-3-030-88323-23]
   Park S., 2019, LNCS, P159, DOI DOI 10.1007/978-3-030-26954-8
   Qin MJ, 2018, J COMPUT SCI TECH-CH, V33, P533, DOI 10.1007/s11390-018-1838-z
   Rivest R.L., 2001, INT C THEOR APPL CRY, P552, DOI DOI 10.1007/3-540-45682-1_32
   Shamir A., 1985, Advances in Cryptology, V84 4, P47, DOI 10.1007/3-540-39568-7_5
   Tsang PP, 2010, LECT NOTES COMPUT SC, V6402, P166, DOI 10.1007/978-3-642-16280-0_11
   Tsang PP, 2004, LECT NOTES COMPUT SC, V3348, P384
   Tsang PP, 2005, LECT NOTES COMPUT SC, V3439, P48
   VS B., 2015, INT J SCI TECHNOL EN
   Wang KF, 2015, INFORM SCIENCES, V321, P71, DOI 10.1016/j.ins.2015.05.033
   Wang LC, 2019, J NETW COMPUT APPL, V127, P43, DOI 10.1016/j.jnca.2018.11.003
   Xu MJ, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102206
   Yuen TH, 2013, COMPUT J, V56, P407, DOI 10.1093/comjnl/bxs115
   Zhang FG, 2002, LECT NOTES COMPUT SC, V2501, P533
   Zhang J., 2020, Int.J.Netw.Secur, V22, P392
   Zheng D, 2007, LECT NOTES COMPUT SC, V4809, P716
NR 41
TC 4
Z9 4
U1 2
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102600
DI 10.1016/j.sysarc.2022.102600
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O9RS
UT WOS:000855031800005
DA 2024-07-18
ER

PT J
AU Xu, YJ
   Song, F
   Chen, TL
AF Xu, Yongjie
   Song, Fu
   Chen, Taolue
TI ESampler: Boosting sampling of satisfying assignments for Boolean
   formulas via derivation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Booleansatisfiability; Constraint-basedsampling; SATsolving
ID GENERATION
AB Boolean satisfiability (SAT) plays a key role in diverse areas such as spanning planning, inference, data mining, testing and optimization. Apart from the classical problem of checking Boolean satisfiability, generating random satisfying assignments has attracted significant theoretical and practical interests over the past years. In practical applications, usually a large number of satisfying assignments for a given Boolean formula are needed, the generation of which turns out to be a computational hard problem in both theory and practice. In this work, we propose a novel approach to derive a large set of satisfying assignments from a given one in an efficient way. Our approach is based on an insight that flipping the truth values of properly chosen variables of a satisfying assignment could result in satisfying assignments without invoking computationally expensive SAT solving. We propose a derivation algorithm to discover such variables for each given satisfying assignment. Our approach is orthogonal to the previous techniques for generating satisfying assignments and could be integrated into the existing SAT samplers. We implement our approach as an open-source tool ESampler using two representative state-of-the-art samplers (QuickSampler and UniGen3) as the underlying satisfying assignment generation engine. We conduct extensive experiments on various publicly available benchmarks and apply ESampler to solve Bayesian inference. The results show that ESampler can efficiently boost the sampling of satisfying assignments of both QuickSampler and UniGen3 on a large portion of the benchmarks and is at least comparable on the others. ESampler performs considerably better than QuickSampler and UniGen3, as well as another state-of-the-art sampler SearchTreeSampler.
C1 [Xu, Yongjie; Song, Fu] ShanghaiTech Univ, Sch Informat Sci & Technol, Shanghai, Peoples R China.
   [Chen, Taolue] Univ London, Dept Comp Sci, London, England.
C3 ShanghaiTech University; University of London
RP Song, F (corresponding author), ShanghaiTech Univ, Sch Informat Sci & Technol, Shanghai, Peoples R China.
EM songfu@shanghaitech.edu.cn
OI Chen, Taolue/0000-0002-5993-1665; Song, Fu/0000-0002-0581-2679
FU National Natural Science Foundation of China (NSFC) [62072309,
   61872340]; State Key Laboratory of Novel Software Tech-nology, Nanjing
   University [KFKT2018A16]; Birkbeck BEI School Project (EFFECT)
FX Acknowledgments This work is supported by the National Natural Science
   Foundation of China (NSFC) under Grants No. 62072309 and No. 61872340,
   an oversea grant from the State Key Laboratory of Novel Software
   Tech-nology, Nanjing University (KFKT2018A16) , and Birkbeck BEI School
   Project (EFFECT) .
CR Abed S, 2021, INT J INTELL SYST, V36, P112, DOI 10.1002/int.22294
   Achlioptas D, 2018, LECT NOTES COMPUT SC, V10929, P135, DOI 10.1007/978-3-319-94144-8_9
   ANGLUIN D, 1980, THEOR COMPUT SCI, V12, P161, DOI 10.1016/0304-3975(80)90027-4
   [Anonymous], 2016, CONSTRAINTS, DOI DOI 10.1007/s10601-015-9204-z
   [Anonymous], 2013, Advances in Neural Information Processing Systems (NIPS)
   Bacchus F, 2003, ANN IEEE SYMP FOUND, P340, DOI 10.1109/SFCS.2003.1238208
   Bayardo R.J., 1997, P 14 NAT C ART INT 9, P203
   Bellare M, 2000, INFORM COMPUT, V163, P510, DOI 10.1006/inco2000.2885
   Biere A, 2009, FRONT ARTIF INTEL AP, V185, P457, DOI 10.3233/978-1-58603-929-5-457
   Bjorner N., 2014, P 6 INT S S COMP SOF, P1
   Bois Frederic Y, 2013, Methods Mol Biol, V930, P597, DOI 10.1007/978-1-62703-059-5_25
   Chakraborty Supratik, 2015, Tools and Algorithms for the Construction and Analysis of Systems. 21st International Conference, TACAS 2015, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2015. Proceedings: LNCS 9035, P304, DOI 10.1007/978-3-662-46681-0_25
   Chakraborty Supratik, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P608, DOI 10.1007/978-3-642-39799-8_40
   Chakraborty S, 2014, DES AUT CON, DOI 10.1145/2593069.2593097
   Chen G., 2021, CORR ARXIV210901766
   Cook S. A., 1971, Proceedings of the 3rd annual ACM symposium on theory of computing, P151
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   DIMACS, 1993, CLIQ COL PROBL GRAPH
   Dutra R, 2018, PROCEEDINGS 2018 IEEE/ACM 40TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE), P549, DOI 10.1145/3180155.3180248
   Ermon S., 2012, P 28 C UNC ART INT, P255
   Gomes C. P., 2006, Advances in Neural Information Processing Systems
   Guralnik E, 2011, IEEE T COMPUT, V60, P176, DOI 10.1109/TC.2010.165
   Heckerman D, 1998, NATO ADV SCI I D-BEH, V89, P301
   Hubara I, 2016, ADV NEUR IN, V29
   Kitchen N., 2010, THESIS U CALIFORNIA
   Kitchen N, 2007, IEEE IC CAD, P258, DOI 10.1109/ICCAD.2007.4397275
   Korneev S, 2018, LECT NOTES COMPUT SC, V10929, P438, DOI 10.1007/978-3-319-94144-8_27
   Kukula JamesH., 2000, CAV, P113
   Marques-Silva JP, 1999, IEEE T COMPUT, V48, P506, DOI 10.1109/12.769433
   Meel K.S, 2018, CORR ARXIV180602239
   Narodytska N, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P5692
   Naveh R, 2013, LECT NOTES COMPUT SC, V8124, P823, DOI 10.1007/978-3-642-40627-0_60
   Naveh Y., 2006, Proc. of AAAI, P1720
   Naveh Y, 2007, AI MAG, V28, P13
   Papadimitriou C. H., 1994, Computational Complexity
   Roth D, 1996, ARTIF INTELL, V82, P273, DOI 10.1016/0004-3702(94)00092-1
   Sang T., 2005, P 10 NAT C ART INT 1, P475
   Silva J. P. M., 2003, The Best of ICCAD, P73
   Sipser M., 1983, STOC, P330, DOI [10.1145/800061.808762, DOI 10.1145/800061.808762]
   Soos M, 2020, LECT NOTES COMPUT SC, V12224, P463, DOI 10.1007/978-3-030-53288-8_22
   Soos M, 2009, LECT NOTES COMPUT SC, V5584, P244, DOI 10.1007/978-3-642-02777-2_24
   Sorensson N., 2005, SOLV DESCR
   VALIANT LG, 1979, SIAM J COMPUT, V8, P410, DOI 10.1137/0208032
   Vorobyov K., 2012, 2012 IEEE Fifth International Conference on Software Testing, Verification and Validation (ICST 2012), P915, DOI 10.1109/ICST.2012.196
   Wei W, 2004, PROCEEDING OF THE NINETEENTH NATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND THE SIXTEENTH CONFERENCE ON INNOVATIVE APPLICATIONS OF ARTIFICIAL INTELLIGENCE, P670
   Wei W, 2005, LECT NOTES COMPUT SC, V3569, P324
   Xu Y., 2021, INT S DEPENDABLE SOF, P279
   Yuan J, 2004, IEEE T COMPUT AID D, V23, P412, DOI 10.1109/TCAD.2004.823348
   Zhang YD, 2021, LECT NOTES COMPUT SC, V12759, P175, DOI 10.1007/978-3-030-81685-8_8
   Zhang YL, 2018, AI COMMUN, V31, P267, DOI 10.3233/AIC-180763
   Zhang YL, 2017, PROCEEDINGS 11TH 2017 INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING (TASE), P39
   Zhao YN, 2009, INT C COMP SUPP COOP, P62, DOI 10.1109/CSCWD.2009.4968035
   Zhao Z, 2021, ISSTA '21: PROCEEDINGS OF THE 30TH ACM SIGSOFT INTERNATIONAL SYMPOSIUM ON SOFTWARE TESTING AND ANALYSIS, P42, DOI 10.1145/3460319.3464822
NR 53
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102615
DI 10.1016/j.sysarc.2022.102615
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A5VY
UT WOS:000827328600002
DA 2024-07-18
ER

PT J
AU Cheng, MQ
   Liu, LS
   Wang, JY
   Deng, QY
AF Cheng, Minquan
   Liu, Longsong
   Wang, Jinyu
   Deng, Qingyong
TI A novel centralized coded caching scheme for edge caching basestation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Coded caching; Placement delivery array; Fixed subpacketization;
   Transmission load
ID DELIVERY ARRAY DESIGN; FUNDAMENTAL LIMITS; PLACEMENT
AB With the development of microprocessor technology, the base stations (BSs) are equipped with more and more powerful storage and computing ability and then can be used as edge servers in the edge computing network. As a result, there is an extreme pressure on transmission load in the edge computing network during the peak traffic time. Coded caching is regarded as an efficient technology to reduce the transmission load. In this paper, we focus on designing the coded caching scheme for any fixed subpacketization and dynamic number of users by constructing an appropriate matrix called placement delivery array (PDA) based on Maddah-Ali and Niesen (MN) scheme. In order to accommodate the dynamic number of users, we remove some columns from the right side of the well known conjugate MN PDA to obtain a new flexible PDA with dynamic column number. It is worth noting that when the number of columns deleted is in a certain range, the transmission load of the scheme realized by our obtained PDA is order optimal. In addition, when the number of columns deleted satisfies a certain condition, by means of combinatorial method we can obtain an improved PDA which leads to a smaller transmission load.
C1 [Cheng, Minquan; Liu, Longsong; Wang, Jinyu; Deng, Qingyong] Guangxi Normal Univ, Guangxi Key Lab Multisource Informat Min & Secur, Guilin 541004, Peoples R China.
   [Deng, Qingyong] Xiangtan Univ, Key Lab Hunan Prov Internet Things & Informat Secu, Xiangtan 411105, Peoples R China.
C3 Guangxi Normal University; Xiangtan University
RP Deng, QY (corresponding author), Guangxi Normal Univ, Guangxi Key Lab Multisource Informat Min & Secur, Guilin 541004, Peoples R China.
EM qydeng@gxnu.edu.cn
FU Natural Science Foundation of China [62061004, 62076214, 62032020,
   U21A20474]; Excellent youth Re-search Foundation of Hunan Provincial
   Educational Department, China [20B553]; Guangxi Natural Science
   Foundation, China [2022GXNSFDA035087, 2022GXNSFBA035616]; Guangxi Bagui
   Scholar Teams for Innovation and Research Project, China; Guangxi Talent
   Highland Project of Big Data Intelligence and Application, China
FX Acknowledgments The authors would like to thank the editors and
   anonymous review-ers for their helpful feedback. This work was supported
   in part by the Natural Science Foundation of China under Grant (No.
   62061004, No. 62076214, No. 62032020, No. U21A20474) , and Excellent
   youth Re-search Foundation of Hunan Provincial Educational Department,
   China under Grant (No. 20B553) , and Guangxi Natural Science Foundation,
   China (No. 2022GXNSFDA035087, No. 2022GXNSFBA035616) , and in part by
   the Guangxi Bagui Scholar Teams for Innovation and Research Project,
   China, and the Guangxi Talent Highland Project of Big Data Intelligence
   and Application, China.
CR Cheng MQ, 2021, IEEE T INFORM THEORY, V67, P7121, DOI 10.1109/TIT.2021.3112492
   Cheng MQ, 2021, IEEE T INFORM THEORY, V67, P1732, DOI 10.1109/TIT.2020.3049074
   Cheng MQ, 2020, IEEE T COMMUN, V68, P1370, DOI 10.1109/TCOMM.2019.2962028
   Chong SG, 2018, IEEE T INFORM THEORY, V64, P5755, DOI 10.1109/TIT.2018.2847679
   Deng QY, 2017, KSII T INTERNET INF, V11, P5712, DOI 10.3837/tiis.2017.12.002
   Ji MY, 2015, IEEE INT WORK SIGN P, P695, DOI 10.1109/SPAWC.2015.7227127
   Ji MY, 2016, IEEE T INFORM THEORY, V62, P849, DOI 10.1109/TIT.2015.2504556
   Karamchandani N, 2016, IEEE T INFORM THEORY, V62, P3212, DOI 10.1109/TIT.2016.2557804
   Li ZT, 2018, IEEE J SEL AREA COMM, V36, P304, DOI 10.1109/JSAC.2018.2804018
   Lin C, 2021, PROCEEDINGS OF THE 27TH ACM ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (ACM MOBICOM '21), P134, DOI 10.1145/3447993.3448616
   Long SQ, 2021, IEEE T PARALL DISTR, V32, P1629, DOI 10.1109/TPDS.2020.3041029
   Maddah-Ali MA, 2014, IEEE T INFORM THEORY, V60, P2856, DOI 10.1109/TIT.2014.2306938
   Mingming Z, 2020, IEEE ACCESS, V8, P217456, DOI 10.1109/ACCESS.2020.3042849
   Shanmugam K, 2017, IEEE INT SYMP INFO, P1237, DOI 10.1109/ISIT.2017.8006726
   Shanmugam K, 2016, IEEE T INFORM THEORY, V62, P5524, DOI 10.1109/TIT.2016.2599110
   Tang A., 2017, GLOBECOM 2017 2017 I, P1
   Tang L, 2018, IEEE T INFORM THEORY, V64, P3099, DOI 10.1109/TIT.2018.2800059
   Wan K., 2018, P 2018 IEEE INT C CO, P1
   Wan K, 2020, IEEE T INFORM THEORY, V66, P1318, DOI 10.1109/TIT.2020.2967753
   Wang J., 2020, HIGH TEMPERATURE HIG
   Wang JY, 2019, IEEE T COMMUN, V67, P3388, DOI 10.1109/TCOMM.2019.2893942
   Wang K, 2019, IEEE INT SYMP INFO, P2019, DOI [10.1109/ISIT.2019.8849624, 10.1109/isit.2019.8849624]
   Yan QF, 2018, IEEE COMMUN LETT, V22, P236, DOI 10.1109/LCOMM.2017.2765629
   Yan QF, 2017, IEEE T INFORM THEORY, V63, P5821, DOI 10.1109/TIT.2017.2725272
   Zewail AA, 2017, IEEE INT SYMP INFO, P2433, DOI 10.1109/ISIT.2017.8006966
NR 25
TC 2
Z9 2
U1 3
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102556
DI 10.1016/j.sysarc.2022.102556
EA MAY 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C8FZ
UT WOS:000811098400006
DA 2024-07-18
ER

PT J
AU Sadeghi, M
   Philippi, M
   Mahdian, A
   Slomka, F
AF Sadeghi, Mohammadreza
   Philippi, Marco
   Mahdian, Amir
   Slomka, Frank
TI MIAT Efficient analysis of adaptive variable-rate tasks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Scheduling; Response time; AVR tasks
ID SCHEDULABILITY ANALYSIS
AB Response time analysis of adaptive variable-rate tasks (AV R tasks) is a challenging problem in automotive real-time systems. While in periodic event-triggered systems, the worst-case response time is easy to determine, the analysis of AVR tasks has to deal with an exponentially growing number of combinations of execution paths. Each execution path has a specific dynamic behavior. In this paper, we present a new approach for reducing the number of potential worst-case combinations by introducing an intuitive view on the relation of start and end speeds given by speed-phase diagram. Here we propose a minimal inter-arrival time algorithm (MIAT) which is built on time constant lines (isochrones) in a speed-phase diagram first introduced in this work. Compared with previous work, the MIAT algorithm is more accurate and shows a significant improvement in runtime.
C1 [Sadeghi, Mohammadreza; Philippi, Marco; Mahdian, Amir; Slomka, Frank] Ulm Univ, Ulm, Germany.
C3 Ulm University
RP Sadeghi, M (corresponding author), Ulm Univ, Ulm, Germany.
EM mohammadreza.sadeghi@uni-ulm.de; marco.philippi@uni-ulm.de;
   amir.mahdian@uni-ulm.de; frank.slomka@uni-ulm.de
OI Slomka, Frank/0000-0002-7933-6652; Mahdian, Amir/0000-0002-8271-7093
FU German Research Foundation (DFG) [P5313028]; German Federal Ministry of
   Education and Research (BMBF) [01IS21031A]
FX Acknowledgments This work was supported by German Research Foundation
   (DFG) under the grant agreement number P5313028 and by the German
   Federal Ministry of Education and Research (BMBF) under the grant
   agreement number 01IS21031A.
CR Bijinemula SK, 2018, REAL TIM SYST SYMP P, P384, DOI 10.1109/RTSS.2018.00053
   Bini E, 2004, IEEE T COMPUT, V53, P1462, DOI 10.1109/TC.2004.103
   Biondi A, 2018, IEEE T IND INFORM, V14, P4407, DOI 10.1109/TII.2018.2791939
   Biondi A, 2018, IEEE T COMPUT, V67, P687, DOI 10.1109/TC.2017.2777826
   Biondi A, 2015, EUROMICRO, P139, DOI 10.1109/ECRTS.2015.20
   Biondi A, 2016, DES AUT TEST EUROPE, P193
   Biondi A, 2014, EUROMICRO, P165, DOI 10.1109/ECRTS.2014.38
   Buttazzo GC, 2014, DES AUT TEST EUROPE
   Davis R.I., 2014, IEEE REAL TIM EMB TE
   Feld T, 2019, THESIS ULM U, DOI [10.18725/OPARU-24369, DOI 10.18725/OPARU-24369]
   Feld T., 2015, 2015 DES AUT TEST EU
   Feld T., 2018, SUFFICIENT RESPONSE
   Feld T, 2018, IEEE T COMPUT AID D, V37, P954, DOI 10.1109/TCAD.2017.2729459
   Feld T, 2018, J SYST SOFTWARE, V138, P100, DOI 10.1016/j.jss.2017.12.033
   Guo Z., 2015, P ACMIEEE 6 INT C CY, DOI [10.1145/2735960.2735976, DOI 10.1145/2735960.2735976]
   Huang WH, 2015, IEEE INT CONF EMBED, P176, DOI 10.1109/RTCSA.2015.36
   Kim J, 2012, ACM IEEE INT CONF CY, P55, DOI 10.1109/ICCPS.2012.14
   Kirk D.E., 2004, Optimal control theory: an introduction
   Lehoczky J, 1989, P REAL TIME SYSTEMS, DOI 10.1109AL.1989.63567
   LOCATELLI A, 2017, Optimal Control of a Double Integrator: A Primer on Maximum Principle
   Mohaqeqi M., 2017, EUR C REAL TIM SYST
   Peng C, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317806
   Peng C, 2018, REAL TIM SYST SYMP P, P396, DOI 10.1109/RTSS.2018.00054
   Pollex V, 2013, DES AUT TEST EUROPE, P1335
   Spuri M., 1996, RES REPORT
NR 25
TC 0
Z9 0
U1 1
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2022
VL 127
AR 102472
DI 10.1016/j.sysarc.2022.102472
EA APR 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1I5KZ
UT WOS:000797269300002
DA 2024-07-18
ER

PT J
AU Zhang, XJ
   Huang, C
   Gu, DW
   Zhang, JW
   Xue, JT
   Wang, HX
AF Zhang, Xiaojun
   Huang, Chao
   Gu, Dawu
   Zhang, Jingwei
   Xue, Jingting
   Wang, Huaxiong
TI Privacy-preserving statistical analysis over multi-dimensional
   aggregated data in edge computing-based smart grid systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smart grid systems; Multi-dimensional data aggregation; Statistical
   analysis; Edge computing; Fault-tolerance mechanism
ID EFFICIENT; SCHEME; SECURE; INTELLIGENCE; ATTACKS
AB Smart grid systems enable bidirectional data communication between users and a smart grid control center (CC), by utilizing various communication infrastructures and embedded devices. To extract valuable information from users' power consumption data efficiently, multi-dimensional data of users are required to be analyzed deeply. To protect users' privacy, power consumption data are usually encrypted before transmission, which simultaneously makes it difficult to conduct statistical analysis. In this paper, we propose a scheme which enables privacy-preserving statistical analysis over multi-dimensional aggregated data (SA-MAD) in smart grid systems equipped with edge computing. We modify Boneh-Goh-Nissim (BGN) public key cryptosystem to a dual-message encryption mode, combining with two special superincreasing sequences to deal with multi-dimensional encrypted data aggregation. Besides, we design an identity-based aggregate signature to ensure encrypted data integrity in smart grid systems, and employ shamir secret sharing technique to support transmission fault-tolerance mechanism from smart meters to corresponding edge servers. SA-MAD enables CC to flexibly conduct privacy-preserving statistical analysis (e.g., sum, average, and variance) over aggregated data, and it could be easily extended to support covariance and linear regression computation. The performance evaluation demonstrates the feasibility of SA-MAD in edge computing-based smart grid systems.
C1 [Zhang, Xiaojun; Gu, Dawu] Shanghai Jiao Tong Univ, Sch Cyber Sci & Engn, Shanghai, Peoples R China.
   [Zhang, Xiaojun; Huang, Chao; Zhang, Jingwei; Xue, Jingting] Southwest Petr Univ, Res Ctr Cyber Secur, Sch Comp Sci, Chengdu, Peoples R China.
   [Huang, Chao] Beihang Univ, Sch Cyber Sci & Technol, Beijing, Peoples R China.
   [Wang, Huaxiong] Nanyang Technol Univ, Sch Phys & Math Sci, Singapore, Singapore.
C3 Shanghai Jiao Tong University; Southwest Petroleum University; Beihang
   University; Nanyang Technological University
RP Zhang, XJ; Gu, DW (corresponding author), Shanghai Jiao Tong Univ, Sch Cyber Sci & Engn, Shanghai, Peoples R China.
EM zhangxjdzkd2012@163.com; dwgu@sjtu.edu.cn
OI Hwuang, Vincent/0000-0002-8083-2135
FU National Natural Sci-ence Foundation of China [61902327, U1636217,
   62002050]; China Postdoctoral Science Foundation [2020M681316]; Youth
   Scientific and Technology Innovation Team Project of SWPU, China
   [2019CXTD05]; Chengdu Key R & D project, China [2021-YF05-00965-SN]
FX Acknowledgments This work was supported in part by the National Natural
   Sci-ence Foundation of China under Grants 61902327, U1636217, and
   62002050; in part by the China Postdoctoral Science Foundation under
   Grant 2020M681316; in part by the Youth Scientific and Technology
   Innovation Team Project of SWPU, China under Grant 2019CXTD05; and in
   part by the Chengdu Key R & D project, China under Grant
   2021-YF05-00965-SN.
CR Akaber P, 2020, IEEE T SMART GRID, V11, P2676, DOI 10.1109/TSG.2019.2959937
   Alsharif A, 2019, IEEE INTERNET THINGS, V6, P10363, DOI 10.1109/JIOT.2019.2938776
   Andersson G, 2005, IEEE T POWER SYST, V20, P1922, DOI 10.1109/TPWRS.2005.857942
   [Anonymous], 2007, Final Report System Disturbance on 4 November 2006
   Bao HY, 2015, IEEE INTERNET THINGS, V2, P248, DOI 10.1109/JIOT.2015.2412552
   Ben Meskina S, 2018, INFORM SCIENCES, V454, P73, DOI 10.1016/j.ins.2018.04.010
   Boneh D, 2005, LECT NOTES COMPUT SC, V3378, P325
   Bresson E, 2003, LECT NOTES COMPUT SC, V2894, P37
   Chen LH, 2021, IEEE INTERNET THINGS, V8, P7863, DOI 10.1109/JIOT.2020.3041117
   Deng RL, 2017, IEEE T SMART GRID, V8, P2420, DOI 10.1109/TSG.2017.2702125
   Deng SG, 2020, IEEE INTERNET THINGS, V7, P7457, DOI 10.1109/JIOT.2020.2984887
   Ding Y, 2020, IEEE T IND INFORM, V16, P6607, DOI 10.1109/TII.2020.2965578
   Gentry C, 2006, LECT NOTES COMPUT SC, V3958, P257
   Günther F, 2014, LECT NOTES COMPUT SC, V8813, P321, DOI 10.1007/978-3-319-12280-9_21
   He JL, 2019, IEEE INTERNET THINGS, V6, P9054, DOI 10.1109/JIOT.2019.2926815
   Li FX, 2010, IEEE T SMART GRID, V1, P168, DOI 10.1109/TSG.2010.2053726
   Li SH, 2018, IEEE T IND INFORM, V14, P462, DOI 10.1109/TII.2017.2721542
   Li YQ, 2020, IEEE T MOBILE COMPUT, V19, P2833, DOI 10.1109/TMC.2019.2934103
   Lin YH, 2015, IEEE T SMART GRID, V6, P1839, DOI 10.1109/TSG.2015.2388492
   Liu JN, 2020, IEEE T SMART GRID, V11, P247, DOI 10.1109/TSG.2019.2920836
   Liu YQ, 2020, IEEE INTERNET THINGS, V7, P6722, DOI 10.1109/JIOT.2020.3004500
   Lu RX, 2012, IEEE T PARALL DISTR, V23, P1621, DOI 10.1109/TPDS.2012.86
   Lyu LJ, 2018, IEEE T IND INFORM, V14, P3733, DOI 10.1109/TII.2018.2803782
   Mahmood K, 2018, FUTURE GENER COMP SY, V88, P491, DOI 10.1016/j.future.2018.06.004
   Menezes A. J., 1996, HDB APPL CRYPTOGRAPH, V1st
   Merad-Boudia OR, 2021, IEEE INTERNET THINGS, V8, P6143, DOI 10.1109/JIOT.2020.3040982
   Moslehi K, 2010, IEEE T SMART GRID, V1, P57, DOI 10.1109/TSG.2010.2046346
   Paillier P, 1999, LECT NOTES COMPUT SC, V1592, P223
   Rahman MA, 2017, IEEE T DEPEND SECURE, V14, P221, DOI 10.1109/TDSC.2015.2446492
   Rahman MA, 2013, IEEE T SMART GRID, V4, P273, DOI 10.1109/TSG.2012.2228283
   Ruan LN, 2020, IEEE T IND INFORM, V16, P1848, DOI 10.1109/TII.2019.2933631
   Sha KW, 2017, IEEE T SMART GRID, V8, P2519, DOI 10.1109/TSG.2016.2526045
   Shen H, 2020, INFORM SCIENCES, V526, P289, DOI 10.1016/j.ins.2020.03.107
   Shen H, 2017, IEEE T INF FOREN SEC, V12, P1369, DOI 10.1109/TIFS.2017.2656475
   Wang J, 2020, IEEE T IND INFORM, V16, P1984, DOI 10.1109/TII.2019.2936278
   Wang XD, 2021, IEEE T IND INFORM, V17, P4065, DOI [10.1109/TII.2020.3014401, 10.1049/icp.2021.0610]
   Wang ZW, 2017, IEEE T IND INFORM, V13, P2428, DOI 10.1109/TII.2017.2705218
   Xiao J, 2017, IEEE T SMART GRID, V8, P1731, DOI 10.1109/TSG.2015.2505325
   Zhang T, 2021, INFORM SCIENCES, V557, P34, DOI 10.1016/j.ins.2020.12.021
   Zhang XJ, 2022, IEEE T DEPEND SECURE, V19, P4225, DOI 10.1109/TDSC.2021.3124546
   Zhang XJ, 2021, IEEE INTERNET THINGS, V8, P8234, DOI 10.1109/JIOT.2020.3047958
   Zhao S, 2021, IEEE T INF FOREN SEC, V16, P521, DOI 10.1109/TIFS.2020.3014487
NR 42
TC 7
Z9 7
U1 2
U2 23
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2022
VL 127
AR 102508
DI 10.1016/j.sysarc.2022.102508
EA APR 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1I5KZ
UT WOS:000797269300006
DA 2024-07-18
ER

PT J
AU Yazdanpanah, F
   Afsharmazayejani, R
AF Yazdanpanah, Fahimeh
   Afsharmazayejani, Raheel
TI A systematic analysis of power saving techniques for wireless
   network-on-chip architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Wireless NoC; Power saving; Energy efficiency; Power gating; DVFS
ID MULTI-CORE SYSTEM; MILLIMETER-WAVE; TO-CHIP; PERFORMANCE EVALUATION;
   CMOS TRANSMITTER; OOK TRANSMITTER; 65-NM CMOS; DESIGN; NOC;
   COMMUNICATION
AB Wireless network-on-chip (WNoC, a.k.a. WiNoC) architectures, as an emerging and viable alternative approach, overcome the communication constraints and drawbacks of network-on-chip (NoC) architectures. High scalability, high bandwidth, and low latency are the advantages of WNoCs that considerably alleviate the shortage of wired on-chip networks. Despite the great merits of WNoC, on the other hand, power-hungry wireless components cause problems regarding power consumption and temperature issues. Therefore, a significant challenge and an integral part of designing an efficient WNoC architecture would be resolving power management difficulties. Hence, the researchers have investigated various approaches to reduce and manage energy problems of WNoC structures while keeping up a trade-off between power efficiency and improving other performance parameters. This article presents a comprehensive systematic analysis on energy saving techniques in WNoCs. The goal is to classify state-of-the-art WNoCs architectures employing different approaches for reducing power consumption such as power gating, dynamic frequency/voltage scaling, enhancing transceiver structure, modifying topology and routing strategies. Some researchers investigate the impact of a wave-guiding medium type or wireless devices (e.g., transceivers) on power consumption. Besides, the voltage and frequency scaling, structure, routing and communication strategies are principal targets of energy efficiency.
C1 [Yazdanpanah, Fahimeh] Vali Easr Univ Rafsanjan, Fac Engn, Comp Engn Dept, Rafsanjan, Iran.
   [Afsharmazayejani, Raheel] Shahid Bahonar Univ, Fac Engn, Comp Engn Dept, Kerman, Iran.
C3 Shahid Bahonar University of Kerman (SBUK)
RP Yazdanpanah, F (corresponding author), Vali Easr Univ Rafsanjan, Fac Engn, Comp Engn Dept, Rafsanjan, Iran.
EM yazdanpanahf@vru.ac.ir
CR Abadal S, 2020, IEEE ACCESS, V8, P278, DOI 10.1109/ACCESS.2019.2961849
   Abadal S, 2018, IEEE COMMUN MAG, V56, P172, DOI 10.1109/MCOM.2018.1601068
   Abadal S, 2018, IEEE T PARALL DISTR, V29, P628, DOI 10.1109/TPDS.2017.2764901
   Abadal S, 2016, ACM SIGPLAN NOTICES, V51, P3, DOI 10.1145/2954679.2872396
   Abadal S, 2013, IEEE COMMUN MAG, V51, P137, DOI 10.1109/MCOM.2013.6658665
   Abbas A, 2014, COMPUT ELECTR ENG, V40, P333, DOI 10.1016/j.compeleceng.2014.07.012
   Abdollahi M, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102315
   Afsharmazayejani Raheel, 2018, Applied Reconfigurable Computing. Architectures, Tools, and Applications. 14th International Symposium, ARC 2018. Proceedings: LNCS 10824, P304, DOI 10.1007/978-3-319-78890-6_25
   Agyeman MO, 2017, IEEE T PARALL DISTR, V28, P359, DOI 10.1109/TPDS.2016.2575836
   Ahmed M.M., 2020, SUSTAIN COMPUT INFOR, V29
   Ahmed MM, 2020, SUSTAIN COMPUT-INFOR, V26, DOI 10.1016/j.suscom.2020.100379
   Al-Alem Y, 2020, IEEE T MICROW THEORY, V68, P39, DOI 10.1109/TMTT.2019.2945765
   Alaei, 2020, J SOFT COMPUT INF TE, V9, P229
   Alaei M., 2020, J. Soft Comput. Inf. Technol, V9, P74
   Alaei M., J CONTROL, V15
   Alaei M., 2018, J SOFT COMPUT INF TE, V7, P71
   Alaei M., 2019, 3 INT C SOFT COMPUTI
   Alaei M, 2021, CONCURR COMP-PRACT E, V33, DOI 10.1002/cpe.6055
   Alaei M, 2019, WIREL NETW, V25, P4173, DOI 10.1007/s11276-018-1738-8
   Alaei M, 2019, MOBILE NETW APPL, V24, P1486, DOI 10.1007/s11036-019-01270-2
   Alaei M, 2019, COMPUT METHODS DIFFE, V7, P511
   Alaei M, 2019, NANO COMMUN NETW, V19, P119, DOI 10.1016/j.nancom.2019.01.005
   Alam B, 2021, IEEE PHOTONICS J, V13, DOI 10.1109/JPHOT.2020.3046379
   Amin W, 2020, IEEE ACCESS, V8, P63607, DOI 10.1109/ACCESS.2020.2982675
   [Anonymous], 2014, INT WORKSH NETW CHIP
   Asaduzzaman A, 2017, IEEE T PARALL DISTR, V28, P374, DOI 10.1109/TPDS.2016.2571282
   Ascia G., 2018, 7 MEDITERRANEAN C EM
   Ascia G, 2020, ACM J EMERG TECH COM, V16, DOI 10.1145/3379448
   Baharloo M, 2020, COMPUT ELECTR ENG, V83, DOI 10.1016/j.compeleceng.2020.106578
   Baharloo M, 2018, MICROPROCESS MICROSY, V63, P104, DOI 10.1016/j.micpro.2018.09.001
   Baylon J, 2018, IEEE T VLSI SYST, V26, P2406, DOI 10.1109/TVLSI.2018.2856890
   Ben Ahmed A, 2020, IEEE T EMERG TOP COM, V8, P533, DOI 10.1109/TETC.2017.2737016
   Bhanu PV, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102026
   Bhaskar AV, 2021, J PARALLEL DISTR COM, V147, P196, DOI 10.1016/j.jpdc.2020.09.013
   Biswas AK, 2021, IEEE T EMERG TOP COM, V9, P692, DOI 10.1109/TETC.2020.2973427
   Bose A, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101738
   Byeon CW, 2020, IEEE T MICROW THEORY, V68, P2902, DOI 10.1109/TMTT.2020.2983026
   Byeon CW, 2017, IEEE MICROW WIREL CO, V27, P751, DOI 10.1109/LMWC.2017.2723999
   Byeon CW, 2013, IEEE T MICROW THEORY, V61, P3391, DOI 10.1109/TMTT.2013.2274962
   Catania Vincenzo, 2016, 2016 13th IEEE Annual Consumer Communications & Networking Conference (CCNC), P668, DOI 10.1109/CCNC.2016.7444860
   Catania V, 2018, ACM J EMERG TECH COM, V14, DOI 10.1145/3138807
   Catania V, 2016, DES AUT TEST EUROPE, P1321
   Chang K, 2012, ACM J EMERG TECH COM, V8, DOI 10.1145/2287696.2287706
   Chang MF, 2008, INT S HIGH PERF COMP, P174
   Chang MCF, 2008, INT SYMP MICROARCH, P376, DOI 10.1109/MICRO.2008.4771806
   Cheema HM, 2013, IEEE MICROW MAG, V14, P79, DOI 10.1109/MMM.2012.2226542
   Chen WH, 2009, IEEE J SOLID-ST CIRC, V44, P2711, DOI 10.1109/JSSC.2009.2027932
   Chidella KK, 2018, COMPUT ELECTR ENG, V65, P18, DOI 10.1016/j.compeleceng.2017.12.038
   Chidella KK, 2019, 2019 IEEE 9TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), P772, DOI 10.1109/CCWC.2019.8666466
   Das TS, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3387928
   Davoudabadifarahani H, 2019, OPTIK, V194, DOI 10.1016/j.ijleo.2019.163118
   De Micheli G, 2017, COMPUTER, V50, P10, DOI 10.1109/MC.2017.140
   Deb S., 2010, Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2010), P73, DOI 10.1109/ASAP.2010.5540799
   Deb S, 2014, P IEEE RAP SYST PROT, P59, DOI 10.1109/RSP.2014.6966893
   Deb S, 2012, IEEE J EM SEL TOP C, V2, P228, DOI 10.1109/JETCAS.2012.2193835
   Dehghani A, 2020, FUTURE GENER COMP SY, V106, P234, DOI 10.1016/j.future.2020.01.001
   Dehkordi JS, 2020, IEEE T COMMUN, V68, P1662, DOI 10.1109/TCOMM.2019.2960339
   Dey U, 2021, IEEE T COMP PACK MAN, V11, P493, DOI 10.1109/TCPMT.2020.3048155
   DiTomaso D., 2011, Proceedings of the 2011 IEEE 19th Annual Symposium on High-Performance Interconnects (HOTI 2011), P11, DOI 10.1109/HOTI.2011.12
   DiTomaso D, 2015, IEEE T PARALL DISTR, V26, P3289, DOI 10.1109/TPDS.2014.2383384
   DiTomaso D, 2013, 2013 SEVENTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS 2013)
   Dridi M, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101931
   Duraisamy K, 2015, DES AUT CON, DOI 10.1145/2744769.2744835
   Fasiku A.I., 2020, 2 INT SUSTAINABILITY, P1
   Fasiku AI, 2020, IEEE ST CONF RES DEV, P117, DOI 10.1109/SCOReD50371.2020.9250968
   Fernando V, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P849, DOI 10.1145/3297858.3304033
   Floyd BA, 2002, IEEE J SOLID-ST CIRC, V37, P543, DOI 10.1109/4.997846
   Foulon S., 2012, 2012 IEEE Radio and Wireless Symposium (RWS), P291, DOI 10.1109/RWS.2012.6175320
   Franques A, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1657, DOI 10.23919/DATE51398.2021.9473960
   Franques A, 2021, INT S HIGH PERF COMP, P304, DOI 10.1109/HPCA51647.2021.00034
   Fritsche D, 2017, IEEE T MICROW THEORY, V65, P3312, DOI 10.1109/TMTT.2017.2677908
   Gade H, 2015, I CONF VLSI DESIGN, P117, DOI 10.1109/VLSID.2015.25
   Gade SH, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3340109
   Gade SH, 2019, INTEGRATION, V64, P127, DOI 10.1016/j.vlsi.2018.09.004
   Ganguly A., 2018, J LOW POWER ELECT AP, V8, P668
   Garg S, 2012, ACM J EMERG TECH COM, V8, DOI 10.1145/2367736.2367739
   Gopal S, 2020, IEEE T CIRCUITS-I, V67, P3919, DOI 10.1109/TCSI.2020.3013092
   He SW, 2021, P IEEE, V109, P1666, DOI 10.1109/JPROC.2021.3107494
   Hu JY, 2013, IEEE MTT S INT MICR
   Hu WH, 2015, J SUPERCOMPUT, V71, P2830, DOI 10.1007/s11227-014-1341-4
   Huang CH, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101740
   Ikechukwu OM, 2021, IEEE ACCESS, V9, P64331, DOI 10.1109/ACCESS.2021.3071089
   Jog S, 2021, PROCEEDINGS OF THE 18TH USENIX SYMPOSIUM ON NETWORKED SYSTEM DESIGN AND IMPLEMENTATION, P973
   Juntunen E, 2010, IEEE T MICROW THEORY, V58, P348, DOI 10.1109/TMTT.2009.2037867
   Karkar A, 2018, IEEE T EMERG TOP COM, V6, P357, DOI 10.1109/TETC.2016.2551043
   Karkar A, 2016, IEEE CIRC SYST MAG, V16, P58, DOI 10.1109/MCAS.2015.2510199
   Karkar AJ, 2013, IET COMPUT DIGIT TEC, V7, P294, DOI 10.1049/iet-cdt.2013.0030
   Kawasaki Kenichi, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P414, DOI 10.1109/ISSCC.2010.5433831
   Kim R, 2014, INT CONF COMPIL ARCH, DOI 10.1145/2656106.2656120
   Kim RG, 2016, IEEE T VLSI SYST, V24, P2488, DOI 10.1109/TVLSI.2015.2512611
   Kim RG, 2016, IEEE T COMPUT, V65, P1323, DOI 10.1109/TC.2015.2441721
   Kodi A, 2018, INT PARALL DISTRIB P, P1010, DOI 10.1109/IPDPS.2018.00110
   Kohira K, 2016, IEICE T ELECTRON, VE99C, P458, DOI 10.1587/transele.E99.C.458
   Konstantinou D, 2021, INTEGRATION, V77, P104, DOI 10.1016/j.vlsi.2020.10.008
   Kouzapas D, 2020, J SYST ARCHITECT, V106, DOI 10.1016/j.sysarc.2019.101703
   Laha S., 2021, IEEE 21 ANN WIRELESS, P1, DOI DOI 10.1109/WAMICON47156.2021.9457082
   Laha S, 2015, IEEE T COMPUT AID D, V34, P186, DOI 10.1109/TCAD.2014.2379640
   Lee J, 2010, IEEE J SOLID-ST CIRC, V45, P264, DOI 10.1109/JSSC.2009.2034806
   Lee SB, 2009, FIFTEENTH ACM INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (MOBICOM 2009), P217
   Lemic F, 2021, IEEE J SEL AREA COMM, V39, P1506, DOI 10.1109/JSAC.2021.3071837
   Li X, 2018, IEEE T VLSI SYST, V26, P1895, DOI 10.1109/TVLSI.2018.2843282
   Li X, 2017, IEEE T COMPUT, V66, P1653, DOI 10.1109/TC.2017.2706278
   Liang Y, 2015, I SYMPOS LOW POWER E, P110, DOI 10.1109/ISLPED.2015.7273499
   Lin JJ, 2007, IEEE J SOLID-ST CIRC, V42, P1678, DOI 10.1109/JSSC.2007.900236
   Liu JY, 2021, FUTURE GENER COMP SY, V114, P519, DOI 10.1016/j.future.2020.07.044
   Liu SQ, 2021, PR IEEE COMP DESIGN, P277, DOI 10.1109/ICCD53106.2021.00052
   Liu W., 2019, J SYST ARCHITECT, V102
   Luo YB, 2019, IEEE ACCESS, V7, P30802, DOI 10.1109/ACCESS.2019.2903135
   Lysne O, 2006, IEEE T PARALL DISTR, V17, P51, DOI 10.1109/TPDS.2006.12
   Ma C, 2020, NEUROCOMPUTING, V401, P327, DOI 10.1016/j.neucom.2020.03.078
   Marcu C, 2009, IEEE J SOLID-ST CIRC, V44, P3434, DOI 10.1109/JSSC.2009.2032584
   MASRI IE, 2019, IEEE T COMPON PACK T, V9, P1931
   Mineo A, 2014, DES AUT TEST EUROPE
   Mineo A, 2016, MICROPROCESS MICROSY, V43, P59, DOI 10.1016/j.micpro.2016.01.019
   Mineo A, 2015, DES AUT TEST EUROPE, P513
   Mohiz MJ, 2021, IEEE ACCESS, V9, P141778, DOI 10.1109/ACCESS.2021.3120079
   Mondal HK, 2013, INT DES TEST SYMP
   Mondal HK, 2017, IEEE T SUST COMPUT, V2, P382, DOI 10.1109/TSUSC.2017.2742219
   Mondal HK, 2017, IEEE T MULTI-SCALE C, V3, P193, DOI 10.1109/TMSCS.2016.2595527
   Mondal HK, 2017, I CONF VLSI DESIGN, P87, DOI 10.1109/VLSID.2017.42
   Mondal HK, 2016, INT SYM QUAL ELECT, P227, DOI 10.1109/ISQED.2016.7479205
   Mondal HK, 2016, DES AUT TEST EUROPE, P1315
   Mondal HK, 2014, IEEE COMP SOC ANN, P185, DOI 10.1109/ISVLSI.2014.98
   Mondal HK, 2014, IEEE INT SOC CONF, P243, DOI 10.1109/SOCC.2014.6948935
   Morgan AA, 2020, IEEE ACCESS, V8, P185992, DOI 10.1109/ACCESS.2020.3030606
   Morris RW, 2014, IEEE T COMPUT, V63, P243, DOI 10.1109/TC.2012.183
   Moulik S, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101953
   Murray J., 2016, Sustainable wireless network-on-chip architectures, DOI DOI 10.1016/B978-0-12-803625-9.00017-0
   Murray J, 2015, IEEE DES TEST, V32, P29, DOI 10.1109/MDAT.2014.2357397
   Murray J, 2013, INT SYM QUAL ELECT, P135, DOI 10.1109/ISQED.2013.6523601
   Nabavinejad SM, 2020, IEEE J EM SEL TOP C, V10, P268, DOI 10.1109/JETCAS.2020.3022920
   Nakajima K, 2014, IEEE ASIAN SOLID STA, P173, DOI 10.1109/ASSCC.2014.7008888
   Nanni J, 2020, IEEE PHOTONIC TECH L, V32, P1101, DOI 10.1109/LPT.2020.3012877
   Narde R.S., IEEE ACCESS
   Oncu A, 2009, ELECTRON LETT, V45, P889, DOI 10.1049/el.2009.0041
   Ouyang YM, 2021, TSINGHUA SCI TECHNOL, V26, P85, DOI 10.26599/TST.2019.9010039
   Ouyang YM, 2020, IEEE ACCESS, V8, P22650, DOI 10.1109/ACCESS.2020.2970215
   Ouyang YM, 2018, J CIRCUIT SYST COMP, V27, DOI 10.1142/S0218126618501487
   Oveis-Gharan M, 2020, J SYST ARCHITECT, V106, DOI 10.1016/j.sysarc.2020.101711
   Pano V, 2020, IEEE J EM SEL TOP C, V10, P100, DOI 10.1109/JETCAS.2020.2974236
   Pano V, 2016, PR IEEE COMP DESIGN, P480, DOI 10.1109/ICCD.2016.7753330
   Paul S, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102020
   Pérez I, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101832
   Petrov V, 2017, IEEE ACCESS, V5, P6095, DOI 10.1109/ACCESS.2017.2689077
   Piro G., 2014, ACM 1 ANN INT C NANO
   Pournazari J, 2018, WIRELESS PERS COMMUN, V99, P717, DOI 10.1007/s11277-017-5142-y
   Pournazari J, 2016, 2016 EIGHTH INTERNATIONAL CONFERENCE ON INFORMATION AND KNOWLEDGE TECHNOLOGY (IKT), P128, DOI 10.1109/IKT.2016.7777751
   Qin XL, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON PROGNOSTICS AND HEALTH MANAGEMENT (ICPHM), P1, DOI [10.1109/ATNAC.2017.8215431, 10.1109/ICPHM.2017.7998297]
   Rad F, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101807
   Rahaman MM, 2020, ADV INTELL SYST COMP, V1120, P325, DOI 10.1007/978-981-15-2449-3_28
   Rahman MMH, 2020, APPL SCI-BASEL, V10, DOI 10.3390/app10228252
   Rakheja S, 2020, IEEE ACCESS, V8, P129562, DOI 10.1109/ACCESS.2020.3009206
   Rezaei A, 2018, ADV COMPUT, V110, P83, DOI 10.1016/bs.adcom.2018.03.012
   Rezaei A, 2016, COMPUT ELECTR ENG, V51, P225, DOI 10.1016/j.compeleceng.2015.10.007
   Rout SS, 2021, IEEE T COMPUT AID D, V40, P2372, DOI 10.1109/TCAD.2020.3044897
   Sabbagh P, 2016, 2016 EIGHTH INTERNATIONAL CONFERENCE ON INFORMATION AND KNOWLEDGE TECHNOLOGY (IKT), P177, DOI 10.1109/IKT.2016.7777763
   Said M, 2019, FUTURE GENER COMP SY, V91, P61, DOI 10.1016/j.future.2018.08.041
   Sarihi A, 2021, IEEE ACCESS, V9, P107625, DOI 10.1109/ACCESS.2021.3100540
   Saxena G, 2020, OPTIK, V223, DOI 10.1016/j.ijleo.2020.165335
   Saxena S, 2020, J PARALLEL DISTR COM, V139, P148, DOI 10.1016/j.jpdc.2020.02.002
   Saxena S, 2017, PROCEEDINGS OF THE 4TH ACM INTERNATIONAL CONFERENCE ON NANOSCALE COMPUTING AND COMMUNICATION (ACM NANOCOM 2017), DOI 10.1145/3109453.109455
   Shamim MS, 2017, IEEE T COMPUT, V66, P389, DOI 10.1109/TC.2016.2605093
   Shamim MS, 2014, PR GR LAK SYMP VLSI, P85, DOI 10.1145/2591513.2591566
   Shinde T, 2018, PR GR LAK SYMP VLSI, P69, DOI 10.1145/3194554.3194575
   Sikandar S., 2021, SENSORS-BASEL, V21, P1
   Singh J, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101782
   Sosa JO, 2019, IEEE COMP SOC ANN, P594, DOI 10.1109/ISVLSI.2019.00111
   Subramaniam S, 2017, 2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P132, DOI 10.1109/SOCC.2017.8226023
   Sun CL, 2022, J PARALLEL DISTR COM, V161, P143, DOI 10.1016/j.jpdc.2021.12.003
   Timoneda X, 2020, IEEE T COMMUN, V68, P3247, DOI 10.1109/TCOMM.2020.2973988
   Uzunkol M, 2012, IEEE T MICROW THEORY, V60, P3263, DOI 10.1109/TMTT.2012.2211381
   Vien QT, 2021, IEEE ACCESS, V9, P9572, DOI 10.1109/ACCESS.2021.3049770
   Wang CF, 2011, EUROMICRO WORKSHOP P, P409, DOI 10.1109/PDP.2011.37
   Wang Y, 2019, IEEE J SOLID-ST CIRC, V54, P1363, DOI 10.1109/JSSC.2018.2889695
   Wettin P, 2014, DES AUT TEST EUROPE
   Wettin P, 2013, DES AUT TEST EUROPE, P725
   Wettin P, 2014, IEEE T COMPUT AID D, V33, P1732, DOI 10.1109/TCAD.2014.2351577
   Wu H., 2012, P IEEE 34 CUST INT C
   Xiao C., 2020, DBM DIMENSION BUBBLE, P43
   Yadav SK, 2021, J STAT MANAG SYST, V24, P1077, DOI 10.1080/09720510.2020.1864939
   Yang SM, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102035
   Yazdanpanah F., 2019, 4TH INTERN CONF
   Yazdanpanah F, 2019, J SUPERCOMPUT, V75, P837, DOI 10.1007/s11227-018-2617-x
   Yazdanpanah F, 2017, MICROPROCESS MICROSY, V49, P139, DOI 10.1016/j.micpro.2016.11.014
   Yazdanpanah F, 2015, FUTURE GENER COMP SY, V53, P130, DOI 10.1016/j.future.2014.12.010
   Yazdanpanah F, 2015, J SUPERCOMPUT, V71, P3567, DOI 10.1007/s11227-015-1449-1
   Yazdanpanah F, 2014, IEEE T PARALL DISTR, V25, P1489, DOI 10.1109/TPDS.2013.125
   Yi C, 2021, IEEE J SEL AREA COMM, V39, P1785, DOI 10.1109/JSAC.2021.3071849
   Yodprasit U, 2013, EUR MICROW INTEGRAT, P1
   Yu X., 2014, PROCEEDINGS OF THE 4
   Yu XM, 2015, IEEE T CIRCUITS-I, V62, P799, DOI 10.1109/TCSI.2014.2386751
   Yu XM, 2014, IEEE DES TEST, V31, P19, DOI 10.1109/MDAT.2014.2322995
   Yu XM, 2014, IEEE T MICROW THEORY, V62, P2357, DOI 10.1109/TMTT.2014.2347919
   Zamacola R, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102302
   Zhang YW, 2020, IEEE ACCESS, V8, P66777, DOI 10.1109/ACCESS.2020.2986353
   Zhao DD, 2020, IEEE ACCESS, V8, P24098, DOI 10.1109/ACCESS.2020.2970425
NR 196
TC 5
Z9 5
U1 3
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102485
DI 10.1016/j.sysarc.2022.102485
EA APR 2022
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J2DL
UT WOS:000797732600003
DA 2024-07-18
ER

PT J
AU Chen, P
   Du, X
   Lu, ZH
   Wu, J
   Hung, PCK
AF Chen, Peng
   Du, Xin
   Lu, Zhihui
   Wu, Jie
   Hung, Patrick C. K.
TI EVFL: An explainable vertical federated learning for data-oriented
   Artificial Intelligence systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data-oriented AI; Federated counterfactual explanation; Feature
   importance; Vertical federated learning; Data cleansing
ID COMPUTING SYSTEMS
AB Vertical federated learning (VFL), as one of the latest advances of security in the data-oriented Artificial Intelligence (AI) systems, facilitates better keeping the AI systems converge faster with higher performance and security. Since a large amount of data from these systems is often of low quality, the training data needs to be interpreted and evaluated. While there have been some research efforts, they still have significant shortcomings, such as high computational complexity and impracticality. Considering the characteristics of the data, the interpretation of machine learning models allows for data cleansing, which can improve data quality and help regulators understand the decision-making process. In this paper, we propose an explainable vertical federated learning (EVFL) framework, including the credibility assessment strategy, the federated counterfactual explanation and the importance rate (IR) metric. Furthermore, we initialize the knowledge-based counterfactual instance based on prior knowledge and retrain the federated counterfactual method for feasible counterfactual features. We report experimental results obtained on the Lending Club and Zhongyuan datasets for implementing our framework to show that our approach is significantly effective. Notably, on the Lending Club dataset, our method can have a +4.9% improvement over other selections.
C1 [Chen, Peng; Du, Xin; Lu, Zhihui; Wu, Jie] Fudan Univ, Sch Comp Sci, Shanghai, Peoples R China.
   [Chen, Peng; Du, Xin] Minist Educ, Engn Res Ctr Cyber Secur Auditing & Monitoring, Shanghai, Peoples R China.
   [Lu, Zhihui] Shanghai Blockchain Engn Res Ctr, Shanghai, Peoples R China.
   [Wu, Jie] Peng Cheng Lab, Shenzhen, Peoples R China.
   [Hung, Patrick C. K.] Ontario Tech Univ, Faulty Business & Informat Technol, Ottawa, ON, Canada.
C3 Fudan University; Peng Cheng Laboratory
RP Du, X; Lu, ZH (corresponding author), Fudan Univ, Sch Comp Sci, Shanghai, Peoples R China.; Du, X (corresponding author), Minist Educ, Engn Res Ctr Cyber Secur Auditing & Monitoring, Shanghai, Peoples R China.; Lu, ZH (corresponding author), Shanghai Blockchain Engn Res Ctr, Shanghai, Peoples R China.
EM xdu20@fudan.edu.cn; lzh@fudan.edu.cn
RI Hung, Patrick C. K./AAI-4261-2020
OI Du, Xin/0000-0003-1108-0248
FU National Key Research and Development Program of China [2021YFC3300600];
   National Nat-ural Science Foundation of China [92046024, 92146002,
   61873309]; Shanghai Science and Technology Innovation Action Plan
   Project [19510710500, 18510732000]
FX Acknowledgments The work of this paper is supported by the National Key
   Research and Development Program of China (2021YFC3300600) , National
   Nat-ural Science Foundation of China under Grant (No. 92046024,
   92146002, 61873309) , and Shanghai Science and Technology Innovation
   Action Plan Project under Grant (No. 19510710500, and No. 18510732000) .
CR Aglin G, 2020, AAAI CONF ARTIF INTE, V34, P3146
   [Anonymous], 2022, 31 USENIX SEC S USEN
   Bottou L, 2010, COMPSTAT'2010: 19TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL STATISTICS, P177, DOI 10.1007/978-3-7908-2604-3_16
   Brendan McMahan H., 2016, ABS160205629 CORR
   De Cristofaro E, 2010, LECT NOTES COMPUT SC, V6052, P143, DOI 10.1007/978-3-642-14577-3_13
   Freedman MJ, 2004, LECT NOTES COMPUT SC, V3027, P1
   He C., 2020, FedML: A Research Library and Benchmark for Federated Machine Learning
   Hooker, 2018, ARXIV PREPRINT ARXIV
   Huang YL, 2012, PROCEEDINGS OF 2012 INTERNATIONAL CONFERENCE ON CONSTRUCTION & REAL ESTATE MANAGEMENT, VOLS 1 AND 2, P1
   Li X., 2019, P 5 WORKSH NOIS US G, P34
   Li X., 2019, ARXIV PREPRINT ARXIV, V5
   Lian X., 2017, ARXIV PREPRINT ARXIV
   Liu Y., 2020, EUR C COMP VIS, P406, DOI DOI 10.1007/978-3-030-58523
   Liu Y., ABS211205409 CORR
   Liu Y, 2020, IEEE INTELL SYST, V35, P70, DOI 10.1109/MIS.2020.2988525
   Lundberg SM, 2017, ADV NEUR IN, V30
   Mothilal RK, 2020, FAT* '20: PROCEEDINGS OF THE 2020 CONFERENCE ON FAIRNESS, ACCOUNTABILITY, AND TRANSPARENCY, P607, DOI 10.1145/3351095.3372850
   Qiu MK, 2013, J COMPUT SYST SCI, V79, P518, DOI 10.1016/j.jcss.2012.11.002
   Ribeiro MT, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P1135, DOI 10.1145/2939672.2939778
   Romanini D, 2021, ARXIV PREPRINT ARXIV
   Stich S. U., 2018, ARXIV180509767
   Stich S. U., 2019, ARXIV PREPRINT ARXIV
   Ustun B, 2016, MACH LEARN, V102, P349, DOI 10.1007/s10994-015-5528-6
   van Erven T, 2014, IEEE T INFORM THEORY, V60, P3797, DOI 10.1109/TIT.2014.2320500
   Verwer S, 2019, AAAI CONF ARTIF INTE, P1625
   Wachter S., 2018, Harv. JL & Tech., V31, P841, DOI DOI 10.2139/SSRN.3063289
   Wang G, 2019, IEEE INT CONF BIG DA, P2597, DOI 10.1109/BigData47090.2019.9006179
   Wang JY, 2019, 2019 SIXTH INDIAN CONTROL CONFERENCE (ICC), P299, DOI [10.1109/icc47138.2019.9123209, 10.1109/ICC47138.2019.9123209]
   Wang JH, 2017, J SYST ARCHITECT, V72, P69, DOI 10.1016/j.sysarc.2016.05.003
   Wang K., 2019, ARXIV PREPRINT ARXIV
   Wang R, 2021, ARXIV PREPRINT ARXIV
   Wu G, 2013, J PARALLEL DISTR COM, V73, P330, DOI 10.1016/j.jpdc.2012.09.007
   Yang K., 2019, ABS191200513 CORR
   Yang Q, 2019, ACM T INTEL SYST TEC, V10, DOI 10.1145/3298981
   Zhang ZJ, 2018, 2018 IEEE/ACM 26TH INTERNATIONAL SYMPOSIUM ON QUALITY OF SERVICE (IWQOS), DOI 10.1109/IWQoS.2018.8624183
   Zhou XK, 2022, IEEE INTERNET THINGS, V9, P9310, DOI 10.1109/JIOT.2021.3130434
NR 36
TC 18
Z9 20
U1 10
U2 32
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102474
DI 10.1016/j.sysarc.2022.102474
EA APR 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1B3GY
UT WOS:000792328200005
DA 2024-07-18
ER

PT J
AU Agarwalla, B
   Das, S
   Sahu, N
AF Agarwalla, Bindu
   Das, Shirshendu
   Sahu, Nilkanta
TI Process variation aware DRAM-Cache resizing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE DRAM Cache; Energy saving; Tiled CMP; Cache resizing
ID CIRCUIT PERFORMANCE; MEMORY; ENERGY; VARIABILITY; CHALLENGES;
   MANAGEMENT; CELL
AB As the demand for larger-sized Last Level Cache (LLC) grows due to modern data-intensive applications, employing low-density SRAM technology to create the LLC for the multicore system is no longer advantageous. Because capacity is more essential than latency in LLC, employing high-density DRAM technology to design LLC is an alternative approach. However, in order to employ DRAM as an LLC, several of its fundamental disadvantages must be effectively addressed. The DRAM-LLC is typically used in die-stacking technology, where the LLC is layered on top of the core layer. The LLC is also separated into several banks. Though larger-sized LLCs are preferred for data-intensive applications, they are not required for all applications. To lower the energy consumption of DRAM-LLC, the size of the LLC can be reduced by shutting down some unused component (bank) of the LLC. These powered-off banks can be reopened whenever the LLC capacity is increased. LLC resizing is the name of the procedure. Because of manufacturing variance, the entire DRAM-LLC does not react evenly. The section affected by process variation has higher delay and energy consumption than the other portions. In this paper, we propose a Process Variation Aware LLC Resizing (PVAR), in which the shrinkage is accomplished by shutting down the affected banks. The existing resizing strategies primarily target underused banks, but these underused banks may be healthy, and instead of powering down these banks, powering down the affected bank is more useful. Experiment results demonstrate that the suggested LLC resizing reduces energy usage by up to 47% more than existing solutions.
C1 [Agarwalla, Bindu; Sahu, Nilkanta] Indian Inst Informat Technol Guwahati, Dept CSE, Gauhati 781015, India.
   [Das, Shirshendu] Indian Inst Technol Ropar, Dept CSE, Rupnagar 140001, Punjab, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Ropar
RP Das, S (corresponding author), Indian Inst Technol Ropar, Dept CSE, Rupnagar 140001, Punjab, India.
EM bindu.agarwalfcs@kiit.ac.in; shirshendu@iitrpr.ac.in;
   nilkanta@iiitg.ac.in
RI Das, Shirshendu/JPK-8802-2023
FU Science and Engineering Research Board (SERB), India, under the
   Department of Science and Technology (DST), Government of India
   [ECR/2017/000749]
FX This research was partially supported by the Science and Engineering
   Research Board (SERB), India, under the Department of Science and
   Technology (DST), Government of India, vide project grant no.
   ECR/2017/000749.
CR Abella J., 2006, P 20 ANN INT C SUPER, P239
   Agarwalla B., 2020, J SYST ARCHIT
   [Anonymous], 2001, Probability, Random Variables, and Stochas- tic Processes
   [Anonymous], 2005, ACM Transactions on Architecture and Code Optimization
   Bardine A., 2007, Computer Architecture News, V35, P53, DOI 10.1145/1327312.1327321
   Bienia C., 2011, Ph.D. dissertation
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bo Zhao, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P222
   Bowman K. A., 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), P278, DOI 10.1109/ISSCC.2001.912637
   Cao Y, 2005, DES AUT CON, P658, DOI 10.1109/DAC.2005.193893
   Chakraborty S., 2016, PROC ACM SAC, P1739
   Chakraborty S, 2017, MICROPROCESS MICROSY, V52, P221, DOI 10.1016/j.micpro.2017.06.012
   Chang K.K., 2016, ARXIV160200722 CORR
   Cressie NAC., 1991, STAT SPATIAL DATA
   Diggle PJ, 2007, SPRINGER SER STAT, P1, DOI 10.1007/978-0-387-48536-2
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Friedberg P, 2005, 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P516, DOI 10.1109/ISQED.2005.82
   Ghosh M, 2007, INT SYMP MICROARCH, P134, DOI 10.1109/MICRO.2007.13
   Guo JP, 2019, COMPUT ELECTR ENG, V74, P47, DOI 10.1016/j.compeleceng.2019.01.009
   Hamamoto T, 1998, IEEE T ELECTRON DEV, V45, P1300, DOI 10.1109/16.678551
   Hameed F, 2016, IEEE T COMPUT AID D, V35, P651, DOI 10.1109/TCAD.2015.2488488
   HATAB ZR, 1995, J VAC SCI TECHNOL B, V13, P174, DOI 10.1116/1.587994
   Herbert S, 2009, INT S HIGH PERF COMP, P301, DOI 10.1109/HPCA.2009.4798265
   Herman R, 2018, COMPUT ELECTR ENG, V71, P505, DOI 10.1016/j.compeleceng.2018.07.057
   Itoh K, 1997, IEEE J SOLID-ST CIRC, V32, P624, DOI 10.1109/4.568820
   Kim C, 2002, ACM SIGPLAN NOTICES, V37, P211, DOI 10.1145/605432.605420
   Kim H, 2016, INT SOC DESIGN CONF, P147, DOI 10.1109/ISOCC.2016.7799830
   Kim KN, 1997, 1997 SYMPOSIUM ON VLSI TECHNOLOGY, P9, DOI 10.1109/VLSIT.1997.623669
   Li TT, 2019, J SYST ARCHITECT, V98, P79, DOI 10.1016/j.sysarc.2019.07.001
   Loh GH, 2011, INT SYMP MICROARCH, P454
   LU NCC, 1986, IEEE J SOLID-ST CIRC, V21, P627, DOI 10.1109/JSSC.1986.1052587
   Mittal S, 2018, J SYST ARCHITECT, V91, P11, DOI 10.1016/j.sysarc.2018.09.004
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1852, DOI 10.1109/TPDS.2015.2461155
   Mittal S, 2015, IEEE T PARALL DISTR, V26, P1524, DOI 10.1109/TPDS.2014.2324563
   Mittal S, 2014, SUSTAIN COMPUT-INFOR, V4, P33, DOI 10.1016/j.suscom.2013.11.001
   Mittal S, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P100, DOI 10.1109/ICCD.2013.6657031
   Mueller W, 2005, INT EL DEVICES MEET, P347
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   Mutyam M, 2007, DES AUT TEST EUROPE, P1152
   Orshansky M, 2004, IEEE T SEMICONDUCT M, V17, P2, DOI 10.1109/TSM.2003.822735
   Pan YY, 2009, IEEE INT CONF ASAP, P38, DOI 10.1109/ASAP.2009.11
   R.D.C. Team, 2006, R LANG ENV STAT COMP
   Rao K. V., 1986, International Electron Devices Meeting 1986. Technical Digest (Cat. No.86CH2381-2), P140
   Rupanetti D, 2019, J SYST ARCHITECT, V98, P17, DOI 10.1016/j.sysarc.2019.06.003
   Sarangi SR, 2008, IEEE T SEMICONDUCT M, V21, P3, DOI 10.1109/TSM.2007.913186
   Shen FF, 2019, COMPUT ELECTR ENG, V74, P319, DOI 10.1016/j.compeleceng.2019.01.020
   Srivastava A., 2005, STAT ANAL OPTIMIZATI
   Teodorescu R, 2008, CONF PROC INT SYMP C, P363, DOI 10.1109/ISCA.2008.40
   Xiong JJ, 2007, IEEE T COMPUT AID D, V26, P619, DOI 10.1109/TCAD.2006.884403
   Yun W, 2012, INT SOC DESIGN CONF, P475, DOI 10.1109/ISOCC.2012.6406899
   Zhao B, 2013, IEEE T COMPUT, V62, P2252, DOI 10.1109/TC.2012.129
NR 51
TC 0
Z9 0
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2022
VL 123
AR 102364
DI 10.1016/j.sysarc.2021.102364
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0BB
UT WOS:000742841200006
DA 2024-07-18
ER

PT J
AU Abdollahi, M
   Firouzabadi, Y
   Dehghani, F
   Mohammadi, S
AF Abdollahi, Meisam
   Firouzabadi, Yasaman
   Dehghani, Fatemeh
   Mohammadi, Siamak
TI THAMON: Thermal-aware High-performance Application Mapping onto
   Opto-electrical network-on-chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Task mapping; Opto-electrical network on-chip; Temperature variation;
   Performance; Manycore; Reliability
ID MANAGEMENT; RELIABILITY
AB Nanophotonics as a promising candidate for future on-chip networks has several benefits such as bandwidth transparency, light-speed data rate and low power consumption. Despite significant features of optical on-chip data transmission, the challenges of thermal and process variations (PVs) threaten the photonic network on-chip reliability. These variations may cause a notable drift in the resonant wavelength of micro-ring resonators as the basic element of optical on-chip network and lead to data corruption, bandwidth wastage and eventually reliability reduction. In this paper, after discussing the effects of temperature variation (TV) on the reliability of optical on-chip network, a thermal-aware and high performance application mapping platform called as THAMON is proposed for manycore systems based-on hybrid opto-electrical network on-chip. An integer linear programming (ILP) problem, as well as four run-time heuristic algorithms, are suggested to increase the network performance along with maintaining the network reliability through thermal management. The experimental results show that ILP and our proposed most effective heuristic approach improve the performance of the system by about 24% and 16% compared to the base-line approach, and also meet the thermal limitations of the photonic network.
C1 [Abdollahi, Meisam; Firouzabadi, Yasaman; Mohammadi, Siamak] Univ Tehran, Sch Elect & Comp Engn, Tehran, Iran.
   [Abdollahi, Meisam] Iran Univ Sci & Technol, Sch Comp Engn, Tehran, Iran.
   [Dehghani, Fatemeh] Islamic Azad Univ, Fac Comp Engn, Najafabad Branch, Esfahan, Iran.
C3 University of Tehran; Iran University Science & Technology; Islamic Azad
   University
RP Mohammadi, S (corresponding author), Univ Tehran, Sch Elect & Comp Engn, Tehran, Iran.
EM meisam.abdolahi@ut.ac.ir; yas.firouzabadi@ut.ac.ir;
   Fatemeh.dehghani@pco.iaun.ac.ir; smohamadi@ut.ac.ir
FU Iran National Science Foundation [INSF 96008917]
FX This work was supported by Iran National Science Foundation (Project No.
   INSF 96008917).
CR Abdollahi M., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P296, DOI 10.1109/DSD.2012.94
   Abdollahi M, 2021, PROCEEDINGS OF THE 8TH ACM INTERNATIONAL CONFERENCE ON NANOSCALE COMPUTING AND COMMUNICATION (ACM NANOCOM 2021), DOI 10.1145/3477206.3477455
   Abdollahi M, 2020, J PARALLEL DISTR COM, V145, P140, DOI 10.1016/j.jpdc.2020.06.016
   Abdollahi M, 2020, COMPUT ELECTR ENG, V82, DOI 10.1016/j.compeleceng.2020.106559
   Abdollahi M, 2016, EUROMICRO WORKSHOP P, P427, DOI 10.1109/PDP.2016.126
   Aligholipour R, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3462700
   [Anonymous], 2015, P TISNC
   Baharloo M, 2020, COMPUT ELECTR ENG, V83, DOI 10.1016/j.compeleceng.2020.106578
   Beigi MV, 2016, I SYMPOS LOW POWER E, P230, DOI 10.1145/2934583.2934592
   Bergman K., 2014, INTEGRATED CIRCUITS, V68
   Bruch JV, 2017, 2017 VII BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), P86, DOI 10.1109/SBESC.2017.18
   Bussieck MR, 2004, APPL OPTIMIZAT, V88, P137
   Cao K, 2019, J SYST ARCHITECT, V97, P397, DOI 10.1016/j.sysarc.2019.01.003
   Carlson T. E., 2011, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and AnalysisSC '11, P1, DOI [DOI 10.1145/2063384.2063454, 10.1145/2063384.2063454]
   Chaturvedi V, 2014, P IEEE RAP SYST PROT, P107, DOI 10.1109/RSP.2014.6966900
   Chittamuru SVR, 2018, IEEE T MULTI-SCALE C, V4, P758, DOI 10.1109/TMSCS.2018.2846274
   Chittamuru SVR, 2016, INT SYM QUAL ELECT, P57, DOI 10.1109/ISQED.2016.7479176
   Dang D, 2017, ASIA S PACIF DES AUT, P306, DOI 10.1109/ASPDAC.2017.7858340
   Dehghani F, 2021, OPT QUANT ELECTRON, V53, DOI 10.1007/s11082-021-02881-4
   Dehghani F, 2020, NANO COMMUN NETW, V26, DOI 10.1016/j.nancom.2020.100323
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Fusella E, 2016, ACM T EMBED COMPUT S, V16, DOI 10.1145/2930666
   Hamedani P. K., 2012, Proceedings of the 2012 20th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP 2012), P499, DOI 10.1109/PDP.2012.68
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Jamilan S, 2017, EUROMICRO WORKSHOP P, P576, DOI 10.1109/PDP.2017.65
   Karimi R, 2019, MICROELECTRON RELIAB, V99, P74, DOI 10.1016/j.microrel.2019.05.017
   Kong J, 2012, ACM COMPUT SURV, V44, DOI 10.1145/2187671.2187675
   Koohi S., 2011, Networks on Chip (NoCS), 2011 Fifth IEEE/ACM International Symposium on, P97
   Koohi S, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2567930
   Koohi S, 2014, IEEE T COMPUT, V63, P777, DOI 10.1109/TC.2012.171
   Koohi S, 2011, J SYST ARCHITECT, V57, P4, DOI 10.1016/j.sysarc.2010.07.003
   Kumart A, 2006, DES AUT CON, P548, DOI 10.1109/DAC.2006.229219
   Li B, 2019, IEEE T PARALL DISTR, V30, P2775, DOI 10.1109/TPDS.2019.2921542
   Li BY, 2017, INT CONF ADV ROBOT, P1
   Li H, 2013, OPTIK, V124, P4172, DOI 10.1016/j.ijleo.2012.12.050
   Li S., 2009, HPL2009206 HP LABS
   Li Z, 2012, IEEE T VLSI SYST, V20, P98, DOI 10.1109/TVLSI.2010.2089072
   Li ZQ, 2015, IEEE T VLSI SYST, V23, P170, DOI 10.1109/TVLSI.2014.2300477
   Mohamed M., 2013, IEEE T VLSI SYSTEMS, V22, P1763
   Namazi A, 2019, ACM TRANS MODELING P, V4, DOI 10.1145/3322899
   Namazi A, 2019, IEEE T RELIAB, V68, P187, DOI 10.1109/TR.2018.2869786
   Namazi A, 2016, NINTH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES, NOCARC 2016, P45, DOI 10.1145/2994133.2994138
   Padmaraju K, 2014, NANOPHOTONICS-BERLIN, V3, P269, DOI 10.1515/nanoph-2013-0013
   Pagani S., 2018, IEEE T COMPUT AIDED
   Pathania A, 2019, IEEE EMBED SYST LETT, V11, P54, DOI 10.1109/LES.2018.2866594
   Psota J, 2010, IEEE INT SYMP CIRC S, P3325, DOI 10.1109/ISCAS.2010.5537892
   Ramini L, 2014, DES AUT TEST EUROPE
   Rezaei A, 2018, ADV COMPUT, V110, P83, DOI 10.1016/bs.adcom.2018.03.012
   Senejani SA, 2017, IRAN CONF ELECTR ENG, P1554, DOI 10.1109/IranianCEE.2017.7985291
   Shang L, 2004, INT SYMP MICROARCH, P67
   Thomson D, 2016, J OPTICS-UK, V18, DOI 10.1088/2040-8978/18/7/073003
   Tinati M, 2019, NANO COMMUN NETW, V20, P31, DOI 10.1016/j.nancom.2019.03.001
   Tinati M, 2016, 2016 IEEE 10TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC), P161, DOI 10.1109/MCSoC.2016.19
   Xie YY, 2013, IEEE T VLSI SYST, V21, P1823, DOI 10.1109/TVLSI.2012.2220573
   Xu Y, 2018, ACM J EMERG TECH COM, V14, DOI 10.1145/3208073
   Xu Y, 2012, CONF PROC INT SYMP C, P142
   Yamamoto AY, 2014, MICROPROCESS MICROSY, V38, P53, DOI 10.1016/j.micpro.2013.11.009
   Ye YY, 2019, INTEGRATION, V68, P22, DOI 10.1016/j.vlsi.2019.05.007
   Ye YY, 2014, IEEE T COMPUT AID D, V33, P1718, DOI 10.1109/TCAD.2014.2351584
   Yu CH, 2014, IEEE T COMPUT AID D, V33, P763, DOI 10.1109/TCAD.2013.2293476
   Zhang TS, 2014, DES AUT TEST EUROPE
   Zhang Z, 2018, ACM J EMERG TECH COM, V14, DOI 10.1145/3173468
   Zhu CY, 2008, IEEE T COMPUT AID D, V27, P1479, DOI 10.1109/TCAD.2008.925793
   Zhu D, 2015, DES AUT TEST EUROPE, P1241
NR 64
TC 8
Z9 8
U1 1
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2021
VL 121
AR 102315
DI 10.1016/j.sysarc.2021.102315
EA NOV 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XA7MX
UT WOS:000720827000004
DA 2024-07-18
ER

PT J
AU Cheng, LX
   Meng, F
AF Cheng, Leixiao
   Meng, Fei
TI Security analysis of Pan et al.'s "Public-key authenticated encryption
   with keyword search achieving both multi-ciphertext and multi-trapdoor
   indistinguishability''
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Public key encryption; Keyword search; Keyword guessing attacks;
   Multi-ciphertext indistinguishability; Multi-trapdoor
   indistinguishability
AB Recently, Pan et al. proposed the "Public-Key Authenticated Encryption with Keyword Search Achieving both Multi-Ciphertext and Multi-Trapdoor Indistinguishability'' in Pan and Li (2021). However, after carefully revisiting the scheme, we found an attack on Pan et al.'s scheme. As a result, the multi-ciphertext indistinguishability of their scheme is totally broken. In addition, we also pointed out a serious mistake in the security proof of multi-trapdoor indistinguishability in Pan's scheme.
C1 [Cheng, Leixiao] Shandong Univ, Sch Math, Jinan, Peoples R China.
   [Meng, Fei] Beijing Inst Math Sci & Applicat, Ding Lab, Beijing, Peoples R China.
C3 Shandong University
RP Meng, F (corresponding author), Beijing Inst Math Sci & Applicat, Ding Lab, Beijing, Peoples R China.
EM lxcheng@sdu.edu.cn; mengfei_sdu@163.com
CR Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Huang Q, 2017, INFORM SCIENCES, V403, P1, DOI 10.1016/j.ins.2017.03.038
   Pan XY, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102075
   Qin BD, 2020, INFORM SCIENCES, V516, P515, DOI 10.1016/j.ins.2019.12.063
NR 4
TC 24
Z9 24
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102248
DI 10.1016/j.sysarc.2021.102248
EA JUL 2021
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500012
DA 2024-07-18
ER

PT J
AU Perale, D
   Vardanega, T
AF Perale, D.
   Vardanega, T.
TI Removing bias from the judgment day: A Ravenscar-based toolbox for
   quantitative comparison of EDF-to-RM uniprocessor scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Uniprocessor scheduling; Earliest Deadline First (EDF); Fixed Priority
   Scheduling (FPS); Rate Monotonic (RM) Scheduling; Quantitative
   performance indicators
AB Since 1973, Earliest Deadline First (EDF) uniprocessor scheduling has been known to be superior to its Rate Monotonic (Fixed-Priority, FPS) counterpart for its capacity to feasibly sustain full utilization, which FPS can only achieve in certain favorable circumstances. In 2005, further research results illustrated EDF's superiority in a number of finer-grained performance indicators, such as preemption count, release and response-time jitter, and resilience to transient over+load. Recent work allowed EDF uniprocessor scheduling to be used in place of default FPS in Ada Ravenscar systems with unchanged application code: this development provides an interesting and practical avenue for empirical EDF-to-RM performance comparisons in an especially lean and efficient embedded setting. We leveraged that opportunity to develop a toolbox that enables quantitative per-application comparison of EDF-to-RM uniprocessor scheduling on common embedded targets, using lightweight run-time tracing and offline analytic. Using that toolbox, we performed a vast range of experiments to examine how EDF and RM uniprocessor scheduling operate quantitatively in situations of interest to system design, at a level much deeper than classic utilization tests and their ramifications. Interestingly, the surge of attention around the Edge Computing paradigm makes simple yet efficient and predictable embedded technology that targets Edge-friendly processors, such as our Ravenscar runtime, especially attractive for future use.
C1 [Perale, D.; Vardanega, T.] Univ Padua, Dept Math, Padua, Italy.
C3 University of Padua
RP Vardanega, T (corresponding author), Univ Padua, Dept Math, Padua, Italy.
EM p.dilan94@gmail.com; tullio.vardanega@unipd.it
RI Vardanega, Tullio/P-1739-2015
OI Vardanega, Tullio/0000-0002-0089-0889
CR Bertossi AA, 1997, EUR J OPER RES, V96, P429, DOI 10.1016/S0377-2217(97)83306-1
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Burns Alan, 2016, ACM SIGAda Ada Letters, V36, P29, DOI 10.1145/2971571.2971575
   Burns A., 1999, Ada Letters, V19, P49
   Burns A., 2004, Ada Lett, V24, P1, DOI [10.1145/997119.997120, DOI 10.1145/997119.997120]
   Buttazzo GC, 2005, REAL-TIME SYST, V29, P5, DOI 10.1023/B:TIME.0000048932.30002.d9
   Carletto P, 2017, LECT NOTES COMPUT SC, V10300, P18, DOI 10.1007/978-3-319-60588-3_2
   Cervin A., 2003, THESIS LUND SWEDEN
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Faggioli D., 2009, Proceedings of the 2009 ACM symposium on Applied Computing (SAC '09), P1984, DOI 10.1145/1529282.1529723
   Goossens Joel., 2001, Proceedings of the RTS Embedded System, P133
   Harbour M. Gonzalez, 2020, MODELING ANAL SUITE
   Harbour MG, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P200, DOI 10.1109/REAL.2003.1253267
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Perale D., 2020, IMPLEMENTATION RMS E
   Rivas JM, 2011, EUROMICRO, P195, DOI 10.1109/ECRTS.2011.26
   Rodríguez A, 2019, J SYST ARCHITECT, V98, P27, DOI 10.1016/j.sysarc.2019.06.006
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   ST, 2021, ST LINK V2 CIRC DEB
   Vardanega T, 2005, REAL-TIME SYST, V29, P59, DOI 10.1023/B:TIME.0000048937.17571.2b
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Zamorano J., 2001, LNCS, V2043
NR 22
TC 5
Z9 6
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102236
DI 10.1016/j.sysarc.2021.102236
EA JUL 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500006
DA 2024-07-18
ER

PT J
AU Mascitti, A
   Cucinotta, T
   Abeni, L
AF Mascitti, Agostino
   Cucinotta, Tommaso
   Abeni, Luca
TI Combining admission tests for heuristic partitioning of real-time tasks
   on ARM big.LITTLE multi-processor architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time scheduling; ARM big.LITTLE; Heterogeneous multicore
   processing; EDF admission test
ID ALGORITHMS; ASSIGNMENT
AB This paper tackles the problem of admitting real-time tasks on non-symmetric multiprocessor platforms, where partitioned EDF-FF is used. We extend the already obtained results for symmetric multiprocessor platforms and provide an improved equation based on the number of tasks in the taskset that considers the first few heaviest tasks in the taskset. This equation has been enveloped in three effective and efficient admission tests that are suitable for being used online and in dynamic environments to partition and admit tasks on NUMP platforms and, specifically, on ARM big.LITTLE architectures. This results in an improvement of the state of the art in terms of the considered architectures and looks promising in terms of admitted tasksets as shown by an extensive number of tests performed on tasksets generated randomly with the widely adopted randfixedsum algorithm.
C1 [Mascitti, Agostino; Cucinotta, Tommaso; Abeni, Luca] Scuola Super Sant Anna, Via Moruzzi 1, I-56124 Pisa, Italy.
C3 Scuola Superiore Sant'Anna
RP Mascitti, A (corresponding author), Scuola Super Sant Anna, Via Moruzzi 1, I-56124 Pisa, Italy.
EM agostino.mascitti@santannapisa.it; tommaso.cucinotta@santannapisa.it;
   luca.abeni@santannapisa.it
RI Abeni, Luca/AAF-8220-2020
OI Abeni, Luca/0000-0002-7080-9601; Mascitti, Agostino/0000-0002-3300-592X;
   Cucinotta, Tommaso/0000-0002-0362-0657
FU European Commission through the EU [871669]
FX This work has received funding from the European Commission through the
   EU H2020 research project AMPERE (A Model-driven development framework
   for highly Parallel and EneRgy-Efficient computation supporting
   multi-criteria optimization) under the grant agreement no. 871669.
CR Anderegg Barbara, 2007, 2007 37th Annual Frontiers in Education Conference - Global Engineering: Knowledge Without Borders, Opportunities Without Passports, DOI 10.1109/IPDPS.2007.370337
   Balogh J., 2017, ARXIV PREPRINT ARXIV
   Balogh J, 2008, SIAM J COMPUT, V38, P398, DOI 10.1137/050647049
   Balogh J, 2014, J COMB OPTIM, V27, P115, DOI 10.1007/s10878-012-9489-4
   Baruah SK, 2019, J SCHEDULING, V22, P195, DOI 10.1007/s10951-018-0593-x
   Baruah SK, 2016, PROC EUROMICR, P215, DOI 10.1109/ECRTS.2016.10
   Berndt S., 2018, MATH PROGRAM, P1
   Bertout A, 2020, 28TH INTERNATIONAL CONFERENCE ON REAL TIME NETWORKS AND SYSTEMS, RTNS 2020, P139, DOI 10.1145/3394810.3394823
   Boyar J, 2012, DISCRETE APPL MATH, V160, P1914, DOI 10.1016/j.dam.2012.04.012
   Chwa HS, 2015, REAL TIM SYST SYMP P, P119, DOI 10.1109/RTSS.2015.19
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Funk S, 2005, EUROMICRO, P219, DOI 10.1109/ECRTS.2005.31
   Gambosi G, 2000, SIAM J COMPUT, V30, P1532, DOI 10.1137/S0097539799180408
   Garey M. R., 1981, ANAL DESIGN ALGORITH, P147
   Graham R. L., 1972, AFIPS Conference Proceedings Vol. 40, the 1972 Spring Joint Computer Conference, P205
   Ivkovic Z, 1996, INFORM PROCESS LETT, V59, P229, DOI 10.1016/0020-0190(96)00112-3
   Johnson D. S., 1974, SIAM Journal on Computing, V3, P299, DOI 10.1137/0203025
   JOHNSON DS, 1974, J COMPUT SYST SCI, V9, P256, DOI 10.1016/S0022-0000(74)80044-9
   López JM, 2000, EUROMICRO, P25, DOI 10.1109/EMRTS.2000.853989
   Mascitti A., EWILI
   Mascitti A, 2020, I SYM OBJ-OR R-T D C, P36, DOI 10.1109/ISORC49007.2020.00015
   Raravi G, 2014, REAL-TIME SYST, V50, P87, DOI 10.1007/s11241-013-9191-3
   SIMCHILEVI D, 1994, NAV RES LOG, V41, P579, DOI 10.1002/1520-6750(199406)41:4<579::AID-NAV3220410409>3.0.CO;2-G
   Singh J, 2016, 2016 FOURTH INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND GRID COMPUTING (PDGC), P73, DOI 10.1109/PDGC.2016.7913118
   Wieder A, 2013, INT SYM IND EMBED, P49, DOI 10.1109/SIES.2013.6601470
NR 25
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102229
DI 10.1016/j.sysarc.2021.102229
EA JUL 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500002
DA 2024-07-18
ER

PT J
AU Tabish, R
   Wen, JY
   Pellizzoni, R
   Mancuso, R
   Yun, H
   Caccamo, M
   Sha, LR
AF Tabish, Rohan
   Wen, Jen-Yang
   Pellizzoni, Rodolfo
   Mancuso, Renato
   Yun, Heechul
   Caccamo, Marco
   Sha, Lui Raymond
TI An Analyzable Inter-core Communication Framework for High-Performance
   Multicore Embedded Systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE High-performance computing; Communication; Inter-core; Multicore;
   Heterogeneous systems; Embedded systems
ID MEMORY INTERFERENCE; DELAY ANALYSIS
AB Multicore processors provide great average-case performance. However, the use of multicore processors for safety-critical applications can lead to catastrophic consequences because of contention on shared resources. The problem has been well-studied in literature, and solutions such as partitioning of shared resources have been proposed. Strict partitioning of memory resources among cores, however, does not allow intercore communication. This paper proposes a Communication Core Model (CCM) that implements the inter-core communication by bounding the amount of intercore interference in a partitioned multicore system. A system-level perspective of how to realize such CCM along with the implementation details is provided. A formula to derive the WCET of the tasks using CCM is provided. We compare our proposed CCM with Contention-based Communication (CBC), where no private banking is enforced for any core. The analytical approach results using San Diego Vision Benchmark Suite (SD-VBS) for two models indicate that the CCM shows an improvement of up to 65 percent compared to the CBC. Moreover, our experimental results indicate that the measured WCET using SD-VBS is within the bounds calculated using the proposed analysis.
C1 [Tabish, Rohan; Sha, Lui Raymond] Univ Illinois, Champaign, IL 61820 USA.
   [Wen, Jen-Yang] Microsoft Corp, Redmond, WA 98052 USA.
   [Pellizzoni, Rodolfo] Univ Waterloo, Waterloo, ON, Canada.
   [Mancuso, Renato] Boston Univ, Boston, MA 02215 USA.
   [Yun, Heechul] Univ Kansas, Lawrence, KS 66045 USA.
   [Caccamo, Marco] Tech Univ Munich, Munich, Germany.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   Microsoft; University of Waterloo; Boston University; University of
   Kansas; Technical University of Munich
RP Tabish, R (corresponding author), Univ Illinois, Champaign, IL 61820 USA.
EM rtabish@illinois.edu
RI Mancuso, Renato/AAY-4935-2021; Tabish, Dr Rohan/IUM-7535-2023
OI Yun, Heechul/0000-0002-8515-2622; Mancuso, Renato/0000-0003-3558-5216
FU National Science Foundation (NSF), United States [NSF CNS 1815891]; NSF
   [CNS 1815959, CNS 1932529]; Alexander von Humboldt Professorship
FX The material presented in this paper is based upon work supported by the
   National Science Foundation (NSF) , United States under grant numbers
   NSF CNS 1815891 and in part by NSF CNS 1932529 and NSF CNS 1815959.
   Marco Caccamo was supported by an Alexander von Humboldt Professorship
   endowed by the German Federal Ministry of Education and Research. Any
   opinions, findings, and conclusions or recommendations expressed in this
   publication are those of the authors and do not necessarily reflect the
   views of the NSF and other sponsors.
CR A. JEDEC Va USA, 2012, JESD793FDDR3 SDRAM
   Akesson B., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P251
   [Anonymous], 2017, CAST32A
   [Anonymous], 2010, ACM SIGBED REV
   [Anonymous], 2014, SINGLE CORE EQUIVALE
   Chisholm M, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P57, DOI [10.1109/RTSS.2016.32, 10.1109/RTSS.2016.015]
   Dasari D, 2011, IEEE INT CONF TRUST, P1068, DOI 10.1109/TrustCom.2011.146
   Ecco L., 2014, EMBEDDED REAL TIME C, P1, DOI 10.1109/RTCSA.2014.6910550
   Goossens S, 2013, DES AUT TEST EUROPE, P525
   Hahn S, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P299, DOI 10.1145/2997465.2997471
   Herman JL, 2012, IEEE REAL TIME, P197, DOI 10.1109/RTAS.2012.24
   Kim H, 2014, IEEE REAL TIME, P145, DOI 10.1109/RTAS.2014.6925998
   Kim JE, 2014, P INT COMP SOFTW APP, P321, DOI 10.1109/COMPSAC.2014.54
   Kim N, 2016, IEEE REAL TIME
   Krishnapillai Y, 2014, EUROMICRO, P27, DOI 10.1109/ECRTS.2014.37
   LEHOCZKY J, 1989, REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P166
   Mancuso R., 2017, LIPICS LEIBNIZ INT P, V76
   Mancuso R, 2015, EUROMICRO, P174, DOI 10.1109/ECRTS.2015.23
   Mancuso R, 2013, IEEE REAL TIME, P45, DOI 10.1109/RTAS.2013.6531078
   Nowotsch J, 2014, EUROMICRO, P109, DOI 10.1109/ECRTS.2014.20
   Pellizzoni R., 2016, IEEE REAL TIME EMBED, P1
   Pellizzoni R, 2010, DES AUT TEST EUROPE, P741
   Reineke J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P99
   Schliecker S, 2010, DES AUT TEST EUROPE, P759
   SHA L, 1994, P IEEE, V82, P68, DOI 10.1109/5.259427
   Suhendra V, 2008, DES AUT CON, P300
   Venkata SK, 2009, I S WORKL CHAR PROC, P55, DOI 10.1109/IISWC.2009.5306794
   Ward BC, 2013, EUROMICRO, P157, DOI 10.1109/ECRTS.2013.26
   Wu ZP, 2013, REAL TIM SYST SYMP P, P372, DOI 10.1109/RTSS.2013.44
   Yao G, 2016, IEEE T COMPUT, V65, P601, DOI 10.1109/TC.2015.2425874
   Yun H, 2015, EUROMICRO, P184, DOI 10.1109/ECRTS.2015.24
   Yun H, 2014, IEEE REAL TIME, P155, DOI 10.1109/RTAS.2014.6925999
   Yun H, 2013, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2013.6531079
   Yun HC, 2012, EUROMICRO, P299, DOI 10.1109/ECRTS.2012.32
NR 34
TC 1
Z9 1
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102178
DI 10.1016/j.sysarc.2021.102178
EA JUN 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UD5TH
UT WOS:000687268400007
OA Bronze
DA 2024-07-18
ER

PT J
AU Feng, X
   Shi, QC
   Xie, QQ
   Liu, L
AF Feng, Xia
   Shi, Qichen
   Xie, Qingqing
   Liu, Lu
TI An Efficient Privacy-preserving Authentication Model based on blockchain
   for VANETs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Privacy-preserving; Authentication; Accumulator; Blockchain; VANETs
ID SCHEME
AB The existing privacy-preserving authentication models for Vehicular Ad-hoc Networks (VANETs) primarily preserve multiple pseudonyms for one vehicle, while overlooking the consideration of confidential identity requirements. These authentication models cause pseudonyms management complex and revocation inconvenient. Blockchain seems to be suitable for storing the pseudonym certificates as transactions in the ledger, which enables distributed authentication. However, blockchain produces high latency for the membership verification of users. To tackle these problems, we present an Efficient Privacy-preserving Authentication Model (EPAM), leveraging the asynchronous accumulator to extend the blockchain application. The asynchronous accumulator supports efficient membership verification and avoids the time consuming of checking the Certificate Revocation List (CRL). Additionally, by designing a mutual authentication protocol, we achieve privacy properties such as anonymity and unlinkability under the consideration of the semi-trust RSUs. The simulations show that the membership verification time is about 0.157ms in EPAM test over 107 certificates, thus alleviating the mutual authentication latency in VANETs.
C1 [Feng, Xia] Jiangsu Univ, Sch Automot & Traff Engn, Zhenjiang, Peoples R China.
   [Shi, Qichen; Xie, Qingqing] Jiangsu Univ, Sch Comp Sci & Commun Engn, Zhenjiang, Peoples R China.
   [Liu, Lu] Univ Leicester, Sch Informat, Leicester, Leics, England.
C3 Jiangsu University; Jiangsu University; University of Leicester
RP Feng, X (corresponding author), Jiangsu Univ, Sch Automot & Traff Engn, Zhenjiang, Peoples R China.
EM xiazio@ujs.edu.cn; ericshiqichen@gmail.com; xieqq@ujs.edu.cn;
   Lliu@leicester.ac.uk
RI LU, LU/JEZ-4760-2023; lu, lu/HII-7530-2022; lu, lu/HGA-0894-2022
OI feng, xia/0000-0003-3677-6823; qi chen, shi/0000-0003-1023-5148; Liu,
   Lu/0000-0003-1013-4507; Xie, Qingqing/0000-0001-5112-3519
FU National Natural Science Foundation of China [61902157, 62002139]; China
   Postdoctoral Science Foundation [2019M661753, 2019M651738]; Natural
   Science Foundation of Jiangsu Province, China [BK20200886]
FX This document is results of the research project funded by the National
   Natural Science Foundation of China under NO. 61902157 and 62002139,
   China Postdoctoral Science Foundation under NO. 2019M661753 and
   2019M651738, and the Natural Science Foundation of Jiangsu Province,
   China under NO. BK20200886. Xia Feng focused on conceptualization of
   this study and original draft preparation. Qichen Shi worked on
   simulation of Hyperledger Fabric, software and experiment. Qingqing Xie
   worked on the revision of the paper. Lu Liu is responsible for data
   curation and methodology.
CR Anadu D, 2018, IEEE IMTC P, P1237
   Androulaki E, 2018, EUROSYS '18: PROCEEDINGS OF THE THIRTEENTH EUROSYS CONFERENCE, DOI 10.1145/3190508.3190538
   [Anonymous], 2008, "SIGCOMM Demon-stration
   Benaloh J., 1994, Advances in Cryptology EUROCRYPT '93 (Lecture Notes in Computer Science), P274, DOI 10.1007/3-540-48285-7_24
   Cao B, 2020, IEEE T IND INFORM, V16, P3597, DOI 10.1109/TII.2019.2952565
   Chakeres ID, 2004, 24TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS WORKSHOPS, PROCEEDINGS, P698, DOI 10.1109/ICDCSW.2004.1284108
   Fromknecht C., 2014, CERTCOIN NAMECOIN BA
   Gerlach M, 2007, IEEE VTS VEH TECHNOL, P2521, DOI 10.1109/VETECS.2007.519
   Hao Y, 2008, GLOB TELECOMM CONF, DOI 10.1109/GLOCOM.2008.ECP.947
   Huang JL, 2011, IEEE T VEH TECHNOL, V60, P248, DOI 10.1109/TVT.2010.2089544
   Laurie B, 2014, COMMUN ACM, V57, P40, DOI 10.1145/2659897
   Liu YL, 2015, IEEE T VEH TECHNOL, V64, P3697, DOI 10.1109/TVT.2014.2358633
   Lu ZJ, 2019, IEEE T VLSI SYST, V27, P2792, DOI 10.1109/TVLSI.2019.2929420
   M.C. Library, 2020, MULTIPRECISION INTEG
   Maymounkov P, 2002, LECT NOTES COMPUT SC, V2429, P53
   Raya M, 2007, J COMPUT SECUR, V15, P39, DOI 10.3233/JCS-2007-15103
   Reyzin L, 2016, LECT NOTES COMPUT SC, V9841, P292, DOI 10.1007/978-3-319-44618-9_16
   Ryan MD, 2014, 21ST ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2014), DOI 10.14722/ndss.2014.23379
   Sampigethaya K, 2007, IEEE J SEL AREA COMM, V25, P1569, DOI 10.1109/JSAC.2007.071007
   Shim KA, 2012, IEEE T VEH TECHNOL, V61, P1874, DOI 10.1109/TVT.2012.2186992
   Thakkar P, 2018, I S MOD ANAL SIM COM, P264, DOI 10.1109/MASCOTS.2018.00034
   Vijayakumar P, 2020, IEEE INT C COMMUNICA, P1
   Wang YJ, 2019, IEEE T INF FOREN SEC, V14, P1779, DOI 10.1109/TIFS.2018.2885277
   Wang Z., J SYST ARCHIT, V114
   Yang AJ, 2022, IEEE T INTELL TRANSP, V23, P1284, DOI 10.1109/TITS.2020.3024000
   Yao YY, 2019, IEEE INTERNET THINGS, V6, P3775, DOI 10.1109/JIOT.2019.2892009
   Zhang CX, 2008, IEEE INFOCOM SER, P816
   Zhang JY, 2020, J INTERNET TECHNOL, V21, P1, DOI 10.3966/160792642020012101001
NR 28
TC 37
Z9 38
U1 1
U2 55
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102158
DI 10.1016/j.sysarc.2021.102158
EA MAY 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SO1ZJ
UT WOS:000658777300008
DA 2024-07-18
ER

PT J
AU Sha, EHM
   Xu, MR
   Gu, SZ
   Zhuge, QF
AF Sha, Edwin H-M
   Xu, Mingrui
   Gu, Shouzhen
   Zhuge, Qingfeng
TI Optimizing the data placement and scheduling on multi-port DWM in
   multi-core embedded system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded system; Domain wall memory; Data placement; Data schedule;
   Heuristic; Integer linear programming
AB Applications run in embedded systems should usually be completed within the constrained time to reduce energy consumption. Therefore, the memory of embedded system should satisfy time-efficient and energy efficient. Domain Wall Memory (DWM) achieves high energy efficiency, high density, non-volatile and low cost advantages. However, the data access on DWM always requires shift operations to align the domain with the port which can access the data in the domain. In the case that there are multi-core processors with multi-port DWM, the data placement and scheduling, therefore, can extremely affect the parallelism, total execution time and performance. In this paper, we handle the data placement and scheduling on multi-port DWM in multi-core system (DPSMDMS), and provide the integer linear programming (ILP) algorithm to solve this problem optimally. What is more, we propose a layering and grouping for data placement and scheduling (LGPS) heuristic algorithm to get the approximate optimal solution in polynomial time. In benchmarks, the experimental results show that ILP and LGPS reduce on average 64.6% and 64.8% of the total execution time, respectively, compared with the non-optimized strategy.
C1 [Sha, Edwin H-M; Xu, Mingrui; Zhuge, Qingfeng] East China Normal Univ, Dept Comp Sci & Technol, Shanghai 200062, Peoples R China.
   [Gu, Shouzhen] East China Normal Univ, Dept Software Engn, Shanghai 200062, Peoples R China.
C3 East China Normal University; East China Normal University
RP Gu, SZ (corresponding author), East China Normal Univ, Dept Software Engn, Shanghai 200062, Peoples R China.
EM edwinsha@cs.ecnu.edu.cn; 51184506048@stu.ecnu.edu.cn;
   szgu@sei.ecnu.edu.cn; qfzhuge@cs.ecnu.edu.cn
FU NSFC, China [61972154]; Shanghai Science and Technology Commission
   Project, China [20511101600]
FX This work is partially supported by NSFC, China 61972154 and Shanghai
   Science and Technology Commission Project, China 20511101600.
CR [Anonymous], 2013, PROC IEEEACMEDAC 50
   Atoofian E, 2015, INT CONF COMPIL ARCH, P177, DOI 10.1109/CASES.2015.7324558
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Boybat I, 2018, NAT COMMUN, V9, DOI 10.1038/s41467-018-04933-y
   Chen Xiang., 2015, MULTIMEDIA SIGNAL PR, P1
   Chen XZ, 2016, IEEE T VLSI SYST, V24, P3094, DOI 10.1109/TVLSI.2016.2537400
   Feigl L, 2016, SCI REP-UK, V6, DOI 10.1038/srep31323
   Gao S., 2020, J SYST ARCHIT
   Hayashi M, 2008, SCIENCE, V320, P209, DOI 10.1126/science.1154587
   Jun Zhang, 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P184, DOI 10.1109/RTCSA.2012.20
   Kaushik D., 2020, API ADV, V10, P31
   Khan AA, 2019, IEEE COMPUT ARCHIT L, V18, P43, DOI 10.1109/LCA.2019.2899306
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Li LZ, 2016, ADV MATER, V28, P6574, DOI 10.1002/adma.201600160
   Mao H., 2015, 2015 IEEE NONVOLATIL, P1
   Mao M., 2014, Design Automation Conference (DAC), 2014 51st ACM/EDAC/IEEE, P1
   Marescaux J, 2001, NATURE, V413, P379, DOI 10.1038/35096636
   Marinescu R, 2017, IEEE ICST WORKSHOP, P69, DOI 10.1109/ICSTW.2017.19
   McGilly LJ, 2015, NAT NANOTECHNOL, V10, P145, DOI [10.1038/nnano.2014.320, 10.1038/NNANO.2014.320]
   Parkin S, 2015, NAT NANOTECHNOL, V10, P195, DOI 10.1038/nnano.2015.41
   Parkin SSP, 2008, SCIENCE, V320, P190, DOI 10.1126/science.1145799
   Sajid A, 2016, IEEE ACCESS, V4, P1375, DOI 10.1109/ACCESS.2016.2549047
   Shouzhen Gu, 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, V35, P2008, DOI 10.1109/TCAD.2016.2547903
   Sun ZY, 2016, IEEE T COMPUT, V65, P1041, DOI 10.1109/TC.2014.2360545
   Thomas L., 2011, INT EL DEV M IEEE
   Thomas L, 2010, SCIENCE, V330, P1810, DOI 10.1126/science.1197468
   Venkatesan R, 2013, DES AUT TEST EUROPE, P1825
   Wang YH, 2014, DES AUT TEST EUROPE
   Wang YH, 2013, I SYMPOS LOW POWER E, P329, DOI 10.1109/ISLPED.2013.6629318
   Xu R., 2020, 2020 IEEE INT C COMP, P1
   [许瑞 Xu Rui], 2020, [软件学报, Journal of Software], V31, P2723
   Zhang Y, 2012, J APPL PHYS, V111, DOI 10.1063/1.4716460
   Zhuge QF, 2012, IEEE T SIGNAL PROCES, V60, P3253, DOI 10.1109/TSP.2012.2189768
NR 33
TC 2
Z9 2
U1 5
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102145
DI 10.1016/j.sysarc.2021.102145
EA MAY 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SO1ZJ
UT WOS:000658777300017
DA 2024-07-18
ER

PT J
AU Ling, YH
   He, T
   Meng, HT
   Zhang, Y
   Chen, G
AF Ling, Yehua
   He, Tao
   Meng, Haitao
   Zhang, Yu
   Chen, Gang
TI Hardware accelerator for an accurate local stereo matching algorithm
   using binary neural network
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Local stereo matching; BNN; FPGA; Real-time
AB Convolutional neural networks (CNNs) have shown appealing performance on stereo matching tasks in recent years. However, existing deep neural networks (DNNs) based matching algorithms use semi-global matching (SGM) to aggregate the matching costs, which limit the processing speed. In this study, we present a novel binarized CNN stereo matching hardware acceleration using local methods on an FPGA, which can provide high accuracy stereo estimation and achieve high-throughput at the same time. To reduce the consumption of hardware resource and improve the processing speed, we propose pipelined architecture for BNN, and sparse local aggregation to optimize the implementation on an FPGA. We evaluated the proposed implementation on a challenging stereo dataset with a Stratix V FPGA. From the experimental results, our binarized CNN stereo matching implementation shows significant improvement in the real-time performance and the energy efficiency over other computing platforms with a 6.95% error rate on the KITTI2015 dataset.
C1 [Ling, Yehua; Meng, Haitao; Zhang, Yu; Chen, Gang] Sun Yat Sen Univ, Guangzhou, Peoples R China.
   [He, Tao] Northeastern Univ, Shenyang, Peoples R China.
C3 Sun Yat Sen University; Northeastern University - China
RP Chen, G (corresponding author), Sun Yat Sen Univ, Guangzhou, Peoples R China.
EM cheng83@mail.sysu.edu.cn
RI Haitao, Meng/AAO-3413-2021; Chen, Gang/HLG-1484-2023
OI Haitao, Meng/0000-0001-7919-0529; Chen, Gang/0000-0003-4234-1359
FU Fundamental Research Funds for the Central Universities [2020484]
FX This work was supported in part by the Fundamental Research Funds for
   the Central Universities (Grant No. 2020484).
CR Addimanda E, 2008, 2008 IEEE C COMPUTER
   Chen G, 2020, IEEE T COMPUT AID D, V39, P4179, DOI 10.1109/TCAD.2020.3012864
   Chen G, 2020, IEEE T PARALL DISTR, V31, P2896, DOI 10.1109/TPDS.2020.3006238
   Cocorullo G., 2012, MICROPROCESSORS
   Courbariaux M., 2016, BinaryNet: Training deep neural networks with weights and activa
   Eshghi M., 2017, J SYST ARCHIT
   Facciolo G., 2015, P BRIT MACHINE VISIO
   Hirschmüller H, 2008, IEEE T PATTERN ANAL, V30, P328, DOI 10.1109/TPAMl.2007.1166
   Hirschmüller H, 2005, PROC CVPR IEEE, P807, DOI 10.1109/cvpr.2005.56
   Jin MX, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P21
   Jin S, 2010, IEEE T CIRC SYST VID, V20, P15, DOI 10.1109/TCSVT.2009.2026831
   Kameyama M., 2005, IEICE T FUNDAM ELE A
   Kuzmin A, 2017, IEEE INT WORKS MACH
   Li Y, 2019, INTEGRATION, V65, P417, DOI 10.1016/j.vlsi.2017.12.007
   Lopez A.M., 2016, PROCEDIA COMPUT SCI
   Maruyama T, 2014, ACM T RECONFIGURABLE
   Moon B, 2015, 2015 7 INT C UBIQUIT
   Pirsch P, 2010, 2010 INT C EMBEDDED
   Raiconi G., 2017, IEEE T CIRCUITS SY 2
   Ren J, 2010, INT CON DISTR COMP S, DOI 10.1109/ICDCS.2010.26
   Shan Y, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584659
   Sun J, 2003, IEEE T PATTERN ANAL, V25, P787, DOI 10.1109/TPAMI.2003.1206509
   Torr, 2018, IEEE ROBOTICS AUTOM
   Torr P, 2018, 2018 INT C FIELD PRO
   Veksler O, 2003, PROC CVPR IEEE, P556
   Verkest D, 2011, P 19 ACMSIGDA INT S
   Wang Wenqiang, 2015, IEEE T CIRCUITS SYST
   Wegner K, 2015, 2015 3DTV C TRUE VIS
   Yoon KJ, 2006, IEEE T PATTERN ANAL, V28, P650, DOI 10.1109/TPAMI.2006.70
   Zbontar J, 2016, J MACH LEARN RES, V17
   Zhang K., 2009, IEEE T CIRCUITS SYST
   Zhang X, 2019, IEEE T CIRC SYST VID, V29, P1130, DOI 10.1109/TCSVT.2018.2819804
NR 32
TC 4
Z9 5
U1 2
U2 37
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102110
DI 10.1016/j.sysarc.2021.102110
EA APR 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300005
DA 2024-07-18
ER

PT J
AU Qasaimeh, M
   Denolf, K
   Khodamoradi, A
   Blott, M
   Lo, J
   Halder, L
   Vissers, K
   Zambreno, J
   Jones, PH
AF Qasaimeh, Murad
   Denolf, Kristof
   Khodamoradi, Alireza
   Blott, Michaela
   Lo, Jack
   Halder, Lisa
   Vissers, Kees
   Zambreno, Joseph
   Jones, Phillip H.
TI Benchmarking vision kernels and neural network inference accelerators on
   embedded platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Benchmarks; CPUs; GPUs; FPGAs; Embedded vision; Neural networks
ID POWER
AB Developing efficient embedded vision applications requires exploring various algorithmic optimization tradeoffs and a broad spectrum of hardware architecture choices. This makes navigating the solution space and finding the design points with optimal performance trade-offs a challenge for developers. To help provide a fair baseline comparison, we conducted comprehensive benchmarks of accuracy, run-time, and energy efficiency of a wide range of vision kernels and neural networks on multiple embedded platforms: ARM57 CPU, Nvidia Jetson TX2 GPU and Xilinx ZCU102 FPGA. Each platform utilizes their optimized libraries for vision kernels (OpenCV, VisionWorks and xfOpenCV) and neural networks (OpenCV DNN, TensorRT and Xilinx DPU). For vision kernels, our results show that the GPU achieves an energy/frame reduction ratio of 1.1-3.2x compared to the others for simple kernels. However, for more complicated kernels and complete vision pipelines, the FPGA outperforms the others with energy/frame reduction ratios of 1.2-22.3x. For neural networks [Inception-v2 and ResNet-50, ResNet-18, Mobilenet-v2 and SqueezeNet], it shows that the FPGA achieves a speed up of [2.5, 2.1, 2.6, 2.9 and 2.5]x and an EDP reduction ratio of [1.5, 1.1, 1.4, 2.4 and 1.7]x compared to the GPU FP16 implementations, respectively.
C1 [Qasaimeh, Murad; Zambreno, Joseph; Jones, Phillip H.] Iowa State Univ, Ames, IA 50011 USA.
   [Denolf, Kristof; Blott, Michaela; Lo, Jack; Halder, Lisa; Vissers, Kees] Xilinx Res Labs, San Jose, CA USA.
   [Denolf, Kristof; Blott, Michaela; Lo, Jack; Halder, Lisa; Vissers, Kees] Xilinx Res Labs, Dublin, Ireland.
   [Khodamoradi, Alireza] Univ Calif San Diego, San Diego, CA USA.
C3 Iowa State University; Xilinx; Xilinx; University of California System;
   University of California San Diego
RP Qasaimeh, M (corresponding author), Iowa State Univ, Ames, IA 50011 USA.
EM qasaimeh@iastate.edu
RI Khodamoradi, Alireza/AAQ-7760-2021
OI Qasaimeh, Murad/0000-0003-0250-0466
CR [Anonymous], 2020, OPENVINO TOOLKIT DOC
   [Anonymous], 2018, COMPUTER VISION OVER
   [Anonymous], 2018, BACKGROUND SUBTRACTI
   [Anonymous], 2016, ARXIV160207360
   [Anonymous], 2020, FAST DNN
   [Anonymous], 2020, XILINX VITIS AI
   Blott M, 2019, ACM J EMERG TECH COM, V15, DOI 10.1145/3358700
   Boppana V, 2016, IEEE HOT CHIP SYMP
   Bradski G., 2018, OPEN SOURCE COMPUTER
   Brugger C, 2015, ISCAIE 2015 - 2015 IEEE SYMPOSIUM ON COMPUTER APPLICATIONS AND INDUSTRIAL ELECTRONICS, P201, DOI 10.1109/ISCAIE.2015.7298356
   Che SA, 2008, 2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS, P101, DOI 10.1109/SASP.2008.4570793
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Collange S, 2009, LECT NOTES COMPUT SC, V5544, P914, DOI 10.1007/978-3-642-01970-8_92
   Cong J, 2018, ANN IEEE SYM FIELD P, P93, DOI 10.1109/FCCM.2018.00023
   Cooke P, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2659000
   DeepBench, 2019, BENCHM DEEP LEARN OP
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Fowers J, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P47
   Fykse E, 2013, THESIS I ELEKTRONIKK
   Giefers H, 2016, INT SYM PERFORM ANAL, P46, DOI 10.1109/ISPASS.2016.7482073
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Horowitz M, 2005, INT EL DEVICES MEET, P11
   Ionica MH, 2015, IEEE MICRO, V35, P6, DOI 10.1109/MM.2015.4
   Liu Y, 2018, PROC VLDB ENDOW, V11, P1220, DOI 10.14778/3231751.3231770
   McCalpin J.D, 2019, STREAM SUSTAINABLE M
   NVIDIA, 2018, GPU TECHN C
   NVIDIA, 2019, NVIDIA TENSORRT
   O'Mahony N, 2020, ADV INTELL SYST COMP, V943, P128, DOI 10.1007/978-3-030-17795-9_10
   Pouyanfar S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3234150
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   SPEC, 2019, STAND PERF EV CORP
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Tucci M., 2019, DEEP NEURAL NETWORKS, P1
   Xilinx, 2018, XFOPENCV LIB FUNCT
NR 34
TC 19
Z9 19
U1 4
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101896
DI 10.1016/j.sysarc.2020.101896
EA FEB 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000011
OA Green Published
DA 2024-07-18
ER

PT J
AU Han, PC
   Du, CL
   Chen, JC
   Ling, FY
   Du, XY
AF Han, Pengcheng
   Du, Chenglie
   Chen, Jinchao
   Ling, Fuyuan
   Du, Xiaoyan
TI Cost and makespan scheduling of workflows in clouds using list
   multiobjective optimization technique
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud computing; Multiobjective optimization; Workflow scheduling; List
   scheduling
ID SCIENTIFIC WORKFLOWS; ALGORITHM; ENERGY; RELIABILITY
AB Highly scalable resource supply capacity of cloud computing has greatly improved the execution speed of workflow applications, however, traditional workflow scheduling algorithms which focus on the optimization of makespan (execution time) of workflows, become inappropriate for the design of large-scale workflow systems. Workflow scheduling in cloud computing is particularly a multiobjective optimization problem, in which many critical issues besides the execution time of workflows should be taken into account. Although many heuristics and meta-heuristics have been proposed to solve this problem, most of them cannot produce satisfactory cost-makespan tradeoffs and have a long time overhead. In this paper, we propose an efficient heuristic named CMSWC (Cost and Makespan Scheduling of Workflows in the Cloud) to solve the workflow scheduling problem, by simultaneously minimizing cost and makespan of workflows. CMSCW follows a two-phase list scheduling philosophy: ranking and mapping. Furthermore, CMSCW incorporates with three designs specifically for the multiobjective challenges: (i) The mapping phase is designed to avoid exploring useless resources for tasks, which significantly narrows down the search space. (ii) A new method is proposed to select non-dominated solutions, by combining the quick non-dominated sorting approach and Shift-Based Density Estimation (SDE) based crowding distance. (iii) Several elitist study strategies are designed to make solutions close to the true Pareto front as well as avoid trapping into local optimum. Extensive experiments on real-life workflows demonstrate that our approach can generate better cost-makespan tradeofffronts than that of several state-of-the-art approaches.
C1 [Han, Pengcheng; Du, Chenglie; Chen, Jinchao; Ling, Fuyuan; Du, Xiaoyan] Northwestern Polytech Univ, Sch Comp Sci, Xian 710072, Peoples R China.
C3 Northwestern Polytechnical University
RP Chen, JC (corresponding author), Northwestern Polytech Univ, Sch Comp Sci, Xian 710072, Peoples R China.
EM hanpengcheng_1990@mail.nwpu.edu.cn; ducl@nwpu.edu.cn; cjc@nwpu.edu.cn
RI zhu, yujie/KBC-4009-2024; Chen, Jinchao/R-7884-2019
OI Chen, Jinchao/0000-0001-6234-1001
FU National Key Research and Development Program of China [2018YFB2101304,
   2017YFB1001900]; Defense Industrial Technology Development Program
   [JCKY2016607B006]; Special Civil Aircraft Research Program
   [MJ-2017-S-39]; Fundamental Research Funds for the Central Universities
FX We would like to express our gratitude to the anonymous reviewers for
   their constructive comments which have helped to improve the quality of
   the paper. This work is partially supported by the National Key Research
   and Development Program of China nos. 2018YFB2101304 and 2017YFB1001900,
   the Defense Industrial Technology Development Program no.
   JCKY2016607B006, the Special Civil Aircraft Research Program no.
   MJ-2017-S-39, and the Fundamental Research Funds for the Central
   Universities.
CR Abdullahi M, 2019, J NETW COMPUT APPL, V133, P60, DOI 10.1016/j.jnca.2019.02.005
   Abrishami S, 2013, FUTURE GENER COMP SY, V29, P158, DOI 10.1016/j.future.2012.05.004
   Arabnejad V, 2019, IEEE T PARALL DISTR, V30, P29, DOI 10.1109/TPDS.2018.2849396
   Arunarani AR, 2019, FUTURE GENER COMP SY, V91, P407, DOI 10.1016/j.future.2018.09.014
   Bansal S, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101743
   Bechikh S, 2015, IEEE T CYBERNETICS, V45, P2051, DOI 10.1109/TCYB.2014.2363878
   Chang SS, 2020, J SYST ARCHITECT, V105, DOI 10.1016/j.sysarc.2019.101704
   Chen JC, 2018, J SYST ARCHITECT, V90, P72, DOI 10.1016/j.sysarc.2018.09.002
   Chen ZG, 2019, IEEE T CYBERNETICS, V49, P2912, DOI 10.1109/TCYB.2018.2832640
   Choudhary A, 2018, FUTURE GENER COMP SY, V83, P14, DOI 10.1016/j.future.2018.01.005
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Deelman E, 2015, FUTURE GENER COMP SY, V46, P17, DOI 10.1016/j.future.2014.10.008
   Durillo J. J., 2012, 2012 IEEE 4th International Conference on Cloud Computing Technology and Science (CloudCom). Proceedings, P185, DOI 10.1109/CloudCom.2012.6427573
   Durillo JJ, 2014, CLUSTER COMPUT, V17, P169, DOI 10.1007/s10586-013-0325-0
   Faragardi HR, 2020, IEEE T PARALL DISTR, V31, P1239, DOI 10.1109/TPDS.2019.2961098
   Gu ZH, 2016, IEEE T PARALL DISTR, V27, P3044, DOI 10.1109/TPDS.2016.2520949
   Ismayilov G, 2020, FUTURE GENER COMP SY, V102, P307, DOI 10.1016/j.future.2019.08.012
   Jiang X, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101742
   Juve G, 2013, FUTURE GENER COMP SY, V29, P682, DOI 10.1016/j.future.2012.08.015
   Li MQ, 2014, IEEE T EVOLUT COMPUT, V18, P348, DOI 10.1109/TEVC.2013.2262178
   Li TT, 2019, J SYST ARCHITECT, V98, P79, DOI 10.1016/j.sysarc.2019.07.001
   Li ZJ, 2018, IEEE T SERV COMPUT, V11, P713, DOI 10.1109/TSC.2015.2466545
   Liu Xiao-Fang., 2018, IEEE Transaction on Evolutionary Computation, V22, P113, DOI DOI 10.1109/TEVC.2016.2623803
   Masdari M, 2016, J NETW COMPUT APPL, V66, P64, DOI 10.1016/j.jnca.2016.01.018
   Pietri I, 2019, FUTURE GENER COMP SY, V94, P479, DOI 10.1016/j.future.2018.12.004
   Quan Z, 2020, IEEE T PARALL DISTR, V31, P1165, DOI 10.1109/TPDS.2019.2959533
   Rodriguez MA, 2014, IEEE T CLOUD COMPUT, V2, P222, DOI 10.1109/TCC.2014.2314655
   Roy SK, 2020, J SYST ARCHITECT, V105, DOI 10.1016/j.sysarc.2019.101706
   Sahni J, 2018, IEEE T CLOUD COMPUT, V6, P2, DOI 10.1109/TCC.2015.2451649
   Schad J, 2010, PROC VLDB ENDOW, V3, P460, DOI 10.14778/1920841.1920902
   Smanchat S, 2015, FUTURE GENER COMP SY, V52, P1, DOI 10.1016/j.future.2015.04.019
   Su S, 2013, PARALLEL COMPUT, V39, P177, DOI 10.1016/j.parco.2013.03.002
   Talukder AKMKA, 2009, CONCURR COMP-PRACT E, V21, P1742, DOI 10.1002/cpe.1417
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Verma A, 2017, PARALLEL COMPUT, V62, P1, DOI 10.1016/j.parco.2017.01.002
   Wang XF, 2011, FUTURE GENER COMP SY, V27, P1124, DOI 10.1016/j.future.2011.03.008
   Wu CQ, 2015, IEEE T CLOUD COMPUT, V3, P169, DOI 10.1109/TCC.2014.2358220
   Wu QW, 2017, IEEE T PARALL DISTR, V28, P3401, DOI 10.1109/TPDS.2017.2735400
   Wu TM, 2018, J SYST ARCHITECT, V84, P12, DOI 10.1016/j.sysarc.2018.03.001
   Xie GQ, 2018, IEEE T IND ELECTRON, V65, P4378, DOI 10.1109/TIE.2017.2762621
   Zhan ZH, 2009, IEEE T SYST MAN CY B, V39, P1362, DOI 10.1109/TSMCB.2009.2015956
   Zhang LX, 2017, INFORM SCIENCES, V379, P241, DOI 10.1016/j.ins.2016.08.003
   Zheng W, 2018, FUTURE GENER COMP SY, V82, P244, DOI 10.1016/j.future.2017.12.004
   Zhou JL, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.08.004
   Zhou XM, 2019, FUTURE GENER COMP SY, V93, P278, DOI 10.1016/j.future.2018.10.046
   Zhu ZM, 2016, IEEE T PARALL DISTR, V27, P1344, DOI 10.1109/TPDS.2015.2446459
   Zitzler E, 1999, IEEE T EVOLUT COMPUT, V3, P257, DOI 10.1109/4235.797969
NR 47
TC 34
Z9 34
U1 5
U2 34
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101837
DI 10.1016/j.sysarc.2020.101837
EA JAN 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600001
DA 2024-07-18
ER

PT J
AU Snook, C
   Hoang, TS
   Dghaym, D
   Fathabadi, AS
   Butler, M
AF Snook, Colin
   Thai Son Hoang
   Dghaym, Dana
   Fathabadi, Asieh Salehi
   Butler, Michael
TI Domain-specific scenarios for refinement-based methods
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Event-B; Cucumber; Validation; Domain specific language
AB Formal methods use abstraction and rigorously verified refinement to manage the design of complex systems, ensuring that they satisfy important invariant properties. However, formal verification is not sufficient: models must also be tested to ensure that they behave according to the informal requirements and validated by domain experts who may not be expert in formal modelling. This can be satisfied by scenarios that complement the requirements specification. The model can be animated to check whether the scenario is feasible in the model and that the model reaches the states expected in the scenario. However, there are two problems with this approach. 1) The natural language used to describe the scenarios is often verbose, ambiguous and therefore difficult to understand; especially if the modeller is not a domain expert. 2) Provided scenarios are typically at the most concrete level corresponding to the full requirements and cannot be used until all the refinements have been completed in the model. We show by example how a precise and concise domain specific language can be used for writing these abstract scenarios in a style that can be easily understood by the domain expert (for validation purposes) as well as the modeller (for behavioural verification) and can be used as the persistence for automated tool support. We propose two alternative approaches to using scenarios during formal modelling: A method of refining scenarios before the model is refined so that the scenarios guide the modelling, and a method of abstracting scenarios from provided concrete ones so that they can be used to test early refinements of the model. We illustrate the two approaches on the 'Tokeneer' secure enclave example and the ERTMS/ETCS Hybrid Level 3 specification for railway controls. We base our approach on the Cucumber framework for scenarios and the Event-B modelling language and tool set. We have developed a new 'Scenario Checker' plugin to manage the animation of scenarios.
C1 [Snook, Colin; Thai Son Hoang; Dghaym, Dana; Fathabadi, Asieh Salehi; Butler, Michael] Univ Southampton, ECS, Southampton, Hants, England.
C3 University of Southampton
RP Snook, C (corresponding author), Univ Southampton, ECS, Southampton, Hants, England.
EM cfs@soton.ac.uk; t.s.hoang@soton.ac.uk; d.dghaym@soton.ac.uk;
   a.salehi-fathabadi@soton.ac.uk; mbutler@soton.ac.uk
RI Hoang, Thai Son/H-6159-2019
OI Hoang, Thai Son/0000-0003-4095-0732; Salehi Fathabadi,
   Asieh/0000-0002-0508-3066; Snook, Colin/0000-0002-0210-0983
FU HICLASS project - Aerospace Technology Institute; Innovate UK [113213];
   Innovate UK [113213] Funding Source: UKRI
FX This work was supported, in part, by the HICLASS project, funded by the
   Aerospace Technology Institute and Innovate UK, as project number
   113213.
CR Abrial Jean-Raymond, 2010, International Journal on Software Tools for Technology Transfer, V12, P447, DOI 10.1007/s10009-010-0145-y
   Abrial J R, 2010, Modeling in Event-B: system and softeng
   [Anonymous], 2012, CUCUMBER BOOK BEHAV
   Arcaini P, 2019, IEEE ICST WORKSHOP, P1, DOI 10.1109/ICSTW.2019.00025
   Bodeveix JP, 2005, LECT NOTES COMPUT SC, V3771, P187
   Butler M, 2019, IEEE INT C ENG COMP, P97, DOI 10.1109/ICECCS.2019.00018
   Carioni A, 2008, LECT NOTES COMPUT SC, V5238, P71
   Carroll JM, 2000, INTERACT COMPUT, V13, P43, DOI 10.1016/S0953-5438(00)00023-0
   Cortacero K, 2019, IEEE INT CONF COMP V, P1159, DOI 10.1109/ICCVW.2019.00147
   Cybulski J.L., 1996, 967 U MELB DEP INF S
   Dghaym D., 2018, 6 INT ABZ C ASM ALL
   E.E.U. Group, 2017, HYBR ERTMS ETCS LEV
   Fischer T., 2018, CUCUMBER EVENT B IUM
   Iliasov Alexei, 2011, Software Engineering for Resilient Systems. Proceedings Third International Workshop (SERENE 2011), P9, DOI 10.1007/978-3-642-24124-6_2
   James P., 2014, ABS14033034 CORR
   Malik QA, 2009, LECT NOTES COMPUT SC, V5454, P177
   Said MY, 2015, SOFTW SYST MODEL, V14, P1557, DOI 10.1007/s10270-013-0391-z
   Snook C, 2006, ACM T SOFTW ENG METH, V15, P92, DOI 10.1145/1125808.1125811
   Snook C, 2014, P ROD WORKSH 2014 TO, P29
   Snook C, 2019, COMM COM INF SC, V1085, P18, DOI 10.1007/978-3-030-32213-7_2
   Snook C, 2018, LECT NOTES COMPUT SC, V11232, P21, DOI 10.1007/978-3-030-02450-5_2
   Sobernig S, 2013, INT CONF QUAL SOFTW, P163, DOI 10.1109/QSIC.2013.56
NR 22
TC 7
Z9 7
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101833
DI 10.1016/j.sysarc.2020.101833
EA JAN 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600009
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Singh, J
   Kaur, R
   Singh, D
AF Singh, Jaspreet
   Kaur, Ranjit
   Singh, Damanpreet
TI A survey and taxonomy on energy management schemes in wireless sensor
   networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Cross layer optimization; Energy management schemes; Internet of Things
   (IoT's); Load balancing; Routing protocols; Wireless sensor networks
   (WSNs)
ID CROSS-LAYER OPTIMIZATION; DUTY-CYCLED WSNS; ROUTING PROTOCOL; MAC
   PROTOCOL; POWER MANAGEMENT; SINK MOBILITY; AD-HOC; CLUSTERING PROTOCOL;
   TOPOLOGY CONTROL; MINIMUM-DELAY
AB Wireless sensor networks (WSNs) with energy harvesting have fascinated the prospectus attention of researchers due to their wide deployment and omnipresent nature in the emerging areas of the Internet of Things (IoT's) and home automation. However, there are a lot of key challenges that affect the performance of WSNs due to their own characteristics. Still, energy constraints remain one of the major hurdles that need to be addressed. The best solution for bottleneck of energy constraints is energy management and harvesting schemes. The taxonomic survey puts the different schemes of energy management into classes that represent different application requirements. This research article provides a systematic taxonomy for energy management schemes in WSNs that examine various energy provisioning-based techniques. Various protocols/algorithms are summarized along with their remarkable implementation in different policies of energy management. Also, this survey study highlights progressing research activities and issues that affect the performance and deployment of WSNs.
C1 [Singh, Jaspreet; Kaur, Ranjit] Punjabi Univ Patiala, Dept Elect & Commun Engn, Patiala, Punjab, India.
   [Singh, Damanpreet] St Longowal Inst Engn & Technol, Dept Comp Sci & Engn, Longowal, India.
C3 Punjabi University; Sant Longowal Institute of Engineering & Technology
   (SLIET)
RP Singh, J (corresponding author), Punjabi Univ Patiala, Dept Elect & Commun Engn, Patiala, Punjab, India.
EM jaspreetece_rs18@pbi.ac.in; ranjit24_ucoe@pbi.ac.in;
   damanpreets@sliet.ac.in
RI Singh, Damanpreet/Y-1988-2019; Singh, Jaspreet/AAS-4055-2021; Kaur,
   Ranjit/AFT-0481-2022
OI Singh, Damanpreet/0000-0002-1022-4521; Singh,
   Jaspreet/0000-0002-3150-2279; Kaur, Ranjit/0000-0002-6524-1353
CR Abiodun A.S., 2017, IEEE CONSUMER ELECT, P38
   Agarwal A, 2016, PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, P368
   Al Rasbi K.S., 2017, INT J ELECT ELECT CO, V2, P9, DOI [10.24001/eec.2.2.3, DOI 10.24001/EEC.2.2.3]
   Aliouat Z, 2014, INT J PERVASIVE COMP, V10, P469, DOI 10.1108/IJPCC-05-2014-0033
   Alippi C, 2009, IEEE INSTRU MEAS MAG, V12, P16, DOI 10.1109/MIM.2009.4811133
   Aloulou R, 2016, INT J ELECTRON, V103, P841, DOI 10.1080/00207217.2015.1072848
   Alvi AN, 2016, IEEE ACCESS, V4, P312, DOI 10.1109/ACCESS.2016.2515096
   An Z., 2012, INT J FUTURE COMPUT, V1, P36
   [Anonymous], 2017, PRESS RET OSM REN
   [Anonymous], 2017, INT J ELECT LETT, DOI DOI 10.1080/21681724.2017.1279223
   [Anonymous], 2009, TRANSACT, DOI DOI 10.1007/S12209
   Arabi K, 2016, J CHIN INST ENG, V39, P493, DOI 10.1080/02533839.2015.1125793
   Araghizadeh MA, 2016, AD HOC NETW, V52, P146, DOI 10.1016/j.adhoc.2016.09.007
   Aswale S, 2021, J KING SAUD UNIV-COM, V33, P33, DOI 10.1016/j.jksuci.2018.02.001
   Babayo AA, 2017, RENEW SUST ENERG REV, V76, P1176, DOI 10.1016/j.rser.2017.03.124
   Basagni S, 2008, WIREL NETW, V14, P831, DOI 10.1007/s11276-007-0017-x
   Bear GS, 2016, IEEE ACCESS, V4, P3182, DOI 10.1109/ACCESS.2016.2576475
   Bennis I, 2018, COMPUT NETW, V134, P272, DOI 10.1016/j.comnet.2018.01.046
   Berbakov L, 2013, SIGNAL PROCESS, V93, P3159, DOI 10.1016/j.sigpro.2013.04.009
   Bhatia A, 2016, COMPUT NETW, V104, P79, DOI 10.1016/j.comnet.2016.04.018
   Bouachir O, 2017, INT WIREL COMMUN, P2021, DOI 10.1109/IWCMC.2017.7986594
   Bozorgi SM, 2017, COMPUT ELECTR ENG, V64, P233, DOI 10.1016/j.compeleceng.2017.08.022
   Braginsky David., 2002, PROC 1 ACM INT WORKS, P22, DOI DOI 10.1145/570738.570742
   Buwaya J, 2016, IEEE INT CONF DISTR, P153, DOI 10.1109/DCOSS.2016.13
   Calderoni L, 2019, J SYST ARCHITECT, V98, P413, DOI 10.1016/j.sysarc.2019.04.003
   Calkins H, 2017, J ARRYTHM, V33, P369, DOI 10.1016/j.joa.2017.08.001
   Cha M, 2014, INT J DISTRIB SENS N, DOI 10.1155/2014/134787
   Chelbi S., 2013, PEST MANAGEMENT RICE, P1, DOI 10.1109/AICCSA.2013.6616503.
   Chen FX, 2012, IERI PROC, V3, P60, DOI 10.1016/j.ieri.2012.09.011
   Chen YR, 2015, 2015 11TH INTERNATIONAL CONFERENCE ON MOBILE AD-HOC AND SENSOR NETWORKS (MSN), P31, DOI 10.1109/MSN.2015.44
   Cheng CF, 2017, COMPUT COMMUN, V106, P57, DOI 10.1016/j.comcom.2017.03.004
   Cheng L, 2018, COMPUT NETW, V134, P66, DOI 10.1016/j.comnet.2018.01.012
   Cheng L, 2016, IEEE ACM T NETWORK, V24, P3676, DOI 10.1109/TNET.2016.2549017
   Chetto M, 2019, J SYST ARCHITECT, V98, P243, DOI 10.1016/j.sysarc.2019.06.002
   Chilamkurti N., 2009, Journal of Sensors, DOI 10.1155/2009/134165
   Darabkh KA, 2018, COMPUT ELECTR ENG, V72, P702, DOI 10.1016/j.compeleceng.2017.11.017
   Dargie W, 2012, IEEE SENS J, V12, P1518, DOI 10.1109/JSEN.2011.2174149
   Dayong Ye, 2018, IEEE Transactions on Cybernetics, V48, P979, DOI 10.1109/TCYB.2017.2669996
   Deepa O, 2020, J KING SAUD UNIV-COM, V32, P763, DOI 10.1016/j.jksuci.2017.11.007
   Del Testa D, 2016, IEEE T WIREL COMMUN, V15, P1393, DOI 10.1109/TWC.2015.2489642
   Desai SS, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), P1296, DOI 10.1109/RTEICT.2016.7808041
   Ding H, 2010, ELECTRONIC COMMERCE AND INFORMATION ENGINEERING IN CHINA, P31
   El-Moukaddem F, 2013, IEEE T MOBILE COMPUT, V12, P261, DOI 10.1109/TMC.2011.266
   Gao XP, 2011, PROCEEDINGS OF 2011 INTERNATIONAL CONFERENCE ON PUBLIC ADMINISTRATION (7TH), VOL II, P3
   Guntupalli L, 2018, COMPUT NETW, V134, P215, DOI 10.1016/j.comnet.2018.01.047
   Gupta GP, 2018, PROCEDIA COMPUT SCI, V125, P234, DOI 10.1016/j.procs.2017.12.032
   Gupta GP, 2018, ENG APPL ARTIF INTEL, V68, P101, DOI 10.1016/j.engappai.2017.11.003
   Hanson KF, 2003, TRANSPORT RES REC, P1
   Heiniger R. W., 2000, Proceedings of the 5th International Conference on Precision Agriculture, Bloomington, Minnesota, USA, 16-19 July, 2000, P1
   Hsu RC, 2015, IEEE INTL CONF IND I, P116, DOI 10.1109/INDIN.2015.7281720
   Hu KC, 2016, COMPUT ELECTR ENG, V56, P243, DOI 10.1016/j.compeleceng.2016.09.036
   Hu YS, 2017, IET WIREL SENS SYST, V7, P146, DOI 10.1049/iet-wss.2016.0092
   Huang HJ, 2017, COMPUT NETW, V129, P51, DOI 10.1016/j.comnet.2017.08.011
   Iala I., 2017, IEEE INT C ADV TECHN, P1
   Intanagonwiwat C, 2003, IEEE ACM T NETWORK, V11, P2, DOI 10.1109/TNET.2002.808417
   Ishmanov Farruh, 2009, 2009 WRI World Congress on Computer Science and Information Engineering, CSIE, P19, DOI 10.1109/CSIE.2009.816
   Jakobsen AN, 2010, NUTR DIET RES PROG, P1
   Jamieson L, 2003, FAMILIES AND THE STATE: CHANGING RELATIONSHIPS, P1
   Joseph V, 2009, IEEE ICC, P52
   Juang P, 2002, ACM SIGPLAN NOTICES, V37, P96, DOI 10.1145/605432.605408
   Kacimi R, 2013, AD HOC NETW, V11, P2172, DOI 10.1016/j.adhoc.2013.04.009
   Kalidindi R., 2003, INT WORKSH WIR NETW, P1
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Karp B., 2000, MobiCom 2000. Proceedings of the Sixth Annual International Conference on Mobile Computing and Networking, P243, DOI 10.1145/345910.345953
   Kaur S, 2018, EGYPT INFORM J, V19, P145, DOI 10.1016/j.eij.2018.01.002
   Khalil MI, 2017, 2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION ENGINEERING (ECCE), P577, DOI 10.1109/ECACE.2017.7912971
   Khan AH, 2015, PROCEDIA COMPUT SCI, V52, P560, DOI 10.1016/j.procs.2015.05.036
   Khan JA, 2015, COMPUT ELECTR ENG, V41, P159, DOI 10.1016/j.compeleceng.2014.06.009
   Khan MA, 2016, INT J ADV COMPUT SC, V7, P505
   Kim H., 2003, PROC ACM SENSYS, P193
   Kim HY, 2016, CLUSTER COMPUT, V19, P279, DOI 10.1007/s10586-015-0526-9
   Kulik J, 2002, WIREL NETW, V8, P169, DOI 10.1023/A:1013715909417
   Lautner D, 2018, J SYST ARCHITECT, V88, P65, DOI 10.1016/j.sysarc.2018.05.009
   Li Y, 2013, 2013 15TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT), P593, DOI 10.1109/ICCT.2013.6820444
   Li YH, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRONIC INFORMATION AND COMMUNICATION TECHNOLOGY ICEICT 2016 PROCEEDINGS, P111, DOI 10.1109/ICEICT.2016.7879663
   Lim JB, 2015, COMPUT COMMUN, V56, P98, DOI 10.1016/j.comcom.2014.10.008
   Lima MM, 2017, AD HOC NETW, V67, P1, DOI 10.1016/j.adhoc.2017.08.010
   Liu CF, 2019, J SYST ARCHITECT, V97, P9, DOI 10.1016/j.sysarc.2019.01.010
   Lohan P., 2012, 2012 IEEE STUD C EL, P1, DOI [10.1109/SCEECS.2012.6184802, DOI 10.1109/SCEECS.2012.6184802]
   Lu G., 2004, IEEE COMPUT SOC, P1
   Lyu C, 2015, COMPUT COMMUN, V59, P37, DOI 10.1016/j.comcom.2015.01.003
   Mahakud R, 2016, PROCEDIA COMPUT SCI, V92, P207, DOI 10.1016/j.procs.2016.07.347
   Mandala D, 2006, P 1 IEEE INT WORKSH
   Manjeshwar A., 2001, P 1 INT WORKSHOP PAR, P2009, DOI DOI 10.1109/IPDPS.2001.925197
   Mohaisen LF, 2017, AD HOC NETW, V66, P1, DOI 10.1016/j.adhoc.2017.08.004
   Muhammad, 2017, Wireless Communications and Mobile Computing, V2017, DOI 10.1155/2017/6928325
   Nasri N, 2017, INT J ELECTRON, V104, P1178, DOI 10.1080/00207217.2017.1292555
   Nguyen T-T., 2018, J INFORM TELECOMMUN, V2, P91, DOI DOI 10.1080/24751839.2017.1379791
   Ni XM, 2015, 2015 IEEE 26TH ANNUAL INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR, AND MOBILE RADIO COMMUNICATIONS (PIMRC), P1611, DOI 10.1109/PIMRC.2015.7343556
   Niyato D, 2007, IEEE WIREL COMMUN, V14, P90, DOI 10.1109/MWC.2007.4300988
   Patel S, 2006, BSN 2006: INTERNATIONAL WORKSHOP ON WEARABLE AND IMPLANTABLE BODY SENSOR NETWORKS, PROCEEDINGS, P123
   Peng S, 2014, AD HOC NETW, V13, P351, DOI 10.1016/j.adhoc.2013.08.015
   Pering T., 1998, DYN VOLT SCAL DES LO, DOI 10.1.1.122.8138
   Nguyen PL, 2017, COMPUT NETW, V129, P232, DOI 10.1016/j.comnet.2017.10.001
   Pughat A, 2017, DIGIT COMMUN NETW, V3, P19, DOI 10.1016/j.dcan.2016.10.008
   Qiu KN, 2018, J SYST ARCHITECT, V87, P23, DOI 10.1016/j.sysarc.2018.03.003
   Qiu Y., 2017, COMMUNICATION THEORI, P118
   Rajendran Venkatesh., 2003, P SENSYS, P181
   Ramadan KF, 2018, AEU-INT J ELECTRON C, V84, P46, DOI 10.1016/j.aeue.2017.10.034
   Rani S, 2015, APPL SOFT COMPUT, V35, P386, DOI 10.1016/j.asoc.2015.06.034
   Reddy S, 2012, IEEE T WIREL COMMUN, V11, P1434, DOI 10.1109/TWC.2012.032812.110623
   Rong Zheng, 2005, Ad Hoc Networks, V3, P51, DOI 10.1016/j.adhoc.2003.09.008
   Rout RR, 2013, IEEE T WIREL COMMUN, V12, P656, DOI 10.1109/TWC.2012.111412.112124
   Samaras NS, 2016, PROCEEDINGS OF 2016 ADVANCES IN WIRELESS AND OPTICAL COMMUNICATIONS (RTUWO), P89, DOI 10.1109/RTUWO.2016.7821862
   Sanchez JA, 2007, IEEE SENS J, V7, P627, DOI 10.1109/JSEN.2007.894149
   Sasirekha S, 2017, J COMMUN NETW-S KOR, V19, P392, DOI 10.1109/JCN.2017.000063
   Seyedi A, 2010, IEEE T COMMUN, V58, P2116, DOI 10.1109/TCOMM.2010.07.080544
   Shah RC, 2003, PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL WORKSHOP ON SENSOR NETWORK PROTOCOLS AND APPLICATIONS, P30, DOI 10.1109/SNPA.2003.1203354
   Shah RC, 2002, IEEE WCNC, P350, DOI 10.1109/WCNC.2002.993520
   Shahzad MK, 2017, IETE J RES, V63, P368, DOI 10.1080/03772063.2016.1241721
   Shang T, 2015, J OPT COMMUN NETW, V7, P906, DOI 10.1364/JOCN.7.000906
   Sharma V, 2010, IEEE T WIREL COMMUN, V9, P1326, DOI 10.1109/TWC.2010.04.080749
   Shi BB, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16101702
   Shi L., 2011, P IEEE ICC 11, P1
   Shimada H, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P326
   Shrestha Neeraj, 2014, Journal of Advances in Computer Networks, V2, P188, DOI 10.7763/JACN.2014.V2.109
   Silva A, 2012, J COMPUT NETW COMMUN, V2012, DOI 10.1155/2012/757291
   Singh R, 2017, AEU-INT J ELECTRON C, V72, P166, DOI 10.1016/j.aeue.2016.12.001
   Singh R, 2017, TENCON IEEE REGION, P398, DOI 10.1109/TENCON.2017.8227897
   Sinha A, 2001, IEEE DES TEST COMPUT, V18, P62, DOI 10.1109/54.914626
   Sohrabi K, 2000, IEEE PERS COMMUN, V7, P16, DOI 10.1109/98.878532
   Sun Y, 2012, COMPUT J, V55, P932, DOI 10.1093/comjnl/bxs027
   Tang S, 2017, IEEE T WIREL COMMUN, V16, P1157, DOI 10.1109/TWC.2016.2640285
   Thirukrishna JT, 2018, FUTURE GENER COMP SY, V81, P331, DOI 10.1016/j.future.2017.11.042
   Thulasiraman P, 2016, DIGIT COMMUN NETW, V2, P1, DOI 10.1016/j.dcan.2016.01.002
   Tirani SP, 2018, J NETW COMPUT APPL, V107, P38, DOI 10.1016/j.jnca.2018.01.012
   Toumpis S, 2009, IEEE INFOCOM SER, P1656, DOI 10.1109/INFCOM.2009.5062084
   Tsai TP, 2015, PROCEEDINGS OF THE 2018 6TH INTERNATIONAL CONFERENCE ON INFORMATION AND EDUCATION TECHNOLOGY (ICIET 2018), P1, DOI [10.1145/3178158.3178161, 10.1109/BioCAS.2015.7348388]
   Tutuncuoglu K, 2012, IEEE T WIREL COMMUN, V11, P1180, DOI 10.1109/TWC.2012.012412.110805
   van Hoesel LFW, 2004, VTC2004-SPRING: 2004 IEEE 59TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, PROCEEDINGS, P1598
   Verma K, 2017, IEEE HIGH PERF EXTR
   Vijayalakshmi R, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), P217, DOI 10.1109/ICACCCT.2016.7831633
   WAJGI D., 2012, International Journal of Wireless Mobile Networks, V4, P155, DOI DOI 10.5121/IJWMN.2012.4411
   Wan Z. G., 2011, 2011 IEEE 13th International Conference on Communication Technology (ICCT), P362, DOI 10.1109/ICCT.2011.6157897
   Wang J, 2017, FUTURE GENER COMP SY, V76, P452, DOI 10.1016/j.future.2016.08.004
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Wei W, 2018, IEEE ACCESS, V6, P33766, DOI 10.1109/ACCESS.2017.2682845
   Wu J, 2006, IEEE T PARALL DISTR, V17, P851, DOI 10.1109/TPDS.2006.103
   Xenakis A, 2016, COMPUT ELECTR ENG, V56, P576, DOI 10.1016/j.compeleceng.2016.02.015
   Xing GL, 2012, IEEE T MOBILE COMPUT, V11, P47, DOI 10.1109/TMC.2011.66
   Xu LJ, 2016, COMPUT COMMUN, V75, P81, DOI 10.1016/j.comcom.2015.09.012
   Xu WQ, 2015, IEEE T WIREL COMMUN, V14, P2814, DOI 10.1109/TWC.2015.2394799
   Yahiaoui S, 2018, AEU-INT J ELECTRON C, V83, P193, DOI 10.1016/j.aeue.2017.08.045
   Yan KG, 2019, J SYST ARCHITECT, V98, P126, DOI 10.1016/j.sysarc.2019.07.004
   Yang F, 2011, COMPUT NETW, V55, P497, DOI 10.1016/j.comnet.2010.10.001
   Ye W, 2002, IEEE INFOCOM SER, P1567, DOI 10.1109/INFCOM.2002.1019408
   Yuanyuan Z., 2006, IWCMC 06, P797
   Zhang DG, 2017, J NETW COMPUT APPL, V88, P1, DOI 10.1016/j.jnca.2017.03.025
   Zhang WB, 2018, IEEE ACCESS, V6, P16588, DOI 10.1109/ACCESS.2018.2809663
   Zhang WB, 2017, J SYST ARCHITECT, V75, P35, DOI 10.1016/j.sysarc.2017.03.006
   Zhang WY, 2017, IEEE ACCESS, V5, P20046, DOI 10.1109/ACCESS.2017.2759093
   Zhang Y., 2010, GLOBAL TELECOMMUNICA, P0, DOI [10.1109/GLOCOM.2010.5683478, DOI 10.1109/GLOCOM.2010.5683478]
   Zhao W., 2004, ACM Mobile Ad Hoc, P187
   Zheng M, 2010, COMPUT J, V53, P1632, DOI 10.1093/comjnl/bxq008
   Zhou SQ, 2014, INT J DISTRIB SENS N, DOI 10.1155/2014/212384
NR 155
TC 49
Z9 49
U1 6
U2 35
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2020
VL 111
AR 101782
DI 10.1016/j.sysarc.2020.101782
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PK4IW
UT WOS:000602411800013
DA 2024-07-18
ER

PT J
AU Bose, A
   Ghosal, P
AF Bose, Avik
   Ghosal, Prasun
TI A low latency energy efficient BFT based 3D NoC design with zone based
   routing strategy
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network on chip; 3D NoC; Uniform hopping distance; Zone-based routing;
   Low network latency
ID ON-CHIP; NETWORK; PERFORMANCE; ARCHITECTURE
AB NoC, along with 3D IC technology, successfully addresses communication needs in complex many-core systems today. Major challenges are scalability, network efficiency, power consumption, and energy dissipation. Topology along with an efficient routing strategy, can mitigate such issues. This work proposes a scalable 3D BFT based design along with a zone-based routing policy. 12-76% minimum latency improvement has been observed compared to the state-of-the-art across eight different traffic patterns under heavy traffic. An average gain of 22-88% in router power consumption prevents traffic hot spots achieving 4-32% throughput improvement.
C1 [Bose, Avik; Ghosal, Prasun] Indian Inst Engn Sci & Technol, Howrah 711103, W Bengal, India.
C3 Indian Institute of Engineering Science Technology Shibpur (IIEST)
RP Ghosal, P (corresponding author), Indian Inst Engn Sci & Technol, Howrah 711103, W Bengal, India.
EM avik@it.iiests.ac.in; p_ghosal@it.iiests.ac.in
RI Ghosal, Prasun/AFM-9634-2022; Bose, Avik/N-7463-2016
OI Ghosal, Prasun/0000-0003-4226-9043; Bose, Avik/0000-0002-4592-4632
CR Agyeman MO, 2018, J SYST ARCHITECT, V89, P103, DOI 10.1016/j.sysarc.2018.08.002
   [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   [Anonymous], 2003, MORGAN KAUFMANN SERI
   [Anonymous], 2003, Principles and practices of interconnection networks
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Chatterjee N, 2018, J SYST ARCHITECT, V83, P34, DOI 10.1016/j.sysarc.2018.01.002
   Chatterjee N, 2017, J SYST ARCHITECT, V74, P61, DOI 10.1016/j.sysarc.2017.01.008
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   DALLY WJ, 1991, IEEE T COMPUT, V40, P1016, DOI 10.1109/12.83652
   Das TS, 2019, INT J ELECTRON, V106, P1008, DOI 10.1080/00207217.2019.1576231
   Deo N., 1975, Graph Theory with Applications to Engineering and Computer Science, V5, P299
   Feero BS, 2009, IEEE T COMPUT, V58, P32, DOI 10.1109/TC.2008.142
   Ghosal P., 2012, ADV COMP INF TECHN P, P667, DOI [10.1007/978-3-642-31600-5_65, DOI 10.1007/978-3-642-31600-5_65]
   Ghosal P, 2012, 2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), P221, DOI 10.1109/ISED.2012.68
   Ghosal P, 2012, 2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), P155, DOI 10.1109/PrimeAsia.2012.6458645
   Grecu C, 2005, MICROELECTRON J, V36, P833, DOI 10.1016/j.mejo.2005.03.006
   Grecu C, 2004, ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P343
   Greenberg RI, 1997, PROC INT CONF PARAL, P44, DOI 10.1109/ICPP.1997.622554
   Han X, 2016, 2016 3RD INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND CONTROL ENGINEERING (ICISCE), P110, DOI 10.1109/ICISCE.2016.34
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Hodges D.A., 2005, Analysis and Design of Digital Integrated Circuits: In Deep Submicron Technol ogy
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Kadri N, 2019, J SYST ARCHITECT, V92, P39, DOI 10.1016/j.sysarc.2018.10.001
   Kahng AB, 2012, DES AUT CON, P392
   Kim J, 2005, DES AUT CON, P559, DOI 10.1109/DAC.2005.193873
   Kim J, 2007, INT SYMP MICROARCH, P172, DOI 10.1109/MICRO.2007.29
   Kim J, 2006, CONF PROC INT SYMP C, P4, DOI 10.1145/1150019.1136487
   Kim J, 2007, CONF PROC INT SYMP C, P138, DOI 10.1145/1273440.1250680
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Kumar A, 2007, CONF PROC INT SYMP C, P150, DOI 10.1145/1273440.1250681
   Kumar R, 2005, CONF PROC INT SYMP C, P408, DOI 10.1109/ISCA.2005.34
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Li F, 2006, CONF PROC INT SYMP C, P130, DOI 10.1145/1150019.1136497
   Magarshack P, 2003, DES AUT CON, P419
   Milfont R., 2017, P 34 2017 18 IEEE LA, P1, DOI [10.1109/LATW.2017.7906768, DOI 10.1109/LATW.2017.7906768]
   Mullins R, 2004, CONF PROC INT SYMP C, P188
   NI LM, 1993, COMPUTER, V26, P62, DOI 10.1109/2.191995
   Nicopoulos C., 2009, LECT NOTES ELECT ENG, V45, P3031, DOI [10.1007/978-90-481-3031-3., DOI 10.1007/978-90-481-3031-3]
   Ogras UY, 2006, IEEE T VLSI SYST, V14, P693, DOI 10.1109/TVLSI.2006.878263
   Olukotun K, 1996, ACM SIGPLAN NOTICES, V31, P2, DOI 10.1145/248209.237140
   Pande PP, 2003, 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, P304
   Park D, 2008, CONF PROC INT SYMP C, P251, DOI 10.1109/ISCA.2008.13
   Peh LS, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P255, DOI 10.1109/HPCA.2001.903268
   Rabaey J.M., 2017, DIGITAL INTEGRATED C, Vsecond
   Sametriya DP, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), P240, DOI 10.1109/WiSPNET.2016.7566128
   Sherwani N., 1999, ALGORITHMVLSI PHYS, V572, DOI [10.1007/b116436, DOI 10.1007/B116436]
   Sorensen RB, 2017, J SYST ARCHITECT, V74, P1, DOI 10.1016/j.sysarc.2017.02.001
   Sutherland I., 1999, Logical effort: designing fast CMOS circuits
   Suyi Li, 2009, 2009 WRI World Congress on Computer Science and Information Engineering, CSIE, P469, DOI 10.1109/CSIE.2009.999
   Sylvester D, 2000, IEEE T COMPUT AID D, V19, P242, DOI 10.1109/43.828553
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   Wang Z, 2017, J SYST ARCHITECT, V76, P39, DOI 10.1016/j.sysarc.2016.10.002
   Wentzlaff D, 2007, IEEE MICRO, V27, P15, DOI 10.1109/MM.2007.4378780
   Wolf W., 2002, Modern VLSI design: System-on-Chip design, V3rd
   Zhang R., 2015, CS201504 GOOGL SCHOL
NR 56
TC 5
Z9 5
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2020
VL 108
AR 101738
DI 10.1016/j.sysarc.2020.101738
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NO2QF
UT WOS:000569328400002
DA 2024-07-18
ER

PT J
AU Hu, P
   Wang, YL
   Li, QB
   Wang, YJ
   Li, YC
   Zhao, RX
   Li, H
AF Hu, Peng
   Wang, Yongli
   Li, Quanbing
   Wang, Yongjian
   Li, Yanchao
   Zhao, Ruxin
   Li, Hao
TI Efficient location privacy-preserving range query scheme for vehicle
   sensing systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cyber physical systems; Vehicle sensing systems; Location privacy
   preserving; Range query
ID ACCESS-CONTROL; FRAMEWORK
AB Vehicle sensing systems (VSS) has received widespread concern in recent years. However, implementing data query efficiently while protecting data privacy in VSS is a challenge. Our work introduces an efficient location privacy-preserving range query (ELPRQ) scheme for secure VSS communications. Specifically, ELPRQ combines privacy-preserving scalar product protocol to blur the location information and sensed data, so that no one but data requester and data uploading vehicle know their own sensitive information. Detailed security analysis indicates that ELPRQ can resist all kinds of security threats and protect location privacy. Meanwhile, the performance evaluations demonstrate that ELPRQ is more efficient than the reported scheme with respect to computation complexity and communication overhead.
C1 [Hu, Peng; Wang, Yongli; Zhao, Ruxin; Li, Hao] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Peoples R China.
   [Wang, Yongli] CETC Big Data Res Inst Co Ltd, Guiyang 550081, Peoples R China.
   [Li, Quanbing] China Elect Technol Cyber Secur Co Ltd, Chengdu 100048, Peoples R China.
   [Wang, Yongjian] Coordinat Ctr China, Natl Comp Network Emergency Response Tech Team, Beijing 100029, Peoples R China.
   [Li, Yanchao] Nanjing Univ Posts & Telecommun, Sch Comp Sci, Nanjing 210003, Peoples R China.
C3 Nanjing University of Science & Technology; Nanjing University of Posts
   & Telecommunications
RP Wang, YL (corresponding author), Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Peoples R China.
EM Yongliwang@njust.edu.cn
FU National Natural Science Foundation of China [61941113, 81674099,
   61502233]; Fundamental Research Fund for the Central Universities
   [30918015103, 30918012204]; Nanjing Science and Technology Development
   Plan Project [201805036]; China Academy of Engineering Consulting
   Research Project [2019-ZD-1-02-02]; "13th Five-Year" equipment field
   fund [61403120501]
FX This article has been awarded by the National Natural Science Foundation
   of China (61941113, 81674099, 61502233), the Fundamental Research Fund
   for the Central Universities (30918015103, 30918012204), Nanjing Science
   and Technology Development Plan Project (201805036), and "13th
   Five-Year" equipment field fund (61403120501), China Academy of
   Engineering Consulting Research Project (2019-ZD-1-02-02).
CR Abdelhamid S, 2014, PROCEDIA COMPUT SCI, V34, P286, DOI 10.1016/j.procs.2014.07.025
   [Anonymous], IEEE T COMPUT AIDED
   [Anonymous], 2010, 80211P2010IEEE
   Basudan S, 2017, IEEE INTERNET THINGS, V4, P772, DOI 10.1109/JIOT.2017.2666783
   Bilogrevic I, 2011, LECT NOTES COMPUT SC, V6794, P77, DOI 10.1007/978-3-642-22263-4_5
   Devarakonda S., 2013, P 2 ACM SIGKDD INT W, P1, DOI [10.1145/2505821.2505834, DOI 10.1145/2505821.2505834]
   Hore B, 2012, VLDB J, V21, P333, DOI 10.1007/s00778-011-0245-7
   Huang KL, 2010, COMPUT COMMUN, V33, P1266, DOI 10.1016/j.comcom.2009.08.012
   Hui Z, 2017, IEEE INTERNET THINGS, V4, P536, DOI 10.1109/JIOT.2016.2553083
   Jia XX, 2019, INFORM SCIENCES, V473, P13, DOI 10.1016/j.ins.2018.09.024
   Kao CH, 2017, J SYST ARCHITECT, V80, P85, DOI 10.1016/j.sysarc.2017.09.009
   Kong QL, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17081829
   Lee U, 2010, COMPUT NETW, V54, P527, DOI 10.1016/j.comnet.2009.07.011
   Lee U, 2009, IEEE T VEH TECHNOL, V58, P882, DOI 10.1109/TVT.2008.928899
   Li LC, 2016, IEEE INTERNET THINGS, V3, P206, DOI 10.1109/JIOT.2015.2469605
   Lu RX, 2014, IEEE NETWORK, V28, P46, DOI 10.1109/MNET.2014.6863131
   Lu RX, 2012, IEEE T PARALL DISTR, V23, P1621, DOI 10.1109/TPDS.2012.86
   Lu RX, 2012, IEEE T VEH TECHNOL, V61, P86, DOI 10.1109/TVT.2011.2162864
   Ni WW, 2016, KNOWL-BASED SYST, V103, P19, DOI 10.1016/j.knosys.2016.03.016
   Pelliccione P, 2017, J SYST ARCHITECT, V77, P83, DOI 10.1016/j.sysarc.2017.02.005
   Puttaswamy KPN, 2014, IEEE T MOBILE COMPUT, V13, P159, DOI 10.1109/TMC.2012.247
   Rahim A, 2018, PERVASIVE MOB COMPUT, V43, P96, DOI 10.1016/j.pmcj.2017.12.004
   Rajan AKS, 2018, J SYST ARCHITECT, V82, P37, DOI 10.1016/j.sysarc.2018.01.001
   Sabitha S, 2017, J SYST ARCHITECT, V75, P50, DOI 10.1016/j.sysarc.2017.03.002
   Schlesinger R., 2015, FACT COMM SYST WFCS, P1
   SHAMIR A, 1979, COMMUN ACM, V22, P612, DOI 10.1145/359168.359176
   Sheng ZG, 2018, IEEE T CLOUD COMPUT, V6, P114, DOI 10.1109/TCC.2015.2458272
   Sosa-Reyna CM, 2018, J SYST ARCHITECT, V90, P15, DOI 10.1016/j.sysarc.2018.08.008
   Tian SX, 2013, PROCEEDINGS OF THE 22ND ACM INTERNATIONAL CONFERENCE ON INFORMATION & KNOWLEDGE MANAGEMENT (CIKM'13), P1161, DOI 10.1145/2505515.2507814
   Wang XK, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3330139
   Wang XK, 2019, IEEE NETWORK, V33, P64, DOI 10.1109/MNET.2018.1800192
   Wen M., 2014, QUERYING ENCRYPTED D
   Whaiduzzaman M, 2014, J NETW COMPUT APPL, V40, P325, DOI 10.1016/j.jnca.2013.08.004
   Xie Y, 2017, J SYST ARCHITECT, V81, P101, DOI 10.1016/j.sysarc.2017.10.008
   Xu GW, 2019, IEEE T INF FOREN SEC, V14, P870, DOI 10.1109/TIFS.2018.2868162
   Xu T, 2008, IEEE INFOCOM SER, P1220
   Zhou J., 2019, IEEE Transactions on Computers
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
   Zhu H, 2018, IEEE INTERNET THINGS, V5, P2947, DOI 10.1109/JIOT.2017.2766701
NR 39
TC 15
Z9 15
U1 0
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2020
VL 106
AR 101714
DI 10.1016/j.sysarc.2020.101714
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LK7CN
UT WOS:000531020300002
DA 2024-07-18
ER

PT J
AU Hua, J
   Xu, YL
   Tang, JJ
   Liu, JZ
   Zhang, JH
AF Hua, Jing
   Xu, Yilu
   Tang, Jianjun
   Liu, Jizhong
   Zhang, Jihao
TI ECG heartbeat classification in compressive domain for wearable devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Compressive sensing; Heartbeat classification; Compressive domain; QRS
   Detection
ID SYSTEM
AB The heartbeat classification of ECG signals on wearable devices has attracted extensive attention in recent years. Many existing works have studied them, but they do not consider the energy consumption of wearable device for classification of ECG signals. These methods are thus not suitable for wearable devices. In this paper, we propose a novel ECG heartbeat classification scheme performed in the compressive domain to reduce energy consumption for wearable devices. Specifically, we develop a new QRS detection algorithm that finds the position of the QRS complexes directly on the compressive ECG measurements without signal reconstruction, followed by a deep boltzmann machine (DBM) based classification. Extensive experiments are implemented on MIT-BIH database and our database to verify the proposed scheme. The results show the efficacy of our scheme. More specifically, when CR is 40%, our scheme achieves an accuracy of 90.00% and 81.88% on MIT-BIH database and our database, respectively, compared to an accuracy of 94.38% and 89.38% for the benchmarking method, while ensuring that the energy consumption of wearable devices is reduced. The results also demonstrate that our scheme is effective in significantly improving CPU runtime for wearable devices.
C1 [Hua, Jing; Xu, Yilu] Jiangxi Agr Univ, Sch Software, Nanchang 330045, Jiangxi, Peoples R China.
   [Tang, Jianjun] Jiangxi Agr Univ, Sch Comp & Informat Engn, Nanchang 330045, Jiangxi, Peoples R China.
   [Liu, Jizhong] Nanchang Univ, Sch Mechatron Engn, Nanchang 330031, Jiangxi, Peoples R China.
   [Zhang, Jihao] Huazhong Univ Sci & Technol, Sch Foreign Languages, Wuhan 430074, Peoples R China.
C3 Jiangxi Agricultural University; Jiangxi Agricultural University;
   Nanchang University; Huazhong University of Science & Technology
RP Tang, JJ (corresponding author), Jiangxi Agr Univ, Sch Comp & Informat Engn, Nanchang 330045, Jiangxi, Peoples R China.; Liu, JZ (corresponding author), Nanchang Univ, Sch Mechatron Engn, Nanchang 330031, Jiangxi, Peoples R China.
EM 15870668662@163.com; 15124521@qq.com
RI Jianjun, Tang/AAF-6942-2019; Zhang, Ji-Hao/AAF-1180-2020
OI Jianjun, Tang/0000-0002-6994-2093; 
FU National Natural Science Foundation of China [61861021, 61863027];
   Jiangxi Soft Science Project [20135BBA10007]
FX This research was partially funded by National Natural Science
   Foundation of China (Grant No. 61861021 and No. 61863027), and Jiangxi
   Soft Science Project (Grant No. 20135BBA10007).
CR [Anonymous], 2011 INT C BOD SENS
   [Anonymous], IEEE INT SYMP CIRC S
   [Anonymous], 2015 37 ANN INT C IE
   [Anonymous], J SYST ARCHITECT
   [Anonymous], 2016 50 AS C SIGN SY
   [Anonymous], 2019, IEEE J BIOMED HEALTH
   [Anonymous], MIT BIH ARRHYTHMIA D
   [Anonymous], 2014 NBSP IEEE INT C
   Azariadi D, 2016, 2016 5TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST)
   Chen CL, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17091969
   Da Poian G, 2018, IEEE T BIO-MED ENG, V65, P1349, DOI 10.1109/TBME.2017.2752422
   Davenport MA, 2007, PROC SPIE, V6498, DOI 10.1117/12.714460
   Davenport MA, 2010, IEEE J-STSP, V4, P445, DOI 10.1109/JSTSP.2009.2039178
   Guo HP, 2020, SOFT COMPUT, V24, P4711, DOI 10.1007/s00500-019-04501-6
   Hinton GE, 2002, NEURAL COMPUT, V14, P1771, DOI 10.1162/089976602760128018
   Hua J, 2018, J CIRCUIT SYST COMP, V27, DOI 10.1142/S0218126618500883
   Hua J, 2016, J CIRCUIT SYST COMP, V25, DOI 10.1142/S0218126616501036
   Huang F, 2017, J SYST ARCHITECT, V72, P51, DOI 10.1016/j.sysarc.2016.07.002
   Liang W, 2014, SENSORS-BASEL, V14, P5994, DOI 10.3390/s140405994
   Qaisar S, 2013, J COMMUN NETW-S KOR, V15, P443, DOI 10.1109/JCN.2013.000083
   Sannino G, 2018, FUTURE GENER COMP SY, V86, P446, DOI 10.1016/j.future.2018.03.057
   Shiyovich A, 2010, AM J MED SCI, V340, P271, DOI 10.1097/MAJ.0b013e3181e73fcf
   Wang XK, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3330139
   Wang XK, 2019, IEEE NETWORK, V33, P64, DOI 10.1109/MNET.2018.1800192
   Wang X, 2017, J SYST ARCHITECT, V76, P117, DOI 10.1016/j.sysarc.2016.11.009
   Xia YF, 2018, IEEE ACCESS, V6, P16529, DOI 10.1109/ACCESS.2018.2807700
   Zhang YW, 2018, J SYST ARCHITECT, V83, P12, DOI 10.1016/j.sysarc.2017.11.004
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
NR 29
TC 16
Z9 16
U1 0
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2020
VL 104
AR 101687
DI 10.1016/j.sysarc.2019.101687
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LE5TX
UT WOS:000526784200005
DA 2024-07-18
ER

PT J
AU Hussain, M
   Mehmood, A
   Khan, S
   Khan, MA
   Iqbal, Z
AF Hussain, Munir
   Mehmood, Amjad
   Khan, Shafiullah
   Khan, M. Altaf
   Iqbal, Zeeshan
TI Authentication Techniques and Methodologies used in Wireless Body Area
   Networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Authentication; Biometric; Security; Wireless body area network; Smart
   card
ID MUTUAL AUTHENTICATION; KEY MANAGEMENT; SCHEME; HEART
AB Wireless body area network (WBAN), got the IEEE standard in February 2012, is the most significant and highly focused research area among researchers, academicians, and practitioners; applied to the patient's body for monitoring various physiological parameters and then the sensitive measured data is passed to the concerned medical doctor or server for taking the necessary actions. In order to pass the sensitive data securely, authentication is the first step towards it. The authentication schemes help network to reduce unwanted users and prevent from deceptions effectively since the authentication process identifies the user's identity that he or she claims to be. In connection to the safe communication, authentication is one of the key aspects. So, it is important to design novel authentication schemes; those offer secure authentication and prevent various security attacks in WBANs. A lot of methods and techniques have been proposed for authentication in WBANs. In this survey paper for improving the authentication process in WBANs, an overview of WBAN and their characteristics, various authentication types and classification of authentication schemes has been done. It further provides a complete comparison of different authentication schemes and highlights their pros, cons, limitations, challenges, performance evaluation and their robustness against different security attacks which open doors of new opportunities. This finally ends with the most significant open issues, future research directions and draw interesting conclusions.
C1 [Hussain, Munir; Mehmood, Amjad; Khan, Shafiullah; Khan, M. Altaf; Iqbal, Zeeshan] Kohat Univ Sci & Technol, Inst Comp, Kpk, Pakistan.
RP Khan, S (corresponding author), Kohat Univ Sci & Technol, Inst Comp, Kpk, Pakistan.
EM dramjad.mehmood@ieee.org; skhan@kust.edu.pk
RI Khan, Shafiullah/A-9446-2011
OI Khan, S/0000-0001-8363-2051; Mehmood, Prof. Dr.
   Amjad/0000-0003-3941-4617; iqbal, zeeshan/0000-0002-4663-299X
CR ABDALZAHER MS, 2016, SENSORS, V16, P1
   Abina P., 2014, J ADV RES ELECT ELEC, V3, P7954
   Ahmad R, 2015, 2015 2ND INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), P50
   Al-Shayea Q., 2018, INT J COMMUN NETW IN, V10, P48
   Ali T., 2017, CLUSTER COMPUT, V21, P1
   Androcec D., 2018, INT C SOFTWARE DATA, DOI DOI 10.5220/0006841205630570
   [Anonymous], 2015, INT J COMPUT APPL
   Anwar M., 2018, Tech. J., V23, P50
   Arfaoui Amel, 2018, P 15 IEEE ANN CONS C, P1
   Arya A, 2017, PROCEDIA COMPUT SCI, V113, P113, DOI 10.1016/j.procs.2017.08.324
   Borkar GM, 2018, J APPL SEC RES, V13, P223, DOI 10.1080/19361610.2017.1387737
   Chatterjee S, 2014, J KING SAUD UNIV-COM, V26, P181, DOI 10.1016/j.jksuci.2013.10.007
   Chauhan PJ., 2015, INT J ADV RES ENG SC, V2, P1
   CHEN CM, 2018, J APPL SCI, V8, P1
   Cho K, 2017, J COSMOL ASTROPART P, DOI 10.1088/1475-7516/2017/08/002
   Choudhary T., 2016, P 22 NATC COMM NCC G
   Das AK, 2017, WIRELESS PERS COMMUN, V94, P1899, DOI 10.1007/s11277-016-3718-6
   Das AK, 2015, AD HOC SENS WIREL NE, V28, P221
   Das AK, 2015, J MED SYST, V39, DOI 10.1007/s10916-015-0204-8
   Das D., 2018, SCI REP-UK, P1
   el Azhari Maryam, 2016, International Journal of Communication Networks and Information Security, V8, P64
   Gao G., 2016, INT J DISTRIB SENS N, V12, P1
   García-Valls M, 2018, J SYST ARCHITECT, V91, P83, DOI 10.1016/j.sysarc.2018.05.007
   Gebrie M.T., 2017, PROC 11 EUROPEAN C S, P102
   Ghafir I., 2014, P STUDENT C ZVULE IE, V1014
   Gope P, 2016, IEEE SENS J, V16, P1368, DOI 10.1109/JSEN.2015.2502401
   Haque SA, 2015, SENSORS-BASEL, V15, P8764, DOI 10.3390/s150408764
   He DB, 2017, IEEE SYST J, V11, P2590, DOI 10.1109/JSYST.2016.2544805
   He DB, 2015, MULTIMEDIA SYST, V21, P49, DOI 10.1007/s00530-013-0346-9
   Ibrahim A, 2017, WIREL NETW, V2017, P1
   Ibrahim MH, 2016, COMPUT METH PROG BIO, V135, P37, DOI 10.1016/j.cmpb.2016.07.022
   Indrani B., 2017, IACR CRYPTOLOGY EPRI, P512
   Jain P, 2016, J CORP FINANC, V40, P1, DOI 10.1016/j.jcorpfin.2016.06.005
   Jiang Q, 2016, NONLINEAR DYNAM, V83, P2085, DOI 10.1007/s11071-015-2467-5
   Joshi M., 2018, P SEC VULN BIOM SYST, P1
   Jusak Jusak, 2018, International Journal of Communication Networks and Information Security, V10, P213
   Kamarudin N.H., 2015, P INT C ADV SCI ENG
   Karimian N, 2017, 2017 IEEE EMBS INTERNATIONAL CONFERENCE ON BIOMEDICAL & HEALTH INFORMATICS (BHI), P429, DOI 10.1109/BHI.2017.7897297
   Khan MK, 2014, INT J DISTRIB SENS N, DOI 10.1155/2014/347169
   Khernane N., 2016, 13 IEEE INT C MOB AD, P1, DOI DOI 10.1109/NOTERE.2016.7745828
   Kumar P., 2017, INT J ELECT ENG RES, V9, P913
   Kumari S, 2014, SECUR COMMUN NETW, V7, P1921, DOI 10.1002/sec.906
   Li C. T., 2017, SENSORS, V17, p[1, 1482], DOI DOI 10.1111/acel.12693
   Li CT, 2014, J MED SYST, V38, DOI 10.1007/s10916-014-0077-2
   Li FG, 2018, IEEE SYST J, V12, P747, DOI 10.1109/JSYST.2016.2557850
   Li TT, 2017, MATH PROBL ENG, V2017, DOI 10.1155/2017/7189060
   Li X, 2018, FUTURE GENER COMP SY, V83, P607, DOI 10.1016/j.future.2017.04.012
   Li X, 2017, COMPUT ELECTR ENG, V61, P238, DOI 10.1016/j.compeleceng.2017.02.011
   Li X, 2016, SECUR COMMUN NETW, V9, P2643, DOI 10.1002/sec.1214
   lin Q., 2013, 2013 INT C SENS, P178
   Liu CH, 2017, COMPUT ELECTR ENG, V59, P250, DOI 10.1016/j.compeleceng.2016.01.002
   Liu D., 2004, ACM Trans. Embed. Comput. Syst., V3, P800, DOI [DOI 10.1145/1027794.1027800, 10.1145/1027794.1027800]
   Liu J., 2016, J SENSORS, V16, P125
   Liu JW, 2014, IEEE T PARALL DISTR, V25, P332, DOI 10.1109/TPDS.2013.145
   Liu JK, 2015, BRAIN RES, V1610, P1, DOI 10.1016/j.brainres.2015.03.044
   Maitra T, 2017, INT CONF COMMUN SYST, P322, DOI 10.1109/COMSNETS.2017.7945393
   Mana M., 2013, INT J COMPUT SCI ISS, V10
   Masdari M, 2017, J NETW COMPUT APPL, V91, P36, DOI 10.1016/j.jnca.2017.04.008
   McCraty Rollin, 2015, Glob Adv Health Med, V4, P46, DOI 10.7453/gahmj.2014.073
   Meng WZ, 2015, IEEE COMMUN SURV TUT, V17, P1268, DOI 10.1109/COMST.2014.2386915
   Moravejosharieh A, 2016, INT J COMMUN SYST, V29, P1269, DOI 10.1002/dac.3098
   Nam J, 2015, PLOS ONE, V10, DOI 10.1371/journal.pone.0116709
   Omala AA, 2018, J MED SYST, V42, DOI 10.1007/s10916-018-0964-z
   Oulaourf Sanaa, 2017, International Journal of Communication Networks and Information Security, V9, P117
   Pathania S., 2014, IJCSMC, V3, P1171
   Pirbhulal S, 2015, SENSORS-BASEL, V15, P15067, DOI 10.3390/s150715067
   Priya CL., 2017, INT J ENG SCI COMPUT, V7, P10073
   Qiu SM, 2018, IEEE ACCESS, V6, P7452, DOI 10.1109/ACCESS.2017.2780124
   Radhakrishnan G, 2018, SUSTAIN CIV INFRASTR, P1, DOI 10.1007/978-3-319-61931-6_1
   Rai Kajal, 2013, J NETW INF SECUR, V1
   Ramli SN, 2013, INT CONF ADV COMMUN, P998
   Reddy Ramu., 2017, Proceedings of the 1st ACM Workshop on the Internet of Safe Things, P32
   Rostami M., 2013, P ACM SIGSAC C COMP, P1099, DOI DOI 10.1145/2508859.2516658
   Rundo F., 2018, J SENSORS, V18, P1
   Salama MH, 2015, 2015 INTERNATIONAL CONFERENCE ON ICT CONVERGENCE (ICTC), P636, DOI 10.1109/ICTC.2015.7354628
   Salem O, 2014, INT J E-HEALTH MED C, V5, P20, DOI 10.4018/ijehmc.2014010102
   Seetharaman K., 2012, INT J COMPUTER APPL, V44, P1
   Selvi P.T., 2010, INT J COMPUT APPL, V11, P7
   Seulgi Shin, 2016, International Journal of Computer and Communication Engineering, V5, P50, DOI 10.17706/ijcce.2016.5.1.50-60
   Shankar SK, 2015, PROCEDIA COMPUT SCI, V70, P455, DOI 10.1016/j.procs.2015.10.078
   Shanmugapriya I., 2017, INT J ADV COMPUT SCI, V10, P2095
   Sharma A., 2015, Int. J. Comput. Sci. Inf. Technol., V6, P4616
   Shen J, 2018, FUTURE GENER COMP SY, V78, P956, DOI 10.1016/j.future.2016.11.033
   Sinha S, 2019, J SYST ARCHITECT, V92, P23, DOI 10.1016/j.sysarc.2018.10.007
   Sudha R., 2016, J BIOMED RES, V2016, P276
   Tan J, 2014, INT J SECUR APPL, V8, P457, DOI 10.14257/ijsia.2014.8.5.39
   Thamilarasu Geethapriya, 2016, International Journal of Security and Networks, V11, P82
   Toorani M., 2015, International Journal of Network Security, V17, P629
   Tote S.S., 2015, International Journal for Research in Emerging Science and Technology, V2, P136
   uahhab Z.E., 2016, INT J COMMUN NETW IN, V8, P136
   Wazid M, 2018, J NETW COMPUT APPL, V123, P112, DOI 10.1016/j.jnca.2018.09.008
   Wei FS, 2018, COMPUT ELECTR ENG, V65, P322, DOI 10.1016/j.compeleceng.2017.04.017
   Wu F, 2017, MULTIMEDIA SYST, V23, P195, DOI 10.1007/s00530-015-0476-3
   Wu LB, 2016, J MED SYST, V40, DOI 10.1007/s10916-016-0491-8
   Ying Chen, 2017, 2017 IEEE 19th International Conference on e-Health Networking, Applications and Services (Healthcom), P1, DOI 10.1109/HealthCom.2017.8210804
   Yoo S.G., 2016, P 5 INT C NETW COMM, P282
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Yuliana Mike, 2017, International Journal of Communication Networks and Information Security, V9, P474
   Zaghouani E.K., 2017, P 13 INT WIR COMM MO
   Zebboudj S., 2013, J SMART HLTH, V3
   Zhang XX, 2016, BIOMED ENG ONLINE, V15, DOI 10.1186/s12938-016-0124-y
   Zhao N, 2016, IEEE ACCESS, V4, DOI 10.1109/ACCESS.2016.2602286
   Zou SH, 2017, SECUR COMMUN NETW, DOI 10.1155/2017/3721234
NR 103
TC 29
Z9 30
U1 1
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2019
VL 101
AR 101655
DI 10.1016/j.sysarc.2019.101655
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JW2NK
UT WOS:000502894200006
DA 2024-07-18
ER

PT J
AU Manohar, SS
   Kapoor, HK
AF Manohar, Sheel Sindhu
   Kapoor, Hemangee K.
TI Dynamic reconfiguration of embedded-DRAM caches employing zero data
   detection based refresh optimisation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Refresh energy; Embedded DRAM cache; LLC; Zero value data block; Cache
   reconfiguration
ID ENERGY; COMPRESSION; DESIGN; POWER
AB Muti-level cache hierarchy with large sized last level caches (LLCs) have emerged to minimise the performance gap between the processing cores and the main memory. Traditionally, LLCs are made using SRAM technology, however, recent trends have shown that dense and low leakage consuming embedded-DRAMs (eDRAM) are a good alternative to SRAM. The only challenge for this replacement is the time and energy consumed by the periodic refresh demanded by eDRAMs.
   Towards minimising the number of refreshes and in turn to save energy, in this paper we propose a value based refresh saving method. In particular, certain blocks of data may have zero content and such blocks do not need refreshing. Such zero valued blocks are kept in a dedicated partition in the cache and this partition is never refreshed. The size of the zero value partition is also dynamically reconfigured depending on the variation in the number of zero blocks or the miss rate during the execution of the application. These two dynamic reconfiguration policies save number of refreshes by 38% and 43% respectively. The consequent reduction in stall cycles results in performance improvement of 6 to 9% and also gives considerable energy savings.
C1 [Manohar, Sheel Sindhu; Kapoor, Hemangee K.] Indian Inst Technol, Dept Comp Sci & Engn, Gauhati, Assam, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati
RP Manohar, SS (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, Gauhati, Assam, India.
EM sheel.manohar@iitg.ac.in
RI Kapoor, Hemangee/GLN-7272-2022
OI Kapoor, Hemangee/0000-0002-9376-7686; Manohar, Sheel
   Sindhu/0000-0001-7490-6209
CR Agrawal A, 2014, INT S HIGH PERF COMP, P84, DOI 10.1109/HPCA.2014.6835978
   Agrawal A, 2013, INT S HIGH PERF COMP, P400, DOI 10.1109/HPCA.2013.6522336
   Akinaga H, 2010, P IEEE, V98, P2237, DOI 10.1109/JPROC.2010.2070830
   Alizadeh Mohammad, 2012, Performance Evaluation Review, V40, P247, DOI 10.1145/2318857.2254787
   [Anonymous], 1999, I MICRON SHEET MICRO
   Barth J, 2008, IEEE J SOLID-ST CIRC, V43, P86, DOI 10.1109/JSSC.2007.908006
   Bartolini S, 2018, FUTURE GENER COMP SY, V78, P481, DOI 10.1016/j.future.2017.06.001
   Bhati I, 2016, IEEE T COMPUT, V65, P108, DOI 10.1109/TC.2015.2417540
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Canal R., 2014, P DES AUT TEST EUR C, P1
   Chang MT, 2013, INT S HIGH PERF COMP, P143, DOI 10.1109/HPCA.2013.6522314
   Chang YJ, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P16, DOI 10.1109/DATE.2004.1268821
   Dusser J, 2009, ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P46, DOI 10.1145/1542275.1542288
   Ekman M, 2005, CONF PROC INT SYMP C, P74, DOI 10.1109/ISCA.2005.6
   Emma PG, 2008, IEEE MICRO, V28, P47, DOI 10.1109/MM.2008.93
   Ghosh M, 2007, INT SYMP MICROARCH, P134, DOI 10.1109/MICRO.2007.13
   Huh J, 2007, IEEE T PARALL DISTR, V18, P1028, DOI 10.1109/TPDS.2007.1091
   Islam MM, 2009, INT CONFER PARA, P237, DOI 10.1109/PACT.2009.29
   Kong J, 2017, MICROPROCESS MICROSY, V49, P95, DOI 10.1016/j.micpro.2016.11.007
   Liu JM, 2012, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2012.6237001
   Manohar SS, 2019, SAC '19: PROCEEDINGS OF THE 34TH ACM/SIGAPP SYMPOSIUM ON APPLIED COMPUTING, P635, DOI 10.1145/3297280.3297340
   Manohar SS, 2019, PR GR LAK SYMP VLSI, P225, DOI 10.1145/3299874.3317995
   Mittal S., 2013, ABS13097082 CORR
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1852, DOI 10.1109/TPDS.2015.2461155
   Mittal S, 2015, IEEE T PARALL DISTR, V26, P1524, DOI 10.1109/TPDS.2014.2324563
   Patel K, 2005, LECT NOTES COMPUT SC, V3728, P466
   Rau PLP, 2013, ADV HUM-COMPUT INTER, V2013, DOI 10.1155/2013/263721
   Reohr W., 2006, MEMORIES EXPLOITING, P10
   Stuecheli J., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P375, DOI 10.1109/MICRO.2010.22
   Wang R., J LOW POWER ELECT AP, V7
   Wang W, 2016, MICROELECTRON J, V48, P81, DOI 10.1016/j.mejo.2015.12.005
   Yang J., 2002, ACM Trans. on Embedded Computing Systems, V1, P79
   Zhou K, 2018, IEEE T PARALL DISTR, V29, P1469, DOI 10.1109/TPDS.2017.2763141
NR 34
TC 6
Z9 6
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2019
VL 100
AR 101648
DI 10.1016/j.sysarc.2019.101648
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JS5WM
UT WOS:000500376800005
DA 2024-07-18
ER

PT J
AU Du, H
   Zhang, W
   Guan, N
   Yi, W
AF Du, He
   Zhang, Wei
   Guan, Nan
   Yi, Wang
TI Scope-aware data cache analysis for OpenMP programs on multi-core
   processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE OpenMP; Multicores; Parallelism computing; Cache analysis
ID WCET ANALYSIS
AB OpenMP is the de facto standard parallel programming framework on shared memory architectures, which is not only widely used in general and high-performance computing but also draws increasing interests for real-time embedded systems. Choosing the appropriate assignment of loop iterations to threads is one of the most critical decisions when parallelizing loops, especially considering the large impact by caches behaviors to the program execution time. In this paper, we study data cache analysis for OpenMP programs with parallel loops. We first present a method considering the impact of the schedule clause in OpenMP programs on cache behavior. We capture the dynamic behavior of memory access by computing its temporal scope (the loop iterations where a given memory block is accessed for a given data reference) during address analysis. Based on the ACS representation, we present a temporal scope aware data cache miss calculation technique. Through the experimental result, we propose a convenient way to choose an appropriate parallelization scheme for OpenMP programs.
C1 [Du, He; Yi, Wang] Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Liaoning, Peoples R China.
   [Zhang, Wei; Guan, Nan] Hong Kong Polytech Univ, Dept Comp, Hong Kong, Peoples R China.
   [Yi, Wang] Uppsala Univ, Uppsala, Sweden.
C3 Northeastern University - China; Hong Kong Polytechnic University;
   Uppsala University
RP Guan, N (corresponding author), Hong Kong Polytech Univ, Dept Comp, Hong Kong, Peoples R China.
EM nan.guan@comp.polyu.edu.hk
RI wang, yi/KBB-3614-2024; WU, SHAN/KGM-5484-2024
OI Zhang, Wei/0000-0003-2615-2603; Guan, Nan/0000-0003-3775-911X
CR Ayguadé E, 2003, LECT NOTES COMPUT SC, V2716, P147
   Huynh BK, 2011, IEEE REAL TIME, P203, DOI 10.1109/RTAS.2011.27
   Ballabriga C, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P341, DOI 10.1109/ECRTS.2008.34
   Burger D., 1997, TECHNICAL REPORT
   Chattopadhyay S, 2009, REAL TIM SYST SYMP P, P47, DOI 10.1109/RTSS.2009.20
   Dagum L, 1998, IEEE COMPUT SCI ENG, V5, P46, DOI 10.1109/99.660313
   Duran A., 2004, Shared Memory Parallel Programming with OpenMP. 5th International Workshop. Revised Selected Papers (Lecture Notes in Computer Science Vol.3349), P137
   Ferdinand C., 1998, Languages, Compilers, and Tools for Embedded Systems. ACM SIGPLAN Workshop LCTES'98. Proceedings, P16, DOI 10.1007/BFb0057777
   Ferdinand C., 1997, CACHE BEHAV PREDICTI
   Guan N, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584655
   Hahn S, 2012, EUROMICRO, P102, DOI 10.1109/ECRTS.2012.14
   Hardy D, 2008, REAL TIM SYST SYMP P, P456, DOI 10.1109/RTSS.2008.10
   Lesage B., 2009, OASICS OPENACCESS SE, V10
   Li X, 2007, SCI COMPUT PROGRAM, V69, P56, DOI 10.1016/j.scico.2007.01.014
   Pinho LM, 2015, MICROPROCESS MICROSY, V39, P1190, DOI 10.1016/j.micpro.2015.06.004
   Reineke J, 2007, REAL-TIME SYST, V37, P99, DOI 10.1007/s11241-007-9032-3
   Sen Rathijit., 2007, Proceedings of the 7th ACM IEEE international conference on Embedded software, P203
   Serrano MA, 2015, INT CONF COMPIL ARCH, P157, DOI 10.1109/CASES.2015.7324556
   Sun J., 2017, P RTSS
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Vargas R, 2015, DES AUT TEST EUROPE, P617
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Yan J, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P80, DOI 10.1109/RTAS.2008.6
NR 23
TC 3
Z9 3
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 443
EP 452
DI 10.1016/j.sysarc.2019.04.001
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300034
DA 2024-07-18
ER

PT J
AU Yang, PF
   Wang, Q
   Ye, HW
   Zhang, ZQ
AF Yang, Pengfei
   Wang, Quan
   Ye, Hongwei
   Zhang, Zhiqiang
TI Partially shared cache and adaptive replacement algorithm for NoC-based
   many-core systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Many-core system; NoC; Cache structure; Replacemant algorithm
ID HIGH-PERFORMANCE; COMMUNICATION; REPLICATION; CAPACITY; POLICIES;
   LOCALITY; UTILITY
AB The Network-on-Chip(NoC) is a promising alternative to traditional bus-based architectures that has been widely applied to interconnect multi/many-core systems due to its scalable and modular design. Undoubtedly, the memory wall problem is one of the most important challenges; however, this problem can now be somewhat be alleviated by cache subsystems. In this paper, to overcome the high resource consumption and low data-sharing rate problems of the private cache scheme, we propose a partially shared cache structure and a corresponding replacement algorithm based on a mesh NoC. In this scheme, the L2 cache is shared by each group of four cores that connected as a cluster to a given node by the local bus. To maximize the performance of this partially shared cache structure, we propose a core-aware re-reference interval prediction (CA-RRIP) replacement algorithm. The algorithm performs dynamic virtual partitioning on the partially shared cache; the core that initiated the cache access request will be given top priority when a cache area needs to be replaced or inserted. This approach guarantees cache exclusivity and can mitigate interactions among cores using different access patterns. We implement the traditional private, the proposed partially shared and the row-shared cache subsystems in our experiments. The comparisons indicate that the overall system resource occupation can be reduced by 20% with the same number of cores, and the instructions per cycle(IPC) of the system could increase by up to 49.2%. Moreover, the system throughput(STP) increased by an average of 5.89%. Our experimental results showed that the proposed CA-RRIP algorithm also reduces the average cache miss rate of the system under various cache access patterns.
C1 [Yang, Pengfei; Wang, Quan; Ye, Hongwei] Xidian Univ, Sch Comp Sci & Technol, Xian, Shaanxi, Peoples R China.
   [Zhang, Zhiqiang] Univ Leeds, Sch Elect & Elect Engn, Leeds, W Yorkshire, England.
C3 Xidian University; University of Leeds
RP Wang, Q (corresponding author), Xidian Univ, Sch Comp Sci & Technol, Xian, Shaanxi, Peoples R China.
EM pfyang@xidian.edu.cn; qwang@xidian.edu.cn
OI Wang, Quan/0000-0001-6913-8604; Yang, Pengfei/0000-0003-4065-4052;
   Zhang, Zhiqiang/0000-0003-0204-3867
FU Natural Science Foundation of China [NSFC: 61702395, 61572385,
   61711530248]; Fundamental Research Funds for the Central Universities
   [JBF180301]
FX The paper is supported by the Natural Science Foundation of China (NSFC:
   61702395, 61572385, 61711530248), the Fundamental Research Funds for the
   Central Universities (No. JBF180301).
CR Agyeman MO, 2018, J SYST ARCHITECT, V89, P103, DOI 10.1016/j.sysarc.2018.08.002
   Alghazo J, 2004, REC IEEE INT WKSHP M, P19, DOI 10.1109/MTDT.2004.1327979
   [Anonymous], 2011, P 2011 INT C HIGH PE
   Beckmann BM, 2006, INT SYMP MICROARCH, P443
   Bengueddach A., 2013, DES TEST S IDT 2013, P1
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Carlson T E., 2013, The Sniper User Manual
   Chang J, 2014, ACM INT C SUP 25 ANN, P402, DOI DOI 10.1145/2591635.2667188
   Cilku B, 2015, 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING WORKSHOPS, P74, DOI 10.1109/ISORCW.2015.58
   Feng H., 2008, COMPUT ENG, V29
   Heirman Wim., 2012, 8th International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems (ACACES-2012), P91
   Jadidi A, 2018, INT SYM QUAL ELECT, P25, DOI 10.1109/ISQED.2018.8357260
   Jaleel A, 2015, INT S HIGH PERF COMP, P343, DOI 10.1109/HPCA.2015.7056045
   Jaleel A, 2010, CONF PROC INT SYMP C, P60, DOI 10.1145/1815961.1815971
   Jaleel A, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P208, DOI 10.1145/1454115.1454145
   Kharbutli M, 2014, IEEE T COMPUT, V63, P1975, DOI 10.1109/TC.2013.61
   Kumar S, 2016, PROCEEDINGS OF 2ND IEEE INTERNATIONAL CONFERENCE ON ENGINEERING & TECHNOLOGY ICETECH-2016, P210, DOI 10.1109/ICETECH.2016.7569243
   Lee D, 2001, IEEE T COMPUT, V50, P1352, DOI 10.1109/tc.2001.970573
   Lin IC, 2015, IEEE T VLSI SYST, V23, P2149, DOI 10.1109/TVLSI.2014.2361150
   Merino Javier, 2008, Computer Architecture News, V36, P64, DOI 10.1145/1399972.1399973
   Minghao Zhang, 2014, 2014 39th International Conference on Infrared, Millimeter and Terahertz Waves (IRMMW-THz), DOI 10.1109/IRMMW-THz.2014.6956269
   Naderializadeh N, 2017, IEEE T INFORM THEORY, V63, P3092, DOI 10.1109/TIT.2017.2669942
   Qureshi MK, 2006, INT SYMP MICROARCH, P423
   Qureshi MK, 2007, CONF PROC INT SYMP C, P381, DOI 10.1145/1273440.1250709
   Sampaio F, 2015, INT CONF COMPIL ARCH, P79, DOI 10.1109/CASES.2015.7324548
   Shahtouri S. M., 2015, LOC METR AR NETW LAN, P1
   Temuçin H, 2018, J SYST ARCHITECT, V90, P54, DOI 10.1016/j.sysarc.2018.07.007
   Wu SZ, 2017, IEEE T PARALL DISTR, V28, P2852, DOI 10.1109/TPDS.2017.2692757
   Xiaoyu Z., 2010, COMPUT ENG, V32
   Yang PF, 2014, MATH PROBL ENG, V2014, DOI 10.1155/2014/202748
   Yang PF, 2016, IEEE I C EMBED SOFTW, P42, DOI 10.1109/ICESS.2016.20
   Yang PF, 2015, INT J FUTUR GENER CO, V8, P19, DOI 10.14257/ijfgcn.2015.8.1.03
   Zhan DY, 2014, IEEE T COMPUT, V63, P1656, DOI 10.1109/TC.2012.277
   Zhang M, 2005, CONF PROC INT SYMP C, P336, DOI 10.1109/ISCA.2005.53
NR 34
TC 4
Z9 4
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 424
EP 433
DI 10.1016/j.sysarc.2019.05.002
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300032
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Draa, IC
   Niar, S
   Grislin-Le Strugeon, E
   Biglari-Abhari, M
   Tayeb, J
AF Draa, Ismat Chaib
   Niar, Smail
   Grislin-Le Strugeon, Emmanuelle
   Biglari-Abhari, Morteza
   Tayeb, Jamel
TI ENOrMOUS: ENergy Optimization for MObile plateform using User needS
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mobile systems; Mobile power consumption; Neural networks; Run-time
   analysis; Data mining algorithms
AB Optimizing energy consumption in modern mobile handled devices plays a crucial role as lowering the power consumption impacts battery life and system reliability. Recent mobile platforms have an increasing number of sensors and processing components. Added to the popularity of power-hungry applications, battery life in mobile devices is an important issue. However, the utilization pattern of large amount of data from the various sensors can be beneficial to detect the changing device context, the user needs and the running application requirements in terms of resources. When these information are used properly, an efficient control of power knobs can be implemented to reduce the energy consumption. This paper presents a framework for ENergy Optimization for MObile platform using User needS (ENOsMOUS). This framework is able to identify user contexts and to understand user habits, preferences and needs to improve the operating system power scheme. Machine Learning (ML) algorithms have been used to obtain an efficient trade-off between power consumption reduction opportunities and user satisfaction requirements. ENOrMOUS is a generic solution that manages the power knobs. When applied to the CPU frequency, the sound level, the screen brightness and the Wi-Fi, ENOrMOUS can lower the power consumption by up to 35% compared the out-of-the-box operating system power manager schemes with a negligible overhead.
C1 [Draa, Ismat Chaib; Niar, Smail; Grislin-Le Strugeon, Emmanuelle] Univ Valenciennes, CNRS, UMR 8201 LAMIH, F-59313 Valenciennes, France.
   [Biglari-Abhari, Morteza] Univ Auckland, Dept Elect & Comp Engn, Auckland, New Zealand.
   [Tayeb, Jamel] Intel Corp, Portland, OR USA.
C3 Universite Polytechnique Hauts-de-France; Centre National de la
   Recherche Scientifique (CNRS); University of Auckland; Intel Corporation
RP Draa, IC (corresponding author), Univ Valenciennes, CNRS, UMR 8201 LAMIH, F-59313 Valenciennes, France.
EM ismat.chaibdraa@univ-valenciennes.fr
RI Grislin-Le Strugeon, Emmanuelle/K-2111-2012
OI Grislin, Emmanuelle/0000-0002-8429-4012
FU Intel Corporation; Intel Research Council
FX The Authors would like to thank Intel Corporation and es-pecially the
   Intel Research Council for the support given to the project and the
   tools.
CR [Anonymous], 2017, P INT C COMM COMP SY
   [Anonymous], 2013, IOSR J MECH CIV ENG
   [Anonymous], 2014, P 15 WORKSH MOB COMP, DOI DOI 10.1145/2565585.2565595
   Asthana A., 2012, P IEEE COD ETH
   Baldauf M, 2007, INT J AD HOC UBIQ CO, V2, P263, DOI 10.1504/IJAHUC.2007.014070
   Bhat G, 2018, IEEE T VLSI SYST, V26, P544, DOI 10.1109/TVLSI.2017.2770163
   Chaib Draa Ismat, 2017, Advances in Artificial Intelligence: from Theory to Practice. 30th International Conference on Industrial Engineering and Other Applications of Applied Intelligent Systems, IEA/AIE 2017. Proceedings: LNAI 10350, P242, DOI 10.1007/978-3-319-60042-0_28
   Che ZG, 2011, INT J INNOV COMPUT I, V7, P5839
   Chen X., P 14 WORKSH MOB COMP, DOI [10.1145/2444776.2444781, DOI 10.1145/2444776.2444781]
   Datta P, 2014, 2014 INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), P1, DOI 10.1109/ICECE.2014.7026907
   Datta SK, 2013, I SYMP CONSUM ELECTR, P253
   Dey AK, 2001, PERS UBIQUIT COMPUT, V5, P4, DOI 10.1007/s007790170019
   Draa I. C., 2017, EURASIP J EMBED SYST, V2017, P4
   Duan LT, 2013, J SYST ARCHITECT, V59, P1375, DOI 10.1016/j.sysarc.2013.08.011
   Gaudette B, 2016, INT S HIGH PERF COMP, P52, DOI 10.1109/HPCA.2016.7446053
   Gordon D, 2014, PERS UBIQUIT COMPUT, V18, P205, DOI 10.1007/s00779-013-0638-2
   Hirofumi N., WT210 WT230 DIGITAL
   I. Corp, 2011, INT EN CHECK SOFTW D
   Kotsiantis SB, 2007, INFORM-J COMPUT INFO, V31, P249
   Liu W, 2017, INT CONF ADV COMMUN, P111, DOI 10.23919/ICACT.2017.7890068
   Pallipadi A., 2006, P LINUX S VOLUME 2, P215
   Pit A., 2015, AMBIENT LUMINOSITY S
   Pyles AR, 2012, UBICOMP'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING, P11
   Sahin O, 2015, ICCAD-IEEE ACM INT, P839, DOI 10.1109/ICCAD.2015.7372658
   Schuchhardt M., 2014, P 2014 INT C COMP AR
   Schulz M, 2014, ADV PARALLEL COMPUT, V25, P19, DOI 10.3233/978-1-61499-381-0-19
   Shin D, 2011, DES AUT CON, P53
   Shye A, 2010, PERF E R SI, V38, P375, DOI 10.1145/1811099.1811094
   Simons DJ, 1997, TRENDS COGN SCI, V1, P261, DOI 10.1016/S1364-6613(97)01080-2
   Zhang L, 2017, IEEE T CIRC SYST VID, V27, P170, DOI 10.1109/TCSVT.2016.2539690
NR 30
TC 4
Z9 4
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 320
EP 334
DI 10.1016/j.sysarc.2018.10.004
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500026
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Tong, SB
   Fu, YZ
   Ling, HF
AF Tong, Suibing
   Fu, Yuzhuo
   Ling, Hefei
TI Gait recognition with cross-domain transfer networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE VAE; GAN; Transfer; Mult-view; Gait recognition
ID PERFORMANCE EVALUATION; MODEL; FUSION
AB This paper proposes a novel cross-domain transfer networks (CDTN) that is employed for multi-view gait recognition. CDTN consists of two VGAN layers and a GAN unit. The VGAN layer merges variational autoencoder (VAE) into generative adversarial network (GAN) by replacing the generator of GAN with VAE. Gait energy images (GEIs) are taken as the input of the VGAN layer, and then discriminative loss, reconstruction loss and Kullback-Leibler divergence are adopted to optimize CDTN synchronously. Two VGAN layers are connected by a GAN unit that takes the two gait samples collected under different views as input. After optimization, the output of generator is decoded by a decoder, the decoding results are taken as the output of CDTN. Finally, extensive experiments are conducted on two famous gait datasets. Compare with the state-of-the-art methods, CDTN achieves better gait recognition accuracies, such as 94.78% under single view angle and 93.68% under multi-view angles, which outperforms the existing methods by a significant margin. The results indicate that CDTN is effective for improving the accuracy of multi-view gait recognition. Besides, CDTN provides an important reference for solving the similar problems.
C1 [Tong, Suibing; Fu, Yuzhuo] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai, Peoples R China.
   [Ling, Hefei] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan, Hubei, Peoples R China.
C3 Shanghai Jiao Tong University; Huazhong University of Science &
   Technology
RP Tong, SB (corresponding author), Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai, Peoples R China.
EM sjtutsb@sjtu.edu.cn; yzfu@sjtu.edu.cn; lhefei@hust.edu.cn
CR [Anonymous], 2017, COMMUN ACM, DOI DOI 10.1145/3065386
   [Anonymous], 2017, IEEE T SMART GRID, DOI DOI 10.1109/TSG.2015.2508740
   Ariyanto G., 2011, 2011 INT JOINT C BIO, P1, DOI DOI 10.1109/IJCB.2011.6117582
   Bodor R, 2009, IMAGE VISION COMPUT, V27, P1194, DOI 10.1016/j.imavis.2008.11.008
   Bouchrika I, 2007, LECT NOTES COMPUT SC, V4418, P150
   Chai YM, 2006, INT C PATT RECOG, P425
   Chang WK, 2018, IET COMPUT VIS, V12, P596, DOI 10.1049/iet-cvi.2017.0591
   Goffredo M, 2010, IEEE T SYST MAN CY B, V40, P997, DOI 10.1109/TSMCB.2009.2031091
   Goodfellow I, 2020, COMMUN ACM, V63, P139, DOI 10.1145/3422622
   Han J, 2006, IEEE T PATTERN ANAL, V28, P316, DOI 10.1109/TPAMI.2006.38
   Hong S, 2007, C IND ELECT APPL, P669
   Hu HF, 2013, IEEE T CIRC SYST VID, V23, P1274, DOI 10.1109/TCSVT.2013.2242640
   Hu MD, 2013, IEEE T INF FOREN SEC, V8, P2034, DOI 10.1109/TIFS.2013.2287605
   Iwama H, 2012, IEEE T INF FOREN SEC, V7, P1511, DOI 10.1109/TIFS.2012.2204253
   Kusakunniran W, 2014, IEEE T IMAGE PROCESS, V23, P696, DOI 10.1109/TIP.2013.2294552
   Kusakunniran W, 2013, IEEE T INF FOREN SEC, V8, P1642, DOI 10.1109/TIFS.2013.2252342
   Kusakunniran W, 2012, IEEE T CIRC SYST VID, V22, P966, DOI 10.1109/TCSVT.2012.2186744
   Kusakunniran W, 2010, PROC CVPR IEEE, P974, DOI 10.1109/CVPR.2010.5540113
   Larsen ABL, 2016, PR MACH LEARN RES, V48
   Makihara Y, 2006, LECT NOTES COMPUT SC, V3953, P151, DOI 10.1007/11744078_12
   Mansouri N, 2018, IET COMPUT VIS, V12, P69, DOI 10.1049/iet-cvi.2017.0055
   Qiu S, 2018, IEEE ACCESS, V6, P31249, DOI 10.1109/ACCESS.2018.2816816
   Suibing Tong, 2017, 2017 IEEE International Conference on Multimedia and Expo: Workshops (ICMEW), P669, DOI 10.1109/ICMEW.2017.8026299
   Sun Y, 2018, IET COMPUT VIS, V12, P686, DOI 10.1049/iet-cvi.2017.0429
   Tong SB, 2017, PROCEEDINGS OF THE THEMATIC WORKSHOPS OF ACM MULTIMEDIA 2017 (THEMATIC WORKSHOPS'17), P385, DOI 10.1145/3126686.3126753
   Tong SB, 2018, IEEE ACCESS, V6, P57583, DOI 10.1109/ACCESS.2018.2874073
   Wang C, 2012, IEEE T PATTERN ANAL, V34, P2164, DOI 10.1109/TPAMI.2011.260
   Wang L, 2004, IEEE T CIRC SYST VID, V14, P149, DOI 10.1109/TCSVT.2003.821972
   Wu ZF, 2017, IEEE T PATTERN ANAL, V39, P209, DOI 10.1109/TPAMI.2016.2545669
   Xing JR, 2018, J SYST ARCHITECT, V83, P1, DOI 10.1016/j.sysarc.2017.11.002
   Yu SQ, 2006, INT C PATT RECOG, P441
   Zhang T, 2018, J SYST ARCHITECT, V88, P1, DOI 10.1016/j.sysarc.2018.04.003
   Zhang W, 2018, J SYST ARCHITECT, V88, P13, DOI 10.1016/j.sysarc.2018.05.005
   Zhao GY, 2006, PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON AUTOMATIC FACE AND GESTURE RECOGNITION - PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE, P529
NR 34
TC 5
Z9 6
U1 3
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2019
VL 93
BP 40
EP 47
DI 10.1016/j.sysarc.2019.01.002
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN3IN
UT WOS:000460077100004
DA 2024-07-18
ER

PT J
AU Chen, JC
   Du, CL
   Xie, F
   Lin, B
AF Chen, Jinchao
   Du, Chenglie
   Xie, Fei
   Lin, Bin
TI Scheduling non-preemptive tasks with strict periods in multi-core
   real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Schedulability analysis; Strictly periodic task; Multi-core real-time
   system; Schedulability condition; Game theory
ID SCHEDULABILITY ANALYSIS
AB Non-preemptive tasks with strict periods are usually adopted in practical multi-core real-time systems when continual sampling and processing of data are required. Systems designers need to provide a proper scheduling strategy such that the tasks' deadlines will be met even under the worst-case conditions. In this paper, we study the scheduling problem of non-preemptive tasks with strict periods in multi-core real-time systems. We first derive a necessary and sufficient condition to determine whether a new task is schedulable upon a multi-core platform without changing the allocations of the existing tasks. Then, with a game theory analogy, we design a recursive method to calculate the maximum permissible execution time for a given task, and propose a new schedulability condition used when the start time and processor assignments of the existing tasks can be modified. Finally, based on the conditions derived previously, we present a task assignment algorithm, which not only provides valid allocations for all tasks, but also obtains the minimum number of processors required by the system. Simulation experiments with randomly generated task sets have been conducted to show the high efficiency and reliability of the proposed approach.
C1 [Chen, Jinchao; Du, Chenglie] Northwestern Polytech Univ, Sch Comp Sci, Xian 710072, Shaanxi, Peoples R China.
   [Xie, Fei; Lin, Bin] Portland State Univ, Dept Comp Sci, Portland, OR 97201 USA.
C3 Northwestern Polytechnical University; Portland State University
RP Chen, JC (corresponding author), Northwestern Polytech Univ, Sch Comp Sci, Xian 710072, Shaanxi, Peoples R China.
EM cjc@nwpu.edu.cn; ducl@nwpu.edu.cn; xie@cs.pdx.edu; linbin@cs.pdx.edu
RI Chen, Jinchao/R-7884-2019; Lin, Bin/C-5933-2011
OI Chen, Jinchao/0000-0001-6234-1001; Xie, Fei/0000-0002-7324-3287
FU National Nature Science Foundation of China [61373120]; National Key
   Research and Development Program of China [2017YFB1001902]; Defense
   Industrial Technology Development Program [JCKY2016212B004,
   JCKY2017208B017]
FX The work presented in this paper was supported in part by the National
   Nature Science Foundation of China with Grant No. 61373120, the National
   Key Research and Development Program of China with Grant No.
   2017YFB1001902, the Defense Industrial Technology Development Program
   with Grant Nos. JCKY2016212B004 and JCKY2017208B017. We also thank the
   anonymous reviewers for their valuable comments and suggestions.
CR Al Sheikh A, 2011, EUROMICRO, P228, DOI 10.1109/ECRTS.2011.29
   Al Sheikh A, 2012, REAL-TIME SYST, V48, P359, DOI 10.1007/s11241-012-9148-y
   [Anonymous], IBM ILOG CPLEX OPT
   BANNISTER JA, 1983, ACTA INFORM, V20, P261, DOI 10.1007/BF01257086
   Baruah S. K., 2006, Proceedings. 20th International Parallel and Distributed Processing Symposium (IEEE Cat. No.06TH8860)
   Behnam M., 2007, TECHNICAL REPORT
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bini E, 2008, REAL-TIME SYST, V39, P5, DOI 10.1007/s11241-006-9010-1
   Chen JC, 2016, IEEE INT CONF EMBED, P130, DOI 10.1109/RTCSA.2016.38
   Chen JC, 2016, REAL-TIME SYST, V52, P239, DOI 10.1007/s11241-015-9226-z
   Chwa HS, 2015, REAL TIM SYST SYMP P, P119, DOI 10.1109/RTSS.2015.19
   Cucu L., 2004, P 23 ANN WORKSH UK P, V4
   Davis RI, 2011, REAL-TIME SYST, V47, P1, DOI 10.1007/s11241-010-9106-5
   Eisenbrand F, 2010, LECT NOTES COMPUT SC, V6346, P11, DOI 10.1007/978-3-642-15775-2_2
   Eisenbrand F, 2010, LECT NOTES COMPUT SC, V6198, P299, DOI 10.1007/978-3-642-14165-2_26
   Fudenberg D., 1991, GAME THEORY
   Golub G.H., 1996, MATRIX COMPUTATIONS, P374
   Guan N, 2011, J SYST ARCHITECT, V57, P536, DOI 10.1016/j.sysarc.2010.08.003
   Kermia O, 2006, P 10 INT WORKSH PROJ
   Kermia O, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P25, DOI 10.1109/RTCSA.2008.44
   Kermia O, 2017, J SYST ARCHITECT, V79, P31, DOI 10.1016/j.sysarc.2017.07.005
   KORST J, 1991, LECT NOTES COMPUT SC, V505, P166
   Lee J., 2015, IEEE REAL TIM SYST S, P294
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   Linderoth J. T., 2011, MILP SOFTWARE ENCY O
   Marouf M., 2011, Proceedings of the 16th Conference on Emerging Technologies Factory Automation ETFA, P1
   Pira Clement, 2013, Learning and Intelligent Optimization. 7th International Conference, LION 7. Revised Selected Papers: LNCS 7997, P281, DOI 10.1007/978-3-642-44973-4_30
   Pira C, 2016, J SCHEDULING, V19, P227, DOI 10.1007/s10951-014-0389-6
   Pricopi M, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086701
   Ramamritham K., 1990, Proceedings. The 10th International Conference on Distributed Computing Systems (Cat. No.90CH2878-7), P108, DOI 10.1109/ICDCS.1990.89256
   Sha L., 1986, Proceedings of the Real-Time Systems Symposium (Cat. No.86CH2351-5), P181
   Stankovic JA, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P58, DOI 10.1109/RTTAS.2003.1203037
   Xu N, 2016, PLOS ONE, V11, DOI [10.1371/journal.pone.0159623, 10.1371/journal.pone.0152463]
   Zhang TY, 2016, J SYST ARCHITECT, V66-67, P61, DOI 10.1016/j.sysarc.2016.04.014
NR 34
TC 48
Z9 48
U1 0
U2 8
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2018
VL 90
SI SI
BP 72
EP 84
DI 10.1016/j.sysarc.2018.09.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GZ2VC
UT WOS:000449245500007
DA 2024-07-18
ER

PT J
AU Chen, GL
   Dong, W
AF Chen, Gonglong
   Dong, Wei
TI AdapTracer:Adaptive path profiling using arithmetic coding
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Path profiling; Arithmetic coding; Adaptive tracing
AB Path profiling, which aims to trace the execution path of programs, has been widely adopted in various areas such as record and replay, program optimizations, performance diagnosis and etc. Many path profiling approaches have been proposed in the literature, including the BLPP (Ball-Larus Path Profiling) algorithm, and PAP (Profiling All Path). Unfortunately, both approaches suffer from large tracing overhead for representing long execution paths. In this paper, we propose AdapTracer, a path profiling approach based on arithmetic coding. There are two salient features in AdapTracer. First, it is space efficient by adopting a path profiling algorithm based on arithmetic coding. Second, it is adaptive by explicitly considering the execution frequency of each edge. We have implemented AdapTracer to profile Android applications. Our experimental evaluation uses modified JGF benchmarks to show AdapTracer's efficiency. Experimental results show that AdapTracer reduces the trace size by 44% on average and incurs execution overhead by 10% at most compared to PAP.
C1 [Chen, Gonglong; Dong, Wei] Zhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R China.
C3 Zhejiang University
RP Chen, GL (corresponding author), Zhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R China.
EM chengl@emnets.org; dongw@emnets.org
FU National Science Foundation of China [61472360, 61772465]; Fundamental
   Research Funds for the Central Universities [2017FZA5013]
FX This work is supported by the National Science Foundation of China under
   Grant No. 61472360, No. 61772465, and the Fundamental Research Funds for
   the Central Universities (No. 2017FZA5013).
CR Afraz D. S. Mohammed, 2015, P ACM FSE ESEC
   Apiwattanapong Taweesup., 2002, ACM WORKSHOP PROGRAM, P35
   Arnold M, 2001, ACM SIGPLAN NOTICES, V36, P168, DOI 10.1145/381694.378832
   Arzt S, 2014, ACM SIGPLAN NOTICES, V49, P259, DOI [10.1145/2666356.2594299, 10.1145/2594291.2594299]
   Ball T., 1996, P ACM MICRO
   Bond M. D., 2005, P ACM MICRO
   BOND M.D., 2005, INT SYM CODE GENER, DOI DOI 10.1109/CGO.2005.28
   Chen GL, 2015, INT C PAR DISTRIB SY, P164, DOI 10.1109/ICPADS.2015.29
   Chouhan R., 2013, P ACM IEEE CGO
   Cover T. M., 2012, ELEMENTS INFORM THEO
   DElia D. C., 2013, P ACM OOPSLA
   Hao S., 2013, P ACM IEEE ICSE
   Hao S., 2013, PROCEEDING 11 ANN IN, P167, DOI DOI 10.1145/2462456.2465430
   Joshi R., 2004, P ACM IEEE CGO
   Kasikci B., 2014, USENIX ATC
   Larus J. R., 1999, SIGPLAN Notices, V34, P259, DOI 10.1145/301631.301678
   Li BX, 2012, J SYST SOFTWARE, V85, P1558, DOI 10.1016/j.jss.2012.01.046
   Lim Roman, 2017, P INT C EMB WIR SYST, P180, DOI DOI 10.5555/3108009.3108033
   Liu YP, 2014, 36TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2014), P1013, DOI 10.1145/2568225.2568229
   Melski D. G., 2002, TECHNICAL REPORT
   Said A., 2004, HPLC2004C76
   Tancreti M, 2015, IPSN'15: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P286, DOI 10.1145/2737095.2737096
   Vaswani A. V. N. Kapil, 2007, P ACM POPL
   Yang CB, 2016, ACM T SOFTW ENG METH, V25, DOI 10.1145/2963094
NR 24
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2018
VL 88
BP 74
EP 86
DI 10.1016/j.sysarc.2018.05.011
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GQ9BF
UT WOS:000442060200008
OA Bronze
DA 2024-07-18
ER

PT J
AU Yoon, C
   Lee, S
   Choi, Y
   Ha, R
   Cha, H
AF Yoon, Chanmin
   Lee, Seokjun
   Choi, Yonghun
   Ha, Rhan
   Cha, Hojung
TI Accurate power modeling of modern mobile application processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Energy-aware systems; Modeling; Power management
ID ENERGY
AB The power modeling of mobile application processors (APs) is a challenging task due to their complexity. The existing power models and their associated devices have mostly been made obsolete by recent hardware developments. In this paper, we propose an enhanced power model used in modern mobile devices. The model accurately estimates the power consumption of AP component and utilizes the runtime usage information of each hardware component. We evaluated the model accuracy using various benchmarks, as well as popular smartphone applications with multiple devices that employ different APs. The evaluation shows that our model achieves the mean absolute percentage error (MAPE) of 5.1%.
C1 [Yoon, Chanmin; Lee, Seokjun; Choi, Yonghun; Cha, Hojung] Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
   [Ha, Rhan] Hongik Univ, Dept Comp Engn, Seoul, South Korea.
C3 Yonsei University; Hongik University
RP Cha, H (corresponding author), Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
EM hjcha@yonsei.ac.kr
FU Samsung Research Funding Center of Samsung Electronics [SRFCTB1503-02]
FX This work was supported by Samsung Research Funding Center of Samsung
   Electronics under project number SRFCTB1503-02.
CR Ali FA, 2016, J SYST SOFTWARE, V113, P173, DOI 10.1016/j.jss.2015.11.042
   [Anonymous], 2010, INT C COMP ARCH ISCA
   [Anonymous], 2017, XGOLDMON PROJECT
   [Anonymous], 2017, MONSOON POWER METER
   [Anonymous], 2012, P USENIX ANN TECH C
   [Anonymous], 2014, DESIGN AUTOMATION TE
   [Anonymous], 2017, QUALCOMM EXTENSIBLE
   Basmadjian R., 2012, Sustainable Internet and ICT for Sustainability (SustainIT), P1
   Bertran R, 2013, IEEE T COMPUT, V62, P1289, DOI 10.1109/TC.2012.97
   Cameron AC, 1997, J ECONOMETRICS, V77, P329
   Carroll A., 2010, P 2010 USENIX C USEN, P21
   Carroll A, 2014, IEEE REAL TIME, P287, DOI 10.1109/RTAS.2014.6926010
   Dong Mian., 2011, MobiSys '11, P335, DOI DOI 10.1145/1999995.2000027
   Gupta V., 2012, Proceedings of the Annual Technical Conference (USENIX ATC), P367
   Ju M, 2016, INT SYM PERFORM ANAL, P245, DOI 10.1109/ISPASS.2016.7482099
   Jung W, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P353
   Kim M, 2013, IEEE ICCE, P183, DOI 10.1109/ICCE.2013.6486850
   Kim M, 2012, IEEE T CONSUM ELECTR, V58, P333, DOI 10.1109/TCE.2012.6227431
   Kjargaard M.B., 2012, Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, P138, DOI [10.1007/978-3-642-30973-1_12, DOI 10.1007/978-3-642-30973-1_12]
   Lee J., 2017, IEEE J SELECTED AREA
   Lee S, 2015, PROCEEDINGS OF THE 2015 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING (UBICOMP 2015), P191, DOI 10.1145/2750858.2807531
   Li X., 2012, VISUAL COMMUNICATION, P1
   McCullough J.C, 2011, USENIX ANN TECHN C, V20
   Murmuria R., 2012, Proceedings of the 2012 IEEE Sixth International Conference on Software Security and Reliability (SERE 2012), P147, DOI 10.1109/SERE.2012.19
   Mwaikambo Z., 2004, LINUX S, V2
   Nacci AA, 2013, MOBILE NETW APPL, V18, P600, DOI 10.1007/s11036-013-0470-y
   Ning Ding, 2013, Performance Evaluation Review, V41, P29
   Pallipadi Venkatesh., 2007, P LIN S CIT, V2, P119
   Pathak Abhijit D., 2012, Proceedings of the PCIM ASIA 2012. International Conference and Exhibition for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, P29
   Pathak A, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P153
   Qian Feng, 2011, P 9 INT C MOB SYST A, P321, DOI DOI 10.1145/1999995.2000026
   Roy A, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P139
   Shye Alex, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P168, DOI 10.1145/1669112.1669135
   Singh Karan, 2009, Computer Architecture News, V37, P46, DOI 10.1145/1577129.1577137
   Snowdon DC, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P289
   Yu Xiao, 2010, Proceedings of the 2010 IEEE/ACM Int'l Conference on Green Computing and Communications (GreenCom) and Int'l Conference on Cyber, Physical and Social Computing (CPSCom), P27, DOI 10.1109/GreenCom-CPSCom.2010.114
   Zeng H, 2002, ACM SIGPLAN NOTICES, V37, P123, DOI 10.1145/605432.605411
   Zhang LA, 2010, KEY ENG MATER, V419-420, P105
   Zhang N., 2012, P 3 ACM WORKSH MOB C, P37
   Zhang YL, 2013, PROCEEDINGS OF THE 9TH EURO-ASIA CONFERENCE ON ENVIRONMENT AND CSR: TOURISM, SOCIETY AND EDUCATION SESSION (PT I), P11
NR 40
TC 11
Z9 12
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2017
VL 81
BP 17
EP 31
DI 10.1016/j.sysarc.2017.10.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FO6WL
UT WOS:000417009700003
DA 2024-07-18
ER

PT J
AU Xue, C
   Qiu, KN
   Zhang, WG
   Wang, J
   Xu, YC
   Zhao, MY
AF Xue, Chun
   Qiu, Keni
   Zhang, Weigong
   Wang, Jing
   Xu, Yuanchao
   Zhao, Mengying
TI Data re-allocation enabled cache locking for embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data cache locking; Data re-allocation; Data object similarity;
   Interference graph
AB Cache locking is a cache management technique to preclude the replacement of locked contents. Cache locking methods have been proposed to improve predictability and worst-case execution time (WCET) previously. Recently, instruction cache locking has also been applied to improve average-case execution time (ACET). However, we observe that the previous ACET-driven instruction cache locking technique shows very limited improvement on performance when applied in data cache. The underlying reason lies in that object similarity of data accesses in data memory blocks are relatively low. This paper presents a data re-allocation enabled cache locking framework where data objects are first re-allocated to enhance data object similarity in memory blocks and then a data cache locking is well motivated. In this way, locking efficiency for data cache can be enhanced and thus system performance can be improved. The experimental results show that the miss rate, memory access cycles and dynamic energy can obtain good improvements across a suite of benchmarks. (C) 2016 Published by Elsevier B.V.
C1 [Xue, Chun; Qiu, Keni; Zhang, Weigong; Wang, Jing] Beijing Adv Innovat Ctr Imaging Technol, Beijing, Peoples R China.
   [Qiu, Keni; Zhang, Weigong; Wang, Jing; Xu, Yuanchao] Capital Normal Univ, Beijing, Peoples R China.
   [Zhao, Mengying] Shan Dong Univ, Jinan, Peoples R China.
C3 Capital Normal University; Shandong University
RP Qiu, KN (corresponding author), Beijing Adv Innovat Ctr Imaging Technol, Beijing, Peoples R China.
EM qiukn@cnu.edu.cn
CR Adegbija T., 2015, P 25 EDITION GREAT L, P115
   Alexis Arnaud and Isabelle Puaut, 2006, P 14 INT C REAL TIM, P179
   Anand K., 2009, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, CASES '09, P185
   Asaduzzaman A., 2007, IEEE 4 INT C INN INF
   Bartolini S., 2004, Computer Architecture News, V32, P70, DOI 10.1145/1024295.1024305
   Hirzel M, 2007, PERF E R SI, V35, P265
   Lam MS, 2004, ACM SIGPLAN NOTICES, V39, P442, DOI 10.1145/989393.989437
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Liang Y, 2010, DES AUT CON, P344
   Liu TT, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P35, DOI 10.1109/RTAS.2009.11
   Vera X., 2003, Performance Evaluation Review, V31, P272, DOI 10.1145/885651.781062
   Youfeng Wu, 1994, Proceedings of the 27th Annual International Symposium on Microarchitecture. MICRO 27, P1, DOI 10.1109/MICRO.1994.717399
   Zhang CJ, 2003, CONF PROC INT SYMP C, P136, DOI 10.1109/ISCA.2003.1206995
   Zheng W., 2015, P 16 LANG COMP TOOLS
NR 14
TC 1
Z9 1
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2017
VL 77
BP 3
EP 13
DI 10.1016/j.sysarc.2016.12.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY9FB
UT WOS:000404303400002
DA 2024-07-18
ER

PT J
AU Wang, X
   Zhu, YX
   Ha, YJ
   Qiu, MK
   Huang, T
   Si, XM
   Wu, JX
AF Wang, Xu
   Zhu, Yongxin
   Ha, Yajun
   Qiu, Meikang
   Huang, Tian
   Si, Xueming
   Wu, Jiangxing
TI An energy-efficient system on a programmable chip platform for cloud
   applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud computing; ECG classification; FPGA; Performance analysis;
   Reconfigurable architectures; Web server
ID WAVELET TRANSFORM; ENGINE; IMPLEMENTATION; ARCHITECTURE; MANAGEMENT;
   PROCESSOR; STORAGE; DESIGN
AB Traditional cloud service providers build large data-centers with a huge number of connected commodity computers to meet the ever-growing demand on performance. However, the growth potential of these data-centers is limited by their corresponding energy consumption and thermal issues. Energy efficiency becomes a key issue of building large-scale cloud computing centers. To solve this issue, we propose a standalone SOPC (System on a Programmable Chip) based platform for cloud applications. We improve the energy efficiency for cloud computing platforms with two techniques. First, we propose a massive sessions optimized TCP/IP hardware stack using a macro-pipeline architecture. It enables the hardware acceleration of pipelining execution of network packet offloading and application level data processing. This achieves higher energy efficiency while maintaining peak performance. Second, we propose a online dynamic scheduling strategy. It can reconfigure or shut down FPGA nodes according to workload variance to reduce the runtime energy consumption in a standalone SOPC based reconfigurable cluster system. Two case studies including a webserver application and a cloud based ECG (electrocardiogram) classification application are developed to validate the effectiveness of the proposed platform. Evaluation results show that our SOPC based cloud computing platform can achieve up to 418X improvement in terms of energy efficiency over commercial cloud systems. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Wang, Xu; Zhu, Yongxin; Huang, Tian] Shanghai Jiao Tong Univ, Sch Microelect, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
   [Ha, Yajun] Natl Univ Singapore, Dept Elect & Comp Engn, 21 Lower Kent Ridge Rd, Singapore, Singapore.
   [Qiu, Meikang] Pace Univ, Dept Comp Sci, 1 Pace Plaza, New York, NY 10038 USA.
   [Si, Xueming] Fudan Univ, Shanghai Key Lab Data Sci, 825 Zhangheng Rd, Shanghai 201203, Peoples R China.
   [Wu, Jiangxing] PLA Informat Engn Univ, Zhengzhou, Henan Province, Peoples R China.
   [Zhu, Yongxin] Natl Univ Singapore, Sch Comp, Singapore, Singapore.
C3 Shanghai Jiao Tong University; National University of Singapore; Pace
   University; Fudan University; PLA Information Engineering University;
   National University of Singapore
RP Zhu, YX (corresponding author), Shanghai Jiao Tong Univ, Sch Microelect, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.; Zhu, YX (corresponding author), Natl Univ Singapore, Sch Comp, Singapore, Singapore.
EM wang2002xu@gmail.com; zhuyongxin@sjtu.edu.cn; elehy@nus.edu.sg;
   mqiu@pace.edu; huantian@ic.sjtu.edu.cn; sxm@fudan.edu.cn
RI Huang, Tian/GRS-2833-2022; Ha, Yajun/B-9747-2019
OI Huang, Tian/0000-0002-8765-1783; 
FU National High-Technology Research and Development Program of China (863
   Program) [2009AA012201, 2015AA050204]; National Natural Science
   Foundation of China [61373032]; National Research Foundation (NRF),
   Prime Ministers Office, Singapore under its Campus for Research
   Excellence and Technological Enterprise (CREATE) programme; NSF [CNS
   1359557]
FX This paper is partially sponsored by National High-Technology Research
   and Development Program of China (863 Program) (No. 2009AA012201 and No.
   2015AA050204), National Natural Science Foundation of China (61373032),
   and National Research Foundation (NRF), Prime Ministers Office,
   Singapore under its Campus for Research Excellence and Technological
   Enterprise (CREATE) programme. Prof. Qiu is partially supported by NSF
   CNS 1359557.
CR [Anonymous], QUICKTCP IP COR XIL
   [Anonymous], AP HTTP SERV VERS 2
   [Anonymous], TCP OFFL ENG IP LAT
   Baliga J, 2011, P IEEE, V99, P149, DOI 10.1109/JPROC.2010.2060451
   Belletti F, 2009, COMPUT SCI ENG, V11, P48, DOI 10.1109/MCSE.2009.11
   Benkrid K, 2009, IEEE T VLSI SYST, V17, P561, DOI 10.1109/TVLSI.2008.2005314
   Blott Michaela, 2013, 5 USENIX WORKSH HOT
   Chalamalasetti SaiRahul., 2013, Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P245, DOI DOI 10.1145/2435264.2435306
   Chang V, 2016, FUTURE GENER COMP SY, V57, P56, DOI 10.1016/j.future.2015.10.003
   Chase J. S., 2001, Operating Systems Review, V35, P103, DOI 10.1145/502059.502045
   Chen G., 2008, P 5 USENIX S NETW SY, P337
   Cherkasova L, 2002, IEEE T COMPUT, V51, P669, DOI 10.1109/TC.2002.1009151
   Ekanayake J, 2011, IEEE T PARALL DISTR, V22, P998, DOI 10.1109/TPDS.2010.178
   Friedewald M, 2011, TELEMAT INFORM, V28, P55, DOI 10.1016/j.tele.2010.09.001
   Ganesh L, 2013, IEEE T COMPUT, V62, P1086, DOI 10.1109/TC.2013.32
   Gao YQ, 2013, J SYST ARCHITECT, V59, P245, DOI 10.1016/j.sysarc.2013.03.007
   Güler I, 2005, PATTERN RECOGN, V38, P199, DOI 10.1016/j.patcog.2004.06.009
   Hashim A, 2014, 2014 IEEE CONFERENCE ON BIOMEDICAL ENGINEERING AND SCIENCES (IECBES), P241, DOI 10.1109/IECBES.2014.7047494
   Himavathi S, 2007, IEEE T NEURAL NETWOR, V18, P880, DOI 10.1109/TNN.2007.891626
   Hosseinabady M., 2015, P 25 INT C FIELD PRO, P1
   Hung SH, 2014, J SYST ARCHITECT, V60, P40, DOI 10.1016/j.sysarc.2013.11.009
   Ieong CI, 2008, IEEE ENG MED BIO, P2920, DOI 10.1109/IEMBS.2008.4649814
   Ieong CI, 2012, IEEE T BIOMED CIRC S, V6, P586, DOI 10.1109/TBCAS.2012.2188798
   Jang H, 2011, J INF SCI ENG, V27, P493
   Kadambe S, 1999, IEEE T BIO-MED ENG, V46, P838, DOI 10.1109/10.771194
   Li CS, 2017, FUTURE GENER COMP SY, V67, P180, DOI 10.1016/j.future.2016.07.014
   Lim K., 2013, P 40 ANN INT S COMP, V41, P36, DOI DOI 10.1145/2485922.2485926
   Moody GA, 2001, IEEE ENG MED BIOL, V20, P45, DOI 10.1109/51.932724
   Putnam A, 2014, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2014.6853195
   Regnier G, 2004, COMPUTER, V37, P48, DOI 10.1109/MC.2004.223
   Rosenthal A, 2010, J BIOMED INFORM, V43, P342, DOI 10.1016/j.jbi.2009.08.014
   Sidler D, 2015, ANN IEEE SYM FIELD P, P36, DOI 10.1109/FCCM.2015.12
   Sun XH, 2010, J PARALLEL DISTR COM, V70, P183, DOI 10.1016/j.jpdc.2009.05.002
   Uchida T, 2008, IEEE T NUCL SCI, V55, P1631, DOI 10.1109/TNS.2008.920264
   Urgaonkar B, 2008, ACM T AUTON ADAP SYS, V3, DOI 10.1145/1342171.1342172
   Wu Jiangxing, 2014, Telecommunications Science, V30, P2, DOI 10.3969/j.issn.1000-0801.2014.07.001
   Wu XD, 2014, IEEE T KNOWL DATA EN, V26, P97, DOI 10.1109/TKDE.2013.109
   Wu ZZ, 2006, IEEE IC COMP COM NET, P245
   Yan J, 2012, ANN IEEE SYM FIELD P, P97, DOI 10.1109/FCCM.2012.28
   Yu SN, 2007, PATTERN RECOGN LETT, V28, P1142, DOI 10.1016/j.patrec.2007.01.017
   Zhou SY, 2014, 2014 IEEE 12TH INTERNATIONAL CONFERENCE ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING (DASC)/2014 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTING (EMBEDDEDCOM)/2014 IEEE 12TH INTERNATIONAL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING (PICOM), P208, DOI 10.1109/DASC.2014.45
   Zou Y, 2015, IEEE T CIRCUITS-II, V62, P119, DOI 10.1109/TCSII.2014.2368619
NR 42
TC 23
Z9 24
U1 1
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2017
VL 76
BP 117
EP 132
DI 10.1016/j.sysarc.2016.11.009
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY0GT
UT WOS:000403636900010
DA 2024-07-18
ER

PT J
AU Wang, Z
   Gu, HX
   Chen, YW
   Yang, YT
   Wang, K
AF Wang, Zheng
   Gu, Huaxi
   Chen, Yawen
   Yang, Yintang
   Wang, Kun
TI 3D network-on-chip design for embedded ubiquitous computing systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Ubiquitous computing; Networks-on-chip; Multi-cores processors
ID PATHS
AB Ubiquitous High-Performance Computing applications, such as cyber-physical systems, sensor networks and virtual reality require the support of terascale embedded systems that can deliver higher performance than current systems. Multi-cores, many-cores and heterogeneous processors are becoming the typical design choices to satisfy these requirements. Inter core communication has been one of the major challenges as it affects the bandwidth and power consumption of the multi-cores processors. Network-on Chips (NoCs) present a fast and scalable interconnection solution to fulfill the requirements of Ubiquitous High-Performance Computing applications. This paper proposes a novel 3D Network-on-Chip called Octagon for Ubiquitous Computing (OUC) that is designed for Embedded Ubiquitous Computing Systems. OUC provides low network diameter and path diversity. Simulation results show that the proposed topology achieves a significant decrease in latency and an average 21.54% and 12.89% improvement in average throughput under hotspot and uniform traffic pattern respectively. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Wang, Zheng; Gu, Huaxi] Xidian Univ, State Key Lab ISN, Xian, Peoples R China.
   [Chen, Yawen] Univ Otago, Otago, New Zealand.
   [Yang, Yintang] Xidian Univ, Inst Microelect, Xian, Peoples R China.
   [Wang, Kun] Xidian Univ, Sch Comp Sci & Technol, Xian, Peoples R China.
C3 Xidian University; University of Otago; Xidian University; Xidian
   University
RP Gu, HX (corresponding author), Xidian Univ, State Key Lab ISN, Xian, Peoples R China.
EM zhengwang@stu.xidian.edu.cn; hxgu@xidian.edu.cn; ytyang@xidian.edu.cn;
   kwang@mail.xidian.edu.cn
OI Chen, Yawen (Wendy)/0000-0001-7006-2459
FU National Science Foundation of China [61472300, 61634004, 61474087,
   61334003]; 111 Project [B08038]
FX This work is supported in part by the National Science Foundation of
   China under grant No.61472300, 61634004, 61474087, and 61334003, in part
   by the 111 Project under grant No. B08038.
CR [Anonymous], OPNET MOD
   [Anonymous], 2013, 512 MIT CSAIL CSG
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Fan JX, 2007, IEEE T PARALL DISTR, V18, P511, DOI 10.1109/TPDS.2007.1003
   Fan JX, 2007, J PARALLEL DISTR COM, V67, P205, DOI 10.1016/j.jpdc.2006.04.004
   Gu S., 2008, 2008 IEEE INT EL DEV, P1
   Howard J, 2011, IEEE J SOLID-ST CIRC, V46, P173, DOI 10.1109/JSSC.2010.2079450
   Hung SH, 2011, J SYST ARCHITECT, V57, P193, DOI 10.1016/j.sysarc.2010.11.003
   Ishida K., 2009, ISSCC, P25
   Kahng AB, 2012, IEEE T VLSI SYST, V20, P191, DOI 10.1109/TVLSI.2010.2091686
   Kang U, 2010, IEEE J SOLID-ST CIRC, V45, P111, DOI 10.1109/JSSC.2009.2034408
   Karam L.J., 2009, IEEE SIGNAL PROCESS, V11, P38
   Karim F, 2002, IEEE MICRO, V22, P36, DOI 10.1109/MM.2002.1044298
   Kim J, 2007, CONF PROC INT SYMP C, P138, DOI 10.1145/1273440.1250680
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Marcon C, 2014, I CONF VLSI DESIGN, P228, DOI 10.1109/VLSID.2014.46
   Mirza-Aghatabar M, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P19, DOI 10.1109/DSD.2007.4341445
   Murali S, 2009, ASIA S PACIF DES AUT, P242, DOI 10.1109/ASPDAC.2009.4796487
   Ogras U. Y., 2013, MODELING ANAL OPTIMI
   Pavlidis VF, 2007, IEEE T VLSI SYST, V15, P1081, DOI 10.1109/TVLSI.2007.893649
   Saneei M, 2006, IEEE INT SYMP CIRC S, P1727
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   Wang X, 2016, THEOR COMPUT SCI, V609, P197, DOI 10.1016/j.tcs.2015.09.022
   WEISER M, 1993, COMPUTER, V26, P71, DOI 10.1109/2.237456
   Wolf W, 2008, IEEE T COMPUT AID D, V27, P1701, DOI 10.1109/TCAD.2008.923415
   Xu DC, 2013, INFORM SCIENCES, V240, P184, DOI 10.1016/j.ins.2013.03.044
NR 29
TC 6
Z9 7
U1 1
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2017
VL 76
BP 39
EP 46
DI 10.1016/j.sysarc.2016.10.002
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY0GT
UT WOS:000403636900004
OA hybrid
DA 2024-07-18
ER

PT J
AU Lattuada, M
   Ferrandi, F
AF Lattuada, Marco
   Ferrandi, Fabrizio
TI Exploiting vectorization in high level synthesis of nested irregular
   loops
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ARCS Scientific Congress
CY MAY 05-07, 2015
CL Sydney, AUSTRALIA
SP ARCS
DE High Level Synthesis; Vectorization; Code transformations
ID DESIGN SPACE
AB Synthesis of DoAll loops is a key aspect of High Level Synthesis since they allow to easily exploit the potential parallelism provided by programmable devices. This type of parallelism can be implemented in several ways: by duplicating the implementation of body loop, by exploiting loop pipelining or by applying vectorization.
   In this paper a methodology for the synthesis of nested irregular DoAll loops based on outer vectorization is proposed. The methodology transforms the intermediate representation of the DoAll loop to introduce vectorization and it can be easily integrated in existing state of the art High Level Synthesis flows since does not require any modification in the rest of the flow. Vectorization is not limited to perfectly nested countable loops: conditional constructs and loops with variable number of iterations are supported. Experimental results on parallel benchmarks show that the generated parallel accelerators have significant speed-up with limited penalties in terms of resource usage and frequency decrement. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Lattuada, Marco; Ferrandi, Fabrizio] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Piazza Leonardo da Vinci 32, I-20133 Milan, Italy.
C3 Polytechnic University of Milan
RP Lattuada, M (corresponding author), Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Piazza Leonardo da Vinci 32, I-20133 Milan, Italy.
EM marco.lattuada@polimi.it; fabrizio.ferrandi@polimi.it
RI Ferrandi, Fabrizio/K-7645-2015; Lattuada, Marco/K-3425-2017
OI Ferrandi, Fabrizio/0000-0003-0301-4419; Lattuada,
   Marco/0000-0003-0062-6049
CR Allen J.R., 1983, Proc. of the Symposium on Principles of Programming Languages. POPL, P177
   Anantpur J, 2014, LECT NOTES COMPUT SC, V8409, P133
   [Anonymous], APPL PROGR INT VERS
   [Anonymous], 2011, LNCS, DOI DOI 10.1007/978-3-642-25318-813
   [Anonymous], 2013 23rd International Conference on Field programmable Logic and Applications, DOI [DOI 10.1109/FPL.2013.6645550, 10.1109/FPL.2013. 6645550]
   BOHM C, 1966, COMMUN ACM, V9, P366, DOI 10.1145/355592.365646
   Castellana VG, 2015, ICCAD-IEEE ACM INT, P323, DOI 10.1109/ICCAD.2015.7372587
   Choi J, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P270, DOI 10.1109/FPT.2013.6718365
   Cilardo A, 2013, J SYST ARCHITECT, V59, P1171, DOI 10.1016/j.sysarc.2013.08.005
   Cong J, 2011, IEEE T COMPUT AID D, V30, P473, DOI 10.1109/TCAD.2011.2110592
   Cong J, 2008, FPGA 2008: SIXTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P107
   CYTRON R, 1990, SIGPLAN NOTICES, V25, P337, DOI 10.1145/93548.93592
   CYTRON R, 1991, ACM T PROGR LANG SYS, V13, P451, DOI 10.1145/115372.115320
   Feautrier P., 1996, Data Parallel Programming Model. Foundations, HPF Realization, and Scientific Applications, P79
   Hadjis S, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P111
   Karrenberg R, 2011, INT SYM CODE GENER, P141, DOI 10.1109/CGO.2011.5764682
   Kurra S, 2007, DES AUT TEST EUROPE, P391
   Lattuada M, 2015, LECT NOTES COMPUT SC, V9017, P31, DOI [10.1007/978-3-319-16086-3_3, 10.1007/978-3-319-16086-3]
   Lee Y, 2014, INT SYMP MICROARCH, P101, DOI 10.1109/MICRO.2014.48
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   Cardona PAN, 2015, CUAD ACT, P154
   Nuzman D, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P2, DOI 10.1145/1454115.1454119
   Papakonstantinou A, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514641.2514652
   Raghunathan V, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P407, DOI 10.1109/ASPDAC.2002.994955
   Sreedhar VC, 1996, ACM T PROGR LANG SYS, V18, P649, DOI 10.1145/236114.236115
   Tan MX, 2015, ICCAD-IEEE ACM INT, P78, DOI 10.1109/ICCAD.2015.7372553
   Zuo W., 2013, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, P9
NR 27
TC 8
Z9 7
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2017
VL 75
SI SI
BP 1
EP 14
DI 10.1016/j.sysarc.2017.03.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EU7MQ
UT WOS:000401219300001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Iordan, AC
   Jahre, M
   Natvig, L
AF Iordan, Alexandru C.
   Jahre, Magnus
   Natvig, Lasse
TI Tuning the victim selection policy of Intel TBB
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Intel TBB; Victim selection; Parallelization overheads
ID PERFORMANCE
AB The wide adoption of Chip Multiprocessors (CMPs) in almost all ICT segments has triggered a change in the way software needs to be developed. Parallel programming maximizes the performance and energy efficiency of CMPs, but also comes with a new set of challenges. Parallelization overheads can account for sub-linear speedups and can increase the energy consumption of applications. In past experiments we looked at specific operations such as spawning new tasks, dequeuing the task queue and task stealing for Intel TBB. Our results showed that failed steals account for the largest overhead. In this work, we focus on TBB's victim selection policy. We implement a new occupancy-aware policy and we improve the implementation of the pseudo-random policy we proposed in a previous paper. We compare the results of our new policies against an "oracle scheme" as well as against TBB's random victim selection approach. Our results show improvements in execution times and energy-efficiency of up to 11.23% and 14.72% respectively when compared to TBB's default policy. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Iordan, Alexandru C.; Jahre, Magnus; Natvig, Lasse] Norwegian Univ Sci & Technol, N-7034 Trondheim, Norway.
C3 Norwegian University of Science & Technology (NTNU)
RP Iordan, AC (corresponding author), Norwegian Univ Sci & Technol, N-7034 Trondheim, Norway.
EM iordan@idi.ntnu.no
OI Jahre, Magnus/0000-0001-9147-5228
CR [Anonymous], 2011, BENCHMARKING MODERN
   [Anonymous], 3 WORKSH PROGR ISS M
   [Anonymous], ACM SIGARCH COMPUTER
   [Anonymous], P 3 USENIX C HOT TOP
   Bhattacharjee A, 2009, CONF PROC INT SYMP C, P290, DOI 10.1145/1555815.1555792
   Carlson T. E., 2011, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and AnalysisSC '11, P1, DOI [DOI 10.1145/2063384.2063454, 10.1145/2063384.2063454]
   Chen XH, 2011, INT C PAR DISTRIB SY, P941, DOI 10.1109/ICPADS.2011.41
   Contreras G, 2008, I S WORKL CHAR PROC, P53
   Faxen Karl-Filip, 2010, Proceedings 39th International Conference on Parallel Processing (ICPP 2010), P313, DOI 10.1109/ICPP.2010.39
   Fuller SH, 2011, COMPUTER, V44, P31, DOI 10.1109/MC.2011.15
   Genbrugge D., 2010, HIGH PERFORMANCE COM, P1
   Iordan Alexandru C., 2014, Architecture of Computing Systems - ARCS 2014. 27th International Conference. Proceedings: LNCS 8350, P13, DOI 10.1007/978-3-319-04891-8_2
   Iordan Alexandru C., 2013, 2013 International Conference on High Performance Computing & Simulation (HPCS), P164, DOI 10.1109/HPCSim.2013.6641409
   Kaxiras S., 2008, COMPUTER ARCHITECTUR, V1st
   Leijen D, 2009, OOPSLA 2009, CONFERENCE PROCEEDINGS, P227
   Leiserson CE, 2010, J SUPERCOMPUT, V51, P244, DOI 10.1007/s11227-010-0405-3
   Li Jian., 2005, ACM T ARCHIT CODE OP, V2, P397
   Marowka A, 2012, J INF PROCESS SYST, V8, P331, DOI 10.3745/JIPS.2012.8.2.331
   Miller JE, 2010, INT S HIGH PERF COMP, P295
   Pan HD, 2010, PLDI '10: PROCEEDINGS OF THE 2010 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P376, DOI 10.1145/1806596.1806639
   Patterson D, 2010, IEEE SPECTRUM, V47, P29
   Pheatt Chuck, 2008, Journal of Computing Sciences in Colleges, V23, P298
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Xi S, 2015, INT S HIGH PERF COMP, P577, DOI 10.1109/HPCA.2015.7056064
NR 24
TC 3
Z9 3
U1 1
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 584
EP 591
DI 10.1016/j.sysarc.2015.07.004
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700008
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Msadek, N
   Kiefhaber, R
   Ungerer, T
AF Msadek, Nizar
   Kiefhaber, Rolf
   Ungerer, Theo
TI A trustworthy, fault-tolerant and scalable self-configuration algorithm
   for Organic Computing systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Organic Computing; Self-configuration; Trust; Self-organizing systems;
   Contract Net Protocol
AB The growing complexity of today's computing systems requires a large amount of administration, which poses a serious challenging task for manual administration. Therefore, new ways have to be found to autonomously manage them. They should be characterized by so-called self-x properties such as self-configuration, self-optimization, self-healing and self-protection. The autonomous assignment of services to nodes in a distributed way is a crucial part for developing self-configuring systems. In this paper, we introduce a self-configuration algorithm for Organic Computing systems, which aims on the one hand to equally distribute the load of services on nodes as in a typical load balancing scenario and on the other hand to assign services with different importance levels to nodes so that the more important services are assigned to more trustworthy nodes. Furthermore, the proposed algorithm includes a fault handling mechanism enabling the system to continue hosting services even in the presence of faults. The evaluation indicates that the proposed approach is suitable for large scale and distributed systems. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Msadek, Nizar; Kiefhaber, Rolf; Ungerer, Theo] Univ Augsburg, Inst Comp Sci, D-86135 Augsburg, Germany.
C3 University of Augsburg
RP Msadek, N (corresponding author), Univ Augsburg, Inst Comp Sci, D-86135 Augsburg, Germany.
EM Msadek@inforrpatik.uni-augsburg.de;
   Kiefhaber@informatik.uni-augsburg.de; Ungerer@informatik.uni-augsburg.de
FU research unit OC-Trust of the German Research Foundation (DFG) [FOR
   1085]
FX This research is sponsored by the research unit OC-Trust (FOR 1085) of
   the German Research Foundation (DFG).
CR Anders G., 2013, TECHNICAL REPORT
   Andreas P., 2006, ANN C GES INF E V GI
   Beaumont O., 2013, 27 IEEE INT PAR DIST
   Bernard Y., 2010, 10 IEEE ACM INT C CL
   Bittencourt L. F., 2005, 3 INT WORKSH MIDDL G
   Dellarocas C., 2000, P 2 ACM C EL COMM MI
   Deshpande U., 2003, 5 INT WORKSH DISTR C
   Goswami K, 2008, EUROMICRO WORKSHOP P, P105, DOI 10.1109/PDP.2008.66
   Hsieh F.-S., 2009, 22 INT C IND ENG OTH
   Kephart JO, 2003, COMPUTER, V36, P41, DOI 10.1109/MC.2003.1160055
   Kiefhaber R., 2013, 10 IEEE INT C AUT TR
   Kinnebrew JS, 2009, 2009 IEEE/WIC/ACM INTERNATIONAL JOINT CONFERENCES ON WEB INTELLIGENCE (WI) AND INTELLIGENT AGENT TECHNOLOGIES (IAT), VOL 2, P225
   Kodama J., 2009, ELECT ENG JAPAN, V166
   Msadek N., 2014, 27 INT C ARCH COMP S
   Msadek N., 2015, INT C ARCH COMP SYST
   Msadek N., 2014, 2 INT WORKSH SELF OP
   Msadek N., 2014, INT C SELF AD SELF O
   Msadek N., 2015, INT WORKSH SELF OPT
   Müller-Schloer C, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P2
   Reischuk K.R., 1999, KOMPLEXITATSTHEORIE
   Satzger B, 2008, THESIS
   Smith R.G., 1980, DEFENCE RES ESTABLIS, P1
   Steghöfer JP, 2010, LECT NOTES COMPUT SC, V6407, P62, DOI 10.1007/978-3-642-16576-4_5
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Trumler W, 2006, LECT NOTES COMPUT SC, V4158, P90
NR 25
TC 5
Z9 5
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 511
EP 519
DI 10.1016/j.sysarc.2015.07.012
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700001
DA 2024-07-18
ER

PT J
AU Reiche, O
   Häublein, K
   Reichenbach, M
   Schmid, M
   Hannig, F
   Teich, J
   Fey, D
AF Reiche, Oliver
   Haeublein, Konrad
   Reichenbach, Marc
   Schmid, Moritz
   Hannig, Frank
   Teich, Juergen
   Fey, Dietmar
TI Synthesis and optimization of image processing accelerators using domain
   knowledge
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hardware accelerators; Image processing; Synthesis; Code generation
ID HARDWARE ACCELERATORS; SMART CAMERAS
AB In the domain of image processing, often real-time constraints are required. In particular, in safety-critical applications, timing is of utmost importance. A common approach to maintain real-time capabilities is to offload computations to dedicated hardware accelerators, such as Field Programmable Gate Arrays (FPGAs). Designing such architectures is per se already a challenging task, but finding the right design point between achieving as much throughput as necessary while spending as few resources as possible is an even bigger challenge.
   To address this design challenge in the domain of image processing, several approaches have been presented that introduce an additional layer of abstraction between the developer and the actual target hardware. One approach is to use a Domain-Specific Language (DSL) to generate highly optimized code for synthesis by general purpose High-Level Synthesis (HLS) frameworks. Another approach is to instantiate a generic VHDL IP-Core library for local imaging operators. Elevating the description of image algorithms to such a higher abstraction level can significantly reduce the complexity for designing hardware accelerators targeting FPGAs. We provide a comparison of results for both approaches, a non-expert algorithm developer can achieve. Furthermore, we present an automatic optimization process to give the algorithm developer even more control over trading execution time for resource usage, that could be applied on top of both approaches. To evaluate our optimization procedure, we compare the resulting FPGA accelerators to highly optimized Graphics Processing Unit (GPU) implementations of several image filters relevant for close-to-sensor image and video processing with stringent real-time constraints, such as in the automotive domain. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Reiche, Oliver; Haeublein, Konrad; Reichenbach, Marc; Schmid, Moritz; Hannig, Frank; Teich, Juergen; Fey, Dietmar] Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci, Nurnberg, Germany.
C3 University of Erlangen Nuremberg
RP Reiche, O (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci, Nurnberg, Germany.
EM oliver.reiche@cs.fau.de; konrad.haeublein@cs.fau.de;
   marc.reichenbach@cs.fau.de; moritz.schmid@cs.fau.de; hannig@cs.fau.de;
   teich@cs.fau.de; dietmar.fey@cs.fau.de
RI Hannig, Frank/G-5213-2014; Reichenbach, Marc/AAU-7122-2020
OI Hannig, Frank/0000-0003-3663-6484; Reichenbach,
   Marc/0000-0002-9687-6247; Reiche, Oliver/0000-0002-5125-4508
FU German Research Foundation (DFG), as part of the Research Training Group
   1773 "Heterogeneous Image Systems"
FX This work is supported by the German Research Foundation (DFG), as part
   of the Research Training Group 1773 "Heterogeneous Image Systems". The
   Tesla K20 used for this research was donated by the NVIDIA Corporation.
CR Altera, 2014, WP20140610 ALT
   [Anonymous], DR DOBBS J SOFTW TOO
   [Anonymous], 1998, 145121997 IEEE, DOI [10.1109/IEEESTD.1998.88285, DOI 10.1109/IEEESTD.1998.88285]
   Bhattacharyya S. S., 2008, ACMSIGARCH COMPUT AR, V36, P29
   Böhm W, 2002, J SUPERCOMPUT, V21, P117, DOI 10.1023/A:1013623303037
   Bramberger M, 2006, COMPUTER, V39, P68, DOI 10.1109/MC.2006.55
   Braunl Thomas., 2001, PARALLEL IMAGE PROCE
   Hannig F, 2008, LECT NOTES COMPUT SC, V4943, P287, DOI 10.1007/978-3-540-78610-8_30
   Hegarty J, 2014, ACM T GRAPHIC, V33, DOI 10.1145/2601097.2601174
   Janneck JW, 2011, J SIGNAL PROCESS SYS, V63, P241, DOI 10.1007/s11265-009-0397-5
   Kleihorst R. P., 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), P215, DOI 10.1109/ISCAS.2001.922023
   Membarth R, 2016, IEEE T PARALL DISTR, V27, P210, DOI 10.1109/TPDS.2015.2394802
   Mustafah Y. M., 2007, 2007 First ACM/IEEE International Conference on Distributed Smart Cameras, P147, DOI 10.1109/ICDSC.2007.4357518
   Ragan-Kelley J, 2011, ACM T GRAPHIC, V30, DOI 10.1145/1966394.1966396
   Reiche O., P DATE FRID WORKSH H, P10
   Reiche O, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2656081
   Schmid Moritz, 2013, 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig), DOI 10.1109/ReConFig.2013.6732325
   Schmid M., P 26 IEEE INT C APPL, P166
   Schmidt M., 2012, Proceedings of the 2012 IEEE 15th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops (ISORCW 2012), P180, DOI 10.1109/ISORCW.2012.39
   SCHMIDT Maria Auxiliadora Moreira, 2014, P 1 INT WORKSH FPGAS, p[21, 40]
   Serot J., 2011, 2011 International Conference on Field Programmable Logic and Applications, P130, DOI 10.1109/FPL.2011.32
   Villarreal J, 2010, ANN IEEE SYM FIELD P, P127, DOI 10.1109/FCCM.2010.28
   Wakabayashi K, 2005, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, P173, DOI 10.1109/VDAT.2005.1500048
   Wolf W, 2002, COMPUTER, V35, P48, DOI 10.1109/MC.2002.1033027
   Zhang Zhiru, 2008, HighLevel Synthesis: From Algorithm to Digital Circuit, P99
NR 25
TC 7
Z9 7
U1 0
U2 8
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 646
EP 658
DI 10.1016/j.sysarc.2015.09.004
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700015
DA 2024-07-18
ER

PT J
AU Dini, G
   Lopriore, L
AF Dini, Gianluca
   Lopriore, Lanfranco
TI Distributed storage protection in wireless sensor networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Access right; Protection; Sensor node; Symmetric-key cryptography
ID KEY MANAGEMENT; SYSTEM; LIGHTWEIGHT; SECURITY; SCHEMES
AB With reference to a distributed architecture consisting of sensor nodes connected in a wireless network, we present a model of a protection system based on segments and applications. An application is the result of the joint activities of a set of cooperating nodes. A given node can access a segment stored in the primary memory of a different node only by presenting a gate for that segment. A gate is a form of pointer protected cryptographically, which references a segment and specifies a set of access rights for this segment. Gates can be freely transmitted between nodes, thereby granting the corresponding access permissions. Two special node functionalities are considered, segment servers and application servers. Segment servers are used for inter-application communication and information gathering. An application server is used in each application to support key management and rekeying. The rekey mechanism takes advantage of key naming to cope with losses of rekey messages. The total memory requirements for key and gate storage result to be a negligible fraction of the overall memory resources of the generic network node. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Dini, Gianluca; Lopriore, Lanfranco] Univ Pisa, Dipartimento Ingn Informaz, I-56126 Pisa, Italy.
C3 University of Pisa
RP Lopriore, L (corresponding author), Univ Pisa, Dipartimento Ingn Informaz, Via G Caruso 16, I-56126 Pisa, Italy.
EM g.dini@iet.unipi.it; l.lopriore@iet.unipi.it
RI Dini, Gianluca/B-4888-2018
OI Dini, Gianluca/0000-0002-6029-5467
FU EU [FP7-257649]; TENACE PRIN Project - Italian Ministry of Education,
   University and Research [20103P34XC_008]
FX This work has been partially supported by the EU FP7 Integrated Project
   PLANET (Grant Agreement no. FP7-257649), and by the TENACE PRIN Project
   (Grant no. 20103P34XC_008) funded by the Italian Ministry of Education,
   University and Research.
CR ANDERSON M, 1986, COMPUT J, V29, P1, DOI 10.1093/comjnl/29.1.1
   [Anonymous], 2011, INFORM SECURITY PRIN
   [Anonymous], TMOT SKY LOW POW WIR
   [Anonymous], ACM T SENS NETWORKS
   [Anonymous], NATL I STANDARDS TEC
   [Anonymous], ACM T EMBED COMPUT S
   Butun I, 2014, IEEE COMMUN SURV TUT, V16, P266, DOI 10.1109/SURV.2013.050113.00191
   Cha H, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P148, DOI 10.1145/1236360.1236381
   Chan HW, 2003, P IEEE S SECUR PRIV, P197, DOI 10.1109/SECPRI.2003.1199337
   CHASE JS, 1992, SIGPLAN NOTICES, V27, P397, DOI 10.1145/141937.141969
   Cheikhrouhou O, 2011, PERS UBIQUIT COMPUT, V15, P783, DOI 10.1007/s00779-011-0365-5
   Chen XQ, 2009, IEEE COMMUN SURV TUT, V11, P52, DOI 10.1109/SURV.2009.090205
   Dunkels A, 2004, CONF LOCAL COMPUT NE, P455
   Farooq MO, 2011, SENSORS-BASEL, V11, P5900, DOI 10.3390/s110605900
   Fei Hu, 2005, Ad Hoc Networks, V3, P69, DOI 10.1016/j.adhoc.2003.09.009
   Ferguson N., 2003, Practical cryptography, VVolume 141
   GLIGOR VD, 1979, IEEE T SOFTWARE ENG, V5, P575, DOI 10.1109/TSE.1979.230193
   Gungor VC, 2009, IEEE T IND ELECTRON, V56, P4258, DOI 10.1109/TIE.2009.2015754
   Heiser G, 1998, SOFTWARE PRACT EXPER, V28, P901, DOI 10.1002/(SICI)1097-024X(19980725)28:9<901::AID-SPE181>3.0.CO;2-7
   Jonsson J, 2003, LECT NOTES COMPUT SC, V2595, P76
   Kausar F, 2007, LECT NOTES COMPUT SC, V4864, P737
   Kumar R, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P340, DOI 10.1109/IPSN.2007.4379694
   Kumar R, 2007, DES AUT CON, P218, DOI 10.1109/DAC.2007.375156
   Levis P, 2005, AMBIENT INTELLIGENCE, P115
   Lopriore L, 2013, COMPUT J, V56, P478, DOI 10.1093/comjnl/bxs138
   Lopriore L, 2012, COMPUT J, V55, P497, DOI 10.1093/comjnl/bxr107
   Pham T, 2007, ECUMN 2007: FOURTH EUROPEAN CONFERENCE ON UNIVERSAL MULTISERVICE NETWORKS, PROCEEDINGS, P425
   Potdar V, 2009, 2009 INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS WORKSHOPS: WAINA, VOLS 1 AND 2, P636, DOI 10.1109/WAINA.2009.192
   Rafaeli S, 2003, ACM COMPUT SURV, V35, P309, DOI 10.1145/937503.937506
   Simplício MA, 2010, COMPUT NETW, V54, P2591, DOI 10.1016/j.comnet.2010.04.010
   Whiting D., 2003, Counter with CBC-MAC (CCM)
   Xiao Y, 2007, COMPUT COMMUN, V30, P2314, DOI 10.1016/j.comcom.2007.04.009
   Yick J, 2008, COMPUT NETW, V52, P2292, DOI 10.1016/j.comnet.2008.04.002
   Yu SC, 2011, IEEE T PARALL DISTR, V22, P673, DOI 10.1109/TPDS.2010.130
   Zhang JQ, 2010, J NETW COMPUT APPL, V33, P63, DOI 10.1016/j.jnca.2009.10.001
   Zhu S., 2006, ACM Transactions on Sensor Networks, V2, P500, DOI DOI 10.1145/1218556.1218559
   [No title captured]
   [No title captured]
   [No title captured]
NR 39
TC 6
Z9 6
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2015
VL 61
IS 5-6
BP 256
EP 266
DI 10.1016/j.sysarc.2015.03.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CM0DD
UT WOS:000357347700005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Awan, MA
   Petters, SM
AF Awan, Muhammad Ali
   Petters, Stefan M.
TI Race-to-halt energy saving strategies
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time and embedded systems; System level energy management;
   Race-to-halt
ID REAL; PROCRASTINATION; AWARE; ALGORITHMS; MANAGEMENT; TASKS
AB Energy consumption is one of the major issues for modern embedded systems. Early, power saving approaches mainly focused on dynamic power dissipation, while neglecting the static (leakage) energy consumption. However, technology improvements resulted in a case where static power dissipation increasingly dominates. Addressing this issue, hardware vendors have equipped modern processors with several sleep states. We propose a set of leakage-aware energy management approaches that reduce the energy consumption of embedded real-time systems while respecting the real-time constraints. Our algorithms are based on the race-to-halt strategy that tends to run the system at top speed with an aim to create long idle intervals, which are used to deploy a sleep state. The effectiveness of our algorithms is illustrated with an extensive set of simulations that show an improvement of up to 8% reduction in energy consumption over existing work at high utilization. The complexity of our algorithms is smaller when compared to state-of-the-art algorithms. We also eliminate assumptions made in the related work that restrict the practical application of the respective algorithms. Moreover, a novel study about the relation between the use of sleep intervals and the number of pre-emptions is also presented utilizing a large set of simulation results, where our algorithms reduce the experienced number of pre-emptions in all cases. Our results show that sleep states in general can save up to 30% of the overall number of pre-emptions when compared to the sleep-agnostic earliest-deadline-first algorithm. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Awan, Muhammad Ali; Petters, Stefan M.] Polytech Inst Porto, CISTER INESC TEC, ISEP, P-4200072 Oporto, Portugal.
C3 Instituto Politecnico do Porto; INESC TEC
RP Awan, MA (corresponding author), Polytech Inst Porto, CISTER INESC TEC, ISEP, Rua Dr Antonio Bernardino de Almeida 431, P-4200072 Oporto, Portugal.
EM muaan@isep.ipp.pt; smp@isep.ipp.pt
OI Awan, Muhammad Ali/0000-0001-5817-2284
FU National Funds through FCT (Portuguese Foundation for Science and
   Technology); ERDF (European Regional Development Fund) through COMPETE
   (Operational Programme 'Thematic Factors of Competitiveness')
   [FCOMP-01-0124-FEDER-037281, FCOMP-01-0124-FEDER-015050,
   FCOMP-01-0124-FEDER-020536]; FCT; EU ARTEMIS JU [ARTEMIS/0003/2012,
   333053]
FX This work was partially supported by National Funds through FCT
   (Portuguese Foundation for Science and Technology) and by ERDF (European
   Regional Development Fund) through COMPETE (Operational Programme
   'Thematic Factors of Competitiveness'), within projects ref.
   FCOMP-01-0124-FEDER-037281 (CISTER), FCOMP-01-0124-FEDER-015050
   (REPOMUC) and FCOMP-01-0124-FEDER-020536 (SMARTS); by FCT and the EU
   ARTEMIS JU funding, within project ref. ARTEMIS/0003/2012, JU grant nr.
   333053 (CONCERTO).
CR Albers S., 2012, SODA, P1266
   [Anonymous], 2011, MPC8536EEC F SEM, V5
   Awan M.A., 2013, OPTIMAL PROCRASTINAT
   Awan M.A., 2013, Proceedings of the 21st International Conference on Real-Time Networks and Systems, P129, DOI DOI 10.1145/2516821
   Awan MA, 2011, EUROMICRO, P92, DOI 10.1109/ECRTS.2011.17
   Baptiste P, 2006, PROCEEDINGS OF THE SEVENTHEENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P364, DOI 10.1145/1109557.1109598
   Baptiste P, 2007, LECT NOTES COMPUT SC, V4698, P136
   Baruah S. K., J REAL TIME SYST
   Brandt SA, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P396, DOI 10.1109/REAL.2003.1253287
   Chen JJ, 2007, IEEE IC CAD, P289, DOI 10.1109/ICCAD.2007.4397279
   Chen JJ, 2006, ACM SIGPLAN NOTICES, V41, P153, DOI 10.1145/1134650.1134673
   Cheng H., 2005, 2 INT WORKSHOP POWER, P24
   Donald J, 2006, CONF PROC INT SYMP C, P78, DOI 10.1145/1150019.1136493
   Hakan Aydin VinayDevadas., 2008, P 8 INT C EMBEDDED S, P99
   Hoffmann H., 2013, Proceedings of the Workshop on Power-Aware Computing and Systems, HotPower'13, P13, DOI DOI 10.1145/2525526.2525854
   Huang K, 2011, REAL-TIME SYST, V47, P163, DOI 10.1007/s11241-011-9115-z
   Huang K, 2009, REAL TIM SYST SYMP P, P23, DOI 10.1109/RTSS.2009.25
   Irani S, 2007, ACM T ALGORITHMS, V3, DOI 10.1145/1290672.1290678
   ITRS International Technology Roadmap for Semiconductors, 2011, DESIGN
   ITRS International Technology Roadmap for Semiconductors, 2010, 2010 UPD OV
   Jejurikar R, 2005, DES AUT CON, P111
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Jejurikar R, 2004, ACM SIGPLAN NOTICES, V39, P57, DOI 10.1145/998300.997173
   Jian-Jia Chen, 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P315, DOI 10.1145/1393921.1394006
   Le Sueur Etienne, 2010, Proceedings of the 2010 international conference on Power aware computing and systems, HotPower'10, P1, DOI DOI 10.5555/1924920.1924921
   Le Sueur Etienne., 2011, P 2011 USENIX C USEN, P16
   Lee YH, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P105
   Lin Caixue., 2005, RTSS 05, P410
   Nikolic B., 2011, SPARTS SIMULATOR POW
   Nikolic B, 2011, IEEE INT CONF TRUST, P999, DOI 10.1109/TrustCom.2011.137
   Niu Linwei., 2004, P INT C COMPILERS AR, P140, DOI DOI 10.1145/1023833.1023854
   Pellizzoni R, 2005, REAL-TIME SYST, V30, P105, DOI 10.1007/s11241-005-0506-x
   Petters SM, 2009, IEEE INT CONF EMBED, P155, DOI 10.1109/RTCSA.2009.24
   Plessl C, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P345, DOI 10.1109/FPT.2006.270344
   Rahni A., 2008, P 16 C REAL TIM NETW
   Santinelli Luca., 2010, Proceedings of the 10th International Conference on Embedded Software, P279
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Wang Y, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1929943.1929946
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
NR 39
TC 13
Z9 14
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2014
VL 60
IS 10
BP 796
EP 815
DI 10.1016/j.sysarc.2014.10.001
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CA9XH
UT WOS:000349277600002
DA 2024-07-18
ER

PT J
AU Huang, CH
AF Huang, Chun-Hsian
TI A reconfigurable point target detection system based on morphological
   clutter elimination
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Point target detection; Morphological clutter elimination; Partial
   reconfiguration; FPGA
ID CLUSTERED MICROCALCIFICATIONS; ENHANCED DETECTABILITY; FILTER
AB The point target detection application is widely applied to the field of medicine, military, and astronautics. To support good detectability of point targets and high-performance computing, this work proposes a point target detection system (PTDS) and a reconfigurable point target detection system (RePTDS). In the PTDS and the RePTDS, we propose a pipelined morphological clutter elimination (PMCE) hardware design that supports the point target detection application. Further, we also propose a hardware/software interface component that provides seamless data transfers between the PMCE hardware design and the microprocessor. To reduce the effects of the noise in the source images, different median filter functions are also designed in the PTDS and the RePTDS individually. Both the PTDS and the RePTDS can dynamically adapt their median filter functions to reduce the noise of the source images. Besides providing good detectability of point targets, according to our experiments, the PTDS and the RePTDS have been demonstrated that they can accelerate up to 165 times the processing time required by using the conventional point target detection method. Further, compared to the PTDS, our experiments have also demonstrated the RePTDS can provide more complete support of system adaptability for hardware functions, performance, and power consumption. (C) 2014 Elsevier B.V. All rights reserved.
C1 Natl Taitung Univ, Dept Comp Sci & Informat Engn, Taitung, Taiwan.
RP Huang, CH (corresponding author), Natl Taitung Univ, Dept Comp Sci & Informat Engn, Taitung, Taiwan.
EM huangch@nttu.edu.tw
RI Huang, Chun-Hsian/AAT-1699-2021
OI Huang, Chun-Hsian/0000-0002-0508-6312
CR [Anonymous], MICROBLAZE PROC REF
   [Anonymous], 2012, ML605 HARDW US GUID
   [Anonymous], P DES TECHN INT SYST
   Arodz T, 2006, COMPUT METH PROG BIO, V81, P56, DOI 10.1016/j.cmpb.2005.10.002
   Bai XZ, 2009, SIGNAL PROCESS, V89, P1973, DOI 10.1016/j.sigpro.2009.03.036
   Banerjee S, 2005, DES AUT CON, P335
   Deshpande SD, 1999, P SOC PHOTO-OPT INS, V3809, P74, DOI 10.1117/12.364049
   Ffrench PA, 1997, IEEE T IMAGE PROCESS, V6, P383, DOI 10.1109/83.557341
   GONG W, 1991, P INT C YONG COMP SC, P260
   Gonzalez R. C., 2006, Digital Image Processing, V3rd
   Halkiotis S, 2007, SIGNAL PROCESS, V87, P1559, DOI 10.1016/j.sigpro.2007.01.004
   Huang CH, 2013, IEEE INT SYMP CIRC S, P2436, DOI 10.1109/ISCAS.2013.6572371
   Huang CH, 2011, IEEE T IND INFORM, V7, P287, DOI 10.1109/TII.2011.2123901
   Huang CH, 2010, J SYST ARCHITECT, V56, P88, DOI 10.1016/j.sysarc.2009.11.007
   Kodavati B., INT J ENG SCI TECHNO, V2
   Kyrkou C, 2012, IEEE T COMPUT, V61, P831, DOI 10.1109/TC.2011.113
   Leonov S, 2001, IEEE T AERO ELEC SYS, V37, P832, DOI 10.1109/7.953240
   Moon YS, 2000, INT J PATTERN RECOGN, V14, P907, DOI 10.1142/S0218001400000568
   Wang YX, 2009, PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON COMPUTER SCIENCE AND COMPUTATIONAL TECHNOLOGY (ISCSCT 2009), P321
   Weber J, 2011, IEEE T IND ELECTRON, V58, P871, DOI 10.1109/TIE.2009.2030214
   Xilinx Inc, 2011, LOGICORE IP RAM BAS
   Xilinx Inc, 2012, PART REC US GUID UG7
   Xilinx Inc, 2011, LOGICORE IP XPS HWIC
   Xuefeng Dong, 2011, 2011 International Conference on Multimedia and Signal Processing (CMSP), P273, DOI 10.1109/CMSP.2011.61
   Zeng M, 2006, INFRARED PHYS TECHN, V48, P67, DOI 10.1016/j.infrared.2005.04.006
   Zhang B, 2007, IEEE AERO EL SYS MAG, V22, P20, DOI 10.1109/MAES.2007.4301021
   Zhang F, 2005, INFRARED PHYS TECHN, V46, P323, DOI 10.1016/j.infrared.2004.06.001
NR 27
TC 4
Z9 5
U1 2
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2014
VL 60
IS 8
BP 644
EP 654
DI 10.1016/j.sysarc.2014.07.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AR5LT
UT WOS:000343626900003
DA 2024-07-18
ER

PT J
AU Wu, YF
   Gao, ZG
   Dai, GJ
AF Wu, Yifan
   Gao, Zhigang
   Dai, Guojun
TI Deadline and activation time assignment for partitioned real-time
   application on multiprocessor reservations
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Resource reservation; Deadline assignment;
   Multiprocessor
ID TASKS; COMPLEXITY
AB Providing temporal isolation between critical activities has been an important design criterion in real-time open systems, which can be achieved using resource reservation techniques. As an abstraction of reservation servers, virtual processor is often used to represent a portion of computing power available on a physical platform while hiding the implementation details. In this paper, we present a general framework of partitioning an application comprised of hard real-time tasks with precedence constraints onto multiple virtual processors in consideration of communication latencies between tasks. A novel method is proposed for assigning deadlines and activation times to tasks such that tasks partitioned onto different virtual processors can be analyzed separately using well-established theories for uniprocessor. Extensive simulations have been performed and the results have shown that, compared to existing algorithms, the proposed method achieves better performance in terms of minimizing both total bandwidth and the maximum individual bandwidth. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Wu, Yifan; Gao, Zhigang; Dai, Guojun] Hangzhou Dianzi Univ, Dept Comp Sci & Technol, Hangzhou 310018, Zhejiang, Peoples R China.
C3 Hangzhou Dianzi University
RP Wu, YF (corresponding author), Hangzhou Dianzi Univ, Dept Comp Sci & Technol, Hangzhou 310018, Zhejiang, Peoples R China.
EM yfwu@hdu.edu.cn
FU National Natural Science Foundation of China [61202093, 61190113];
   Zhejiang Provincial Key Innovation Team [2009R50046, 2011R50009]
FX This work is supported by the National Natural Science Foundation of
   China (Grant No.61202093, 61190113), and Zhejiang Provincial Key
   Innovation Team (Grant No.2009R50046, 2011R50009).
CR Abdelzaher TF, 2000, IEEE T COMPUT, V49, P81, DOI 10.1109/12.822566
   Abeni L, 2004, REAL-TIME SYST, V27, P123, DOI 10.1023/B:TIME.0000027934.77900.22
   ADAM TL, 1974, COMMUN ACM, V17, P685, DOI 10.1145/361604.361619
   Baruah S, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P154, DOI 10.1109/RTTAS.2002.1137390
   Baruah S, 2006, IEEE T COMPUT, V55, P918, DOI 10.1109/TC.2006.113
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   Bini E., 2009, P 2 WORKSH COMP REAL
   Bini E, 2009, REAL TIM SYST SYMP P, P437, DOI 10.1109/RTSS.2009.35
   Bini E, 2009, IEEE INT CONF EMBED, P294, DOI 10.1109/RTCSA.2009.39
   Buttazzo G, 2011, IEEE T IND INFORM, V7, P302, DOI 10.1109/TII.2011.2123902
   CHETTO H, 1990, REAL-TIME SYST, V2, P181, DOI 10.1007/BF00365326
   Deng Z, 1997, REAL TIM SYST SYMP P, P308, DOI 10.1109/REAL.1997.641292
   DiNatale M., 1994, P REAL TIM SYST S SA
   ELREWINI H, 1990, J PARALLEL DISTR COM, V9, P138, DOI 10.1016/0743-7315(90)90042-N
   Feng X, 2002, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.2002.1181559
   Jianjun Li, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P126, DOI 10.1109/RTSS.2011.19
   Kao B, 1997, IEEE T PARALL DISTR, V8, P1268, DOI 10.1109/71.640019
   Kwok YK, 1996, IEEE T PARALL DISTR, V7, P506, DOI 10.1109/71.503776
   Leontyev H, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P191, DOI 10.1109/ECRTS.2008.22
   Lipari G, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P151, DOI 10.1109/EMRTS.2003.1212738
   MERCER CW, 1993, CMUCS93157
   Mok AK, 2001, SEVENTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P75, DOI 10.1109/RTTAS.2001.929867
   PENG DT, 1989, 9TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS, P190, DOI 10.1109/ICDCS.1989.37947
   Rahni A., 2008, P 16 C REAL TIM NETW, P109
   RAMAMRITHAM K, 1995, IEEE T PARALL DISTR, V6, P412, DOI 10.1109/71.372795
   SARKAR V., 1989, PARTITIONING SCHEDUL
   Schranzhofer A, 2010, IEEE T IND INFORM, V6, P692, DOI 10.1109/TII.2010.2062192
   Serreli N, 2009, 2 WORKSH COMP REAL T
   Shekhar M, 2012, EUROMICRO, P331, DOI 10.1109/ECRTS.2012.27
   Shin I, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P2, DOI 10.1109/REAL.2003.1253249
   Shin I, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P181, DOI 10.1109/ECRTS.2008.28
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   YANG T, 1994, IEEE T PARALL DISTR, V5, P951, DOI 10.1109/71.308533
NR 33
TC 4
Z9 4
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2014
VL 60
IS 3
SI SI
BP 247
EP 257
DI 10.1016/j.sysarc.2013.11.011
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AE3DI
UT WOS:000333856800002
DA 2024-07-18
ER

PT J
AU Chen, X
   Azim, A
   Liu, X
   Fischmeister, S
   Ma, J
AF Chen, Xi
   Azim, Akramul
   Liu, Xue
   Fischmeister, Sebastian
   Ma, Jun
TI DTS: Dynamic TDMA scheduling for Networked Control Systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE NCSs; Conditional state-based scheduling; Dynamic TDMA; Decentralized
   scheduling
ID DESIGN; ALLOCATION
AB Networked Control Systems (NCSs) are pervasively applied in modern industry. With increasing functionalities, modern NCSs tend to have dynamic workload by holding a variety of applications via a shared network. To handle workload variations and provide performance guarantees, dynamic network scheduling scheme is highly desired in NCSs. In this paper, we propose a network scheduling scheme, referred to as DTS, that can make on-the-fly decisions to schedule the applications in NCSs. DTS aims at NCSs that use time-triggered network as shared medium and Time division multiple access (TDMA) as network access method. DTS dynamically changes the network accessing sequence of the applications in a way to provide optimal system performance and maintain control stability in NCSs. DTS adopts a decentralized schedule mechanism where each application can make its local schedule decision, enhancing the scalability of NCSs. Simulation results demonstrate the effectiveness of the proposed scheme by improving the network bandwidth and providing better system performance in NCS comparing with the existing time-triggered scheduling schemes. (C) 2014 Published by Elsevier B.V.
C1 [Chen, Xi; Liu, Xue] McGill Univ, Sch Comp Sci, Montreal, PQ H3A 2T5, Canada.
   [Azim, Akramul; Fischmeister, Sebastian] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada.
   [Ma, Jun] Beijing Inst Technol, Sch Informat & Elect, Beijing, Peoples R China.
C3 McGill University; University of Waterloo; Beijing Institute of
   Technology
RP Chen, X (corresponding author), McGill Univ, Sch Comp Sci, Montreal, PQ H3A 2T5, Canada.
EM xi.chen7@mail.mcgill.ca; aazims@uwaterloo.ca; xueliu@cs.mcgill.ca;
   fischme@uwaterloo.ca; junma@bit.edu.cn
CR [Anonymous], 2002, P 15 IFAC WORLD C AU
   Biegacki S, 1996, ISA T, V35, P169, DOI 10.1016/0019-0578(96)00022-5
   Branicky MS, 2002, IEEE DECIS CONTR P, P1211, DOI 10.1109/CDC.2002.1184679
   Farsi M, 1999, COMPUT CONTROL ENG J, V10, P113, DOI 10.1049/cce:19990304
   Felser M, 2005, P IEEE, V93, P1118, DOI 10.1109/JPROC.2005.849720
   Fischmeister S., 2006, NETWORK CODE MACHINE, P311
   Ghosal A, 2010, DES AUT TEST EUROPE, P550
   HONG SH, 1995, IEEE T CONTR SYST T, V3, P225, DOI 10.1109/87.388131
   Hong SH, 2000, IEE P-CONTR THEOR AP, V147, P37, DOI 10.1049/ip-cta:20000126
   Horowitz R, 2000, P IEEE, V88, P913, DOI 10.1109/5.871301
   Liu J., 2000, Real-Time Systems
   Marti P, 2010, IEEE T IND INFORM, V6, P503, DOI 10.1109/TII.2010.2072961
   McLean D., AUTOMATIC FLIGHT CON
   Meng C, 2004, IEEE INT CONF ROBOT, P819
   Ögren P, 2004, IEEE T AUTOMAT CONTR, V49, P1292, DOI 10.1109/TAC.2004.832203
   Rehbinder H, 2000, EUROMICRO, P137, DOI 10.1109/EMRTS.2000.854001
   Ren X., 2004, P 29 ANN C IEEE IND, V1, P842
   Schmidt A., 2008, THESIS MIDDLE E TU
   Schmidt K, 2007, IEEE T VEH TECHNOL, V56, P3431, DOI 10.1109/TVT.2007.906413
   Steiner W, 2009, 2009 8TH IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS, P319, DOI 10.1109/NCA.2009.28
   Walsh GC, 2001, IEEE CONTR SYST MAG, V21, P57, DOI 10.1109/37.898792
   Xi Chen, 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P78, DOI 10.1109/RTCSA.2012.13
   Xia F, 2005, 2005 INTERNATIONAL CONFERENCE ON CONTROL AND AUTOMATION (ICCA), VOLS 1 AND 2, P1231
   Xiang WD, 2008, IEEE T VEH TECHNOL, V57, P138, DOI 10.1109/TVT.2007.901895
   Yépez J, 2003, IEEE IND ELEC, P1441
   Zeng HB, 2011, IEEE T IND INFORM, V7, P1, DOI 10.1109/TII.2010.2089465
   Zhang W, 2001, IEEE CONTR SYST MAG, V21, P84, DOI 10.1109/37.898794
   Zhang W., 2001, Stability analysis of networked control systems
NR 28
TC 13
Z9 14
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2014
VL 60
IS 2
BP 194
EP 205
DI 10.1016/j.sysarc.2013.10.012
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AB5WA
UT WOS:000331858200005
DA 2024-07-18
ER

PT J
AU Liu, C
   Anderson, JH
AF Liu, Cong
   Anderson, James H.
TI Supporting soft real-time parallel applications on multiprocessors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multiprocessor scheduling; Real-time systems; Parallel applications;
   Response time bounds
ID SYSTEMS; TASKS
AB The prevalence of multicore processors has resulted in the wider applicability of parallel programming models such as OpenMP and MapReduce. A common goal of running parallel applications implemented under such models is to guarantee bounded response times while maximizing system utilization. Unfortunately, little previous work has been done that can provide such performance guarantees. In this paper, this problem is addressed by applying soft real-time scheduling analysis techniques. Analysis and conditions are presented for guaranteeing bounded response times for parallel applications under global EDF multiprocessor scheduling. Published by Elsevier B.V.
C1 [Liu, Cong] Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75083 USA.
   [Anderson, James H.] Univ N Carolina, Dept Comp Sci, Chapel Hill, NC 27515 USA.
C3 University of Texas System; University of Texas Dallas; University of
   North Carolina; University of North Carolina Chapel Hill
RP Liu, C (corresponding author), Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75083 USA.
EM cong.liu@utdallas.edu
FU ATT; IBM; Intel; Sun Corps; NSF [CNS 0834270, CNS 0834132, CNS 0615197];
   ARO [W911NF-06-1-0425]
FX Work supported by AT&T, IBM, Intel, and Sun Corps.; NSF Grants CNS
   0834270, CNS 0834132, and CNS 0615197; and ARO Grant W911NF-06-1-0425.
CR Altilar DT, 1998, IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA COMPUTING AND SYSTEMS, PROCEEDINGS, P245, DOI 10.1109/MMCS.1998.693650
   [Anonymous], P 16 IEEE INT C EMB
   [Anonymous], 2000, Parallel programming in openMP
   Bastoni A, 2010, REAL TIM SYST SYMP P, P14, DOI 10.1109/RTSS.2010.23
   Chen S., 2008, IRPTR0805 INT LAB PI
   Cong Liu, 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P114, DOI 10.1109/RTCSA.2012.55
   Cong Liu, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P23, DOI 10.1109/RTAS.2010.12
   Dean J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE SIXTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDE '04), P137
   Devi U., 2005, Proceedings of the 26th IEEE Real-Time Systems Symposium, P330
   Dougherty E., 1995, Introduction to Real-Time Imaging
   Ernemann C, 2002, LECT NOTES COMPUT SC, V2537, P128
   Feitelson D. G., 1995, Job Scheduling Strategies for Parallel Processing. IPPS'95 Workshop. Proceedings, P1
   Feitelson D.G, 1997, JOB SCHEDULING MULTI
   HOROWITZ E, 1976, J ACM, V23, P317, DOI 10.1145/321941.321951
   Kitamura Y, 1995, RO-MAN'95 TOKYO: 4TH IEEE INTERNATIONAL WORKSHOP ON ROBOT AND HUMAN COMMUNICATION, PROCEEDINGS, P211, DOI 10.1109/ROMAN.1995.531962
   Lakshmanan K, 2010, REAL TIM SYST SYMP P, P259, DOI 10.1109/RTSS.2010.42
   Leontyev H, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P413, DOI 10.1109/RTSS.2007.33
   Liu C., 2012, ACM SIGBED Review, P29
   Liu C., 2012, P 3 INT REAL TIM SCH
   Liu C, 2012, INT CONFER PARA, P23
   Liu C, 2013, EUROMICRO, P271, DOI 10.1109/ECRTS.2013.36
   Liu C, 2012, REAL TIM SYST SYMP P, P373, DOI 10.1109/RTSS.2012.87
   Liu C, 2011, IEEE INT CONF EMBED, P143, DOI 10.1109/RTCSA.2011.72
   Liu C, 2010, REAL TIM SYST SYMP P, P3, DOI 10.1109/RTSS.2010.38
   Liu C, 2009, REAL TIM SYST SYMP P, P425, DOI 10.1109/RTSS.2009.10
   Liu C, 2009, IEEE INT CONF EMBED, P284, DOI 10.1109/RTCSA.2009.38
   Liu C, 2009, EUROMICRO, P269, DOI 10.1109/ECRTS.2009.16
   Nelissen G., 2012, P 24 EUR C REAL TIM
   Nelissen G, 2012, EUROMICRO, P321, DOI 10.1109/ECRTS.2012.37
   Saifullah A., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P217, DOI 10.1109/RTSS.2011.27
   Srinivasan A, 2005, J SYST SOFTWARE, V77, P67, DOI 10.1016/j.jss.2003.12.041
   Zaharia M., 2009, EECS2009055 UC BERK
NR 32
TC 2
Z9 2
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2014
VL 60
IS 2
BP 152
EP 164
DI 10.1016/j.sysarc.2013.07.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AB5WA
UT WOS:000331858200002
DA 2024-07-18
ER

PT J
AU Talebifard, P
   Leung, VCM
AF Talebifard, Peyman
   Leung, Victor C. M.
TI Towards a content-centric approach to crowd-sensing in vehicular clouds
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Content-centric networking; Crowd-sensing; Data dissemination; Network
   coding; Vehicular networks; Vehicular cloud
AB Vehicular mobile cloud computing is a new research direction that will address the interactions of vehicles and other mobile devices that participate in collaborative sensing, processing and dissemination of information. Due to intermittent connectivity that can cause substantial message delivery delays or loss of messages, conventional internet protocols may not be suitable to support reliable and efficient information dissemination over vehicular networks. In this paper we address the problem of information dissemination in vehicular clouds using the new paradigm of semantic based networking of information. We show that a more intelligent and context-aware networking of information is advantageous in developing more scalable and reliable methods of routing and dissemination of information. In particular we look at the network topology beyond physical connectivity but in terms of content connectivity and how the participating nodes can be clustered based on their context and interests in some relevant information. We propose a novel selective network coding method to enhance the reliability and efficiency of information dissemination, which uses node clusters in a graph model of the information connectivity as the basis of the decision making. Analysis and numerical results show improved reliability and a lower complexity compared with the epidemic network coding based dissemination approach. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Talebifard, Peyman; Leung, Victor C. M.] Univ British Columbia, Vancouver, BC V5Z 1M9, Canada.
C3 University of British Columbia
RP Talebifard, P (corresponding author), Univ British Columbia, Vancouver, BC V5Z 1M9, Canada.
EM peymant@ece.ubc.ca; vleung@ece.ubc.ca
RI Leung, Victor C.M./X-6823-2019; Talebifard, Peyman/AAW-3245-2020; Leung,
   Victor C. M./AGU-2462-2022
OI Leung, Victor C.M./0000-0003-3529-2640; Leung, Victor C.
   M./0000-0003-3529-2640
FU TELUS; Institute for Computing, Information and Cognitive Systems
   (ICICS) at UBC
FX This work was supported in part by TELUS and the Institute for
   Computing, Information and Cognitive Systems (ICICS) at UBC.
CR Ahlswede R, 2000, IEEE T INFORM THEORY, V46, P1204, DOI 10.1109/18.850663
   [Anonymous], P 9 ACM INT WORKSH V
   [Anonymous], P 1 WORKSH EM DES CH
   [Anonymous], STIGMERGY ROUTING ST
   [Anonymous], P 2 ACM INT S DES AN
   [Anonymous], 2004, ACM
   [Anonymous], GLOB INF INFR NETW S
   [Anonymous], J CONVERGENCE
   [Anonymous], 1546 RFC INT ENG TAS
   [Anonymous], P 44 ALL C COMM CONT
   [Anonymous], LOC COMP NETW LCN 20
   Arnould G, 2011, DIVANET 11: PROCEEDINGS OF THE FIRST ACM INTERNATIONAL SYMPOSIUM ON DESIGN AND ANALYSIS OF INTELLIGENT VEHICULAR NETWORKS AND APPLICATIONS, P15
   Costa P, 2008, IEEE J SEL AREA COMM, V26, P748, DOI 10.1109/JSAC.2008.080602
   Erl T., 2007, SOA Principles of Service Design
   Fragouli C, 2007, FOUND TRENDS NETW, V2, P135, DOI 10.1561/1300000013
   Gerla M., 2012, 2012 The 11th Annual Mediterranean Ad Hoc Networking Workshop (Med-Hoc-Net), P152, DOI 10.1109/MedHocNet.2012.6257116
   Haillot Julien, 2008, 2008 22nd International Conference on Advanced Information Networking and Applications - Workshops, P188, DOI 10.1109/AINA.2008.82
   Ho T, 2006, IEEE T INFORM THEORY, V52, P4413, DOI 10.1109/TIT.2006.881746
   Khabbaz M. J., 2012, IEEE Communications Surveys & Tutorials, V14, P607, DOI 10.1109/SURV.2011.041911.00093
   Koetter R, 2003, IEEE ACM T NETWORK, V11, P782, DOI 10.1109/TNET.2003.818197
   Koponen T, 2007, ACM SIGCOMM COMP COM, V37, P181, DOI 10.1145/1282427.1282402
   Leontiadis I., 2009, PERVASIVE COMPUTING, P1
   Médard M, 2012, NETWORK CODING: FUNDAMENTALS AND APPLICATIONS, pXIII
   Plass M.F., 2009, P 5 INT C EMERGING N, P1, DOI [10.1145/1658939.1658941, DOI 10.1145/1658939.1658941]
   Silas S, 2012, HUM-CENTRIC COMPUT I, V2, DOI 10.1186/2192-1962-2-5
   TalebiFard P., 2011, IEEE INFOCOM 2011 - IEEE Conference on Computer Communications. Workshops, P385, DOI 10.1109/INFCOMW.2011.5928843
   TalebiFard P., 2011, J WIRELESS MOBILE NE, V2, P19
   Tanenbaum AS., 2011, Computer Networks, V5
   Teraoka T, 2012, HUM-CENTRIC COMPUT I, V2, DOI 10.1186/2192-1962-2-1
   Zhou LA, 2011, IEEE T VEH TECHNOL, V60, P692, DOI 10.1109/TVT.2010.2102782
NR 30
TC 18
Z9 19
U1 0
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 976
EP 984
DI 10.1016/j.sysarc.2013.07.013
PN B
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AY
UT WOS:000330090200008
DA 2024-07-18
ER

PT J
AU Babaie, S
   Khosrohosseini, A
   Khadem-Zadeh, A
AF Babaie, Shahram
   Khosrohosseini, Afsaneh
   Khadem-Zadeh, Ahmad
TI A new self-diagnosing approach based on petri nets and correlation
   graphs for fault management in wireless sensor networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Wireless sensor networks (WSNs); Petri nets; Fault management;
   Correlation graph; Pearson correlation coefficient; Self-diagnosis
AB In most fault-detection algorithms in wireless sensor networks (WSNs), each sensor compares its data with the data of neighboring nodes. The majority of comparative methods will not work properly if more than half of the neighboring nodes of a sensor are faulty. Moreover, such comparative methods are unable to detect common mode failures (CMFs). Hence, having noticed the deficiencies of the existing comparative methods and as a reaction against such problems, we introduced a novel self-diagnosing approach to reduce the effect of neighboring node's data in determining the status of nodes so that a sensor's status will be determined independently of any comparisons. A sensor will be deemed to be fault-free if its components and the inner links between the components are flawless. In this paper, the behaviors of the components of a sensor are independently analyzed by means of the proposed model based on Petri nets and the links of the sensor's components are investigated by means of the correlation graph. In addition, the authors extended and generalized the proposed method to all the nodes of a network and evaluated their operation. Simulation results showed that the modeling implemented by the HPSim tool can cover both permanent and transient faults accurately. Moreover, using the correlation graph and Pearson correlation coefficient helped us to gain confidence in the correctness of the inner links between the components of a sensor. Evaluation of the results indicated that the statistical results from the QI Macros tool were substantially similar to those from HPSim and Matlab tools. Furthermore, simulations results demonstrated that the detection accuracy and false alarm rate of the proposed method is acceptable even when the fault probability of each sensor is generally to be high. As a result, using these mechanisms leads to the development of the self-diagnosing capability in the sensors of a WSN. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Babaie, Shahram; Khosrohosseini, Afsaneh] Islamic Azad Univ, Tabriz Branch, Dept Comp Engn, Tabriz, Iran.
   [Khadem-Zadeh, Ahmad] Iran Telecommun Res Ctr, Tehran, Iran.
C3 Islamic Azad University
RP Babaie, S (corresponding author), Islamic Azad Univ, Tabriz Branch, Dept Comp Engn, Tabriz, Iran.
EM Hw.tab.au@gmail.com; af.hosseini@yahoo.com; Zadeh@itrc.ac.ir
RI Babaie, Shahram/M-9538-2014
OI Babaie, Shahram/0000-0001-7830-2496
CR Akbari A., 2010, WORLD APPL SCI J, V8, P76
   Akyildiz IF, 2002, COMPUT NETW, V38, P393, DOI 10.1016/S1389-1286(01)00302-4
   [Anonymous], 2007, TSINGHUA SCI TECHNOL, DOI [10.1016/S1007-0214(07)70108-6, DOI 10.1016/S1007-0214(07)70108-6]
   Babaei S, 2011, COMM COM INF SC, V235, P36
   Chen Jinran, 2006, P WORKSH DEP ISS WIR, P65, DOI [10.1145/1160972.1160985, DOI 10.1145/1160972.1160985]
   Chen S., 2008, P 23 INT TECHNICALCO
   Ding M, 2005, IEEE INFOCOM SER, P902
   GANGLOFF WC, 1975, IEEE T POWER AP SYST, VPA94, P27, DOI 10.1109/T-PAS.1975.31820
   Guo S, 2009, SENSYS 09: PROCEEDINGS OF THE 7TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P253
   Hsieh FS, 2009, ENG APPL ARTIF INTEL, V22, P616, DOI 10.1016/j.engappai.2009.02.006
   Huang RM, 2011, SENSORS-BASEL, V11, P3117, DOI 10.3390/s110303117
   Jiang P, 2009, SENSORS-BASEL, V9, P1282, DOI 10.3390/s90201282
   Kim DY, 2009, IEEE COMMUN LETT, V13, P378, DOI 10.1109/LCOMM.2009.090023
   Koren Israel, 2007, Fault-Tolerant Systems
   Koushanfar F., 2005, FAULT TOLERANCE WIRE
   Kwon OB, 2004, EXPERT SYST APPL, V27, P609, DOI 10.1016/j.eswa.2004.06.008
   Lee DY, 2006, METAB ENG, V8, P112, DOI 10.1016/j.ymben.2005.10.001
   Lee JH, 2010, SENSORS-BASEL, V10, P3389, DOI 10.3390/s100403389
   Lee MH, 2008, COMPUT COMMUN, V31, P3469, DOI 10.1016/j.comcom.2008.06.014
   Luo XW, 2006, IEEE T COMPUT, V55, P58, DOI 10.1109/TC.2006.13
   Maha Abousharkh, 2012, ISRN SENSOR NETW, P1
   Mahapatro A, 2011, COMM COM INF SC, V125, P400
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Oh SeoHyun., 2012, Wireless Sensor Network, V4, P84, DOI DOI 10.4236/WSN.2012.43012
   Paradis L, 2007, J NETW SYST MANAG, V15, P171, DOI 10.1007/s10922-007-9062-0
   Radi M, 2012, SENSORS-BASEL, V12, P650, DOI 10.3390/s120100650
   Rodriguez H., 2010, USING PETRI NET MODE, P163
   Saleh Iman., 2007, J COMMUNICATIONS, V2, P38
   Ssu KF, 2006, COMPUT NETW, V50, P1247, DOI 10.1016/j.comnet.2005.05.034
   Vuran MC, 2009, IEEE ACM T NETWORK, V17, P1186, DOI 10.1109/TNET.2008.2009971
   Warriach Ehsan, 2012, 2012 ACM/IEEE 11th International Conference on Information Processing in Sensor Networks (IPSN), P87, DOI 10.1109/IPSN.2012.6920967
   Yick J, 2008, COMPUT NETW, V52, P2292, DOI 10.1016/j.comnet.2008.04.002
   Zhao CL, 2011, EXPERT SYST APPL, V38, P9908, DOI 10.1016/j.eswa.2011.02.043
NR 33
TC 19
Z9 20
U1 0
U2 29
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2013
VL 59
IS 8
SI SI
BP 582
EP 600
DI 10.1016/j.sysarc.2013.06.004
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 212PK
UT WOS:000323995100002
DA 2024-07-18
ER

PT J
AU Penneman, N
   Kudinskas, D
   Rawsthorne, A
   De Sutter, B
   De Bosschere, K
AF Penneman, Niels
   Kudinskas, Danielius
   Rawsthorne, Alasdair
   De Sutter, Bjorn
   De Bosschere, Koen
TI Formal virtualization requirements for the ARM architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hypervisor; Instruction set architecture; Binary translation;
   Virtualization; Virtual machine monitor
AB We present an analysis of the virtualizability of the ARMv7-A architecture carried out in the context of the seminal paper published by Popek and Goldberg 38 years ago. Because their definitions are dated, we first extend their machine model to modern architectures with paged virtual memory, 10 and interrupts. We then use our new model to show that ARMv7-A is not classically virtualizable.
   Insights such as binary translation enable efficient virtualization beyond the original criteria. Companies are also making their architectures virtualizable through extensions. We analyse both approaches for ARM and conclude that both have their use in future systems. (c) 2013 Elsevier B.V. All rights reserved.
C1 [Penneman, Niels; De Sutter, Bjorn; De Bosschere, Koen] Univ Ghent, Comp Syst Lab, B-9000 Ghent, Belgium.
   [Penneman, Niels] VUB, Dept Elect & Informat ETRO, B-1050 Brussels, Belgium.
   [Kudinskas, Danielius; Rawsthorne, Alasdair] Univ Manchester, Sch Comp Sci, Manchester M13 9PL, Lancs, England.
C3 Ghent University; Vrije Universiteit Brussel; University of Manchester
RP Penneman, N (corresponding author), Univ Ghent, Comp Syst Lab, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM Niels.Penneman@elis.UGent.be; kudinsd6@cs.man.ac.uk;
   Alasdair.Rawsthorne@manchester.ac.uk; Bjorn.DeSutter@elis.UGent.be;
   Koen.DeBosschere@elis.UGent.be
RI De Bosschere, Koen OM/P-6865-2014
CR Adams K, 2006, ACM SIGPLAN NOTICES, V41, P2, DOI 10.1145/1168918.1168860
   Advanced Micro Devices, 2005, AMD64 VIRT COD PAC T
   Amsden Z., 2006, P LIN S, V2, P371
   [Anonymous], 2005, POWERPC MICR FAM PRO
   [Anonymous], 2003, ACM SIGOPS OPERATING
   [Anonymous], 2002, Tech. Rep. 02-02-01
   ARM Architecture Group, 2010, PRD03GENC008353 ARM
   ARM Architecture Group, 2010, DSA09PRDC010447 ARM
   ARM Architecture Group, 2010, PRD03GENC009660 ARM
   ARM Architecture Group, 2010, ARM ARCH REF MAN ARM
   ARM Architecture Group, 2010, PRD03GENC008469 ARM
   ARM Limited, 2011, BIG LITTLE PROC
   Armand F., 2008, 4 EUR C ERTS EMBEDDE, P1
   Armand F., 2009, CONSUMER COMMUNICATI, P1, DOI [10.1109/CCNC.2009.4784874, DOI 10.1109/CCNC.2009.4784874]
   B Labs Ltd, 2010, COD PROJ OV
   Bala Vasanth, 1999, TECHNICAL REPORT
   Barr Ken, 2010, Operating Systems Review, V44, P124, DOI 10.1145/1899928.1899945
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Bungale PP, 2007, VEE'07: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON VIRTUAL EXECUTION ENVIRONMENTS, P137
   Cifuentes C, 1996, INTERNATIONAL CONFERENCE ON SOFTWARE MAINTENANCE, PROCEEDINGS, P340, DOI 10.1109/ICSM.1996.565037
   CORDIS, 2009, EC WORKSH VIRT CONS
   Duranton M., 2010, HIPEAC VISION
   Ferstay D. R., 2006, THESIS U BRIT COLUMB
   Furber S., 2000, ARM SYSTEM ON CHIP A, P39
   Gallard J, 2009, LECT NOTES COMPUT SC, V5574, P853, DOI 10.1007/978-3-642-03095-6_80
   Goldberg R.P., 1973, Proceedings of the workshop on virtual computer systems. ACM, New York, NY, P74
   Hanfei Dong, 2010, Proceedings of the 2010 Second International Conference on Computer Modeling and Simulation (ICCMS 2010), P503, DOI 10.1109/ICCMS.2010.150
   Hazelwood Kim., 2006, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, CASES '06, P261, DOI 10.1145/1176760.1176793.29.M
   Heinz T, 2009, LCTES'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P109
   Heiser G., 2009, The motorola evoke qa4, a case study in mobile virtualization
   Heiser G., 2008, P 1 WORKSH IS INT EM, P11, DOI [10.1145/1435458.1435461, DOI 10.1145/1435458.1435461]
   Honeycutt J., 2003, MICROSOFT VIRTUAL PC
   Hwang JY, 2008, CONSUM COMM NETWORK, P257, DOI 10.1109/ccnc08.2007.64
   IBM, 2011, POWERVM LX86 X86 LIN
   Inoue H, 2006, DES AUT CON, P484, DOI 10.1109/DAC.2006.229265
   Intel Corporation, 2011, INT 64 IA 32 ARCH SO, V3
   Intel Corporation, 2011, INT 64 IA 32 ARCH SO
   Lee SM, 2010, DES AUT CON, P108
   LeVasseur Joshua., 2008, 13th Asia-Pacific Computer Systems Architecture Conference, ACSAC 2008, Hsinchu, China, August 4-6, 2008, P1
   Levine, 1999, Linkers and Loaders, V4, P149
   MIPS, 2011, MIPS ARCH PROGR A, VII-A
   MIPS, 2011, MIPS ARCH PROGR A, VII-B
   Moore RW, 2009, LCTES'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P147
   POPEK GJ, 1974, COMMUN ACM, V17, P412, DOI 10.1145/361011.361073
   ROSENBLUM M., 1999, HOT CHIPS, V11
   Russell Rusty, 2008, Operating Systems Review, V42, P95, DOI 10.1145/1400097.1400108
   Smith B, 2008, COMPUTER, V41, P15, DOI 10.1109/MC.2008.142
   Smith J. E., 2005, VIRTUAL MACHINES VER
   SuperH, 2002, SUPERH SH 64 BIT RIS, V1
   Uhlig R, 2005, COMPUTER, V38, P48, DOI 10.1109/MC.2005.163
   Varanasi P., 2011, P 2 ACM SIGOPS AS PA, P11
   *VMWARE, 2007, UND FULL VIRT PAR HA
   Watson J., 2008, LINUX J
   Wu YF, 2011, INT SYM CODE GENER, P236, DOI 10.1109/CGO.2011.5764691
NR 54
TC 9
Z9 14
U1 2
U2 13
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2013
VL 59
IS 3
BP 144
EP 154
DI 10.1016/j.sysarc.2013.02.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 143SW
UT WOS:000318889500003
OA Green Published, Green Submitted
DA 2024-07-18
ER

PT J
AU Jo, S
   Jo, SH
   Song, YH
AF Jo, Seongmin
   Jo, Song Hyun
   Song, Yong Ho
TI Exploring parallelization techniques based on OpenMP in H.264/AVC
   encoder for embedded multi-core processor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Parallel programming; Multimedia codec; Multi-core processor; Embedded
   system; Design exploration
ID PERFORMANCE; DECODER
AB Recent advances in semiconductor technologies make it possible to integrate many processor cores in a small device package. The parallel execution capability of such multi-core processors can be exploited to enhance the performance of many traditional sequential applications. There have been numerous research activities to develop parallelization techniques using the OpenMp programming model, in order to speed up sequential applications such as the H.264/AVC codec, but mostly in the PC environment. Therefore, it is difficult to understand which parallelization technique fits well with the H.264/AVC encoder on an embedded multi-core architecture. In this paper, we present parallelization techniques applicable to the H.264/AVC encoder on ARM MPCore using the OpenMP programming model. Further, we propose an analytical model for the performance estimation of the H.264/AVC encoder, and we then verify the model accuracy by performing simulations using hardware/software co-verification tool. Our experimental results show that the parallelization techniques proposed in this paper for the embedded multi-core platform improve the encoder performance by up to 2.36 times, and that the parallelization technique exploiting data-level parallelism outperforms the one using task-level parallelism by 41%. It is also observed that balancing loads among processor cores is a critical parameter in achieving better scalability in the encoder. (c) 2012 Elsevier B.V. All rights reserved.
C1 [Jo, Seongmin; Jo, Song Hyun; Song, Yong Ho] Hanyang Univ, Dept Elect & Commun Engn, Seoul 133791, South Korea.
   [Jo, Seongmin; Jo, Song Hyun; Song, Yong Ho] Hanyang Univ, Dept Elect & Comp Engn, Seoul 133791, South Korea.
C3 Hanyang University; Hanyang University
RP Song, YH (corresponding author), Hanyang Univ, Dept Elect & Commun Engn, Seoul 133791, South Korea.
EM smcho@enc.hanyang.ac.kr; cl000@enc.hanyang.ac.kr; yhsong@hanyang.ac.kr
FU MKE (The Ministry of Knowledge Economy), Korea, under the ITRC
   (Information Technology Research Center) support program
   [NIPA-2012-C1090-1200-0010]
FX This research was supported by the MKE (The Ministry of Knowledge
   Economy), Korea, under the ITRC (Information Technology Research Center)
   support program supervised by the NIPA (National IT Industry Promotion
   Agency) (NIPA-2012-C1090-1200-0010).
CR Azevedo A, 2009, LECT NOTES COMPUT SC, V5409, P404
   Baik Hyunki, 2007, IEEE INT S SIGN PROC
   Blume H, 2008, J SYST ARCHITECT, V54, P1019, DOI 10.1016/j.sysarc.2008.04.001
   Chen YK, 2006, J VIS COMMUN IMAGE R, V17, P509, DOI 10.1016/j.jvcir.2005.05.004
   Chen Yen-Kuang, 2004, INT PAR DISTR PROC S
   Chen ZB, 2006, J VIS COMMUN IMAGE R, V17, P264, DOI 10.1016/j.jvcir.2004.12.002
   Chong J., 2007, IEEE INT C MULT EXP
   Dagum L, 1998, IEEE COMPUT SCI ENG, V5, P46, DOI 10.1109/99.660313
   Dimakopoulos V.V., 2003, EUR WORKSH OPENMP
   Hirata K., 2007, AS S PAC DES AUT C
   ISO, 1449610 ISOIEC
   Jo SH, 2010, IEEE T CONSUM ELECTR, V56, P1963, DOI 10.1109/TCE.2010.5606353
   Kim K, 2008, EMB SYST REAL TIME M, P95, DOI 10.1109/ESTMED.2008.4697004
   Nishihara K., 2008, IEEE INT C MULT EXP
   Ramanthan R.M., 2006, Intel Multi-Core Processors
   Rodrigues Antonio, 2010, INT WORKSH NETW OP S
   Sun SW, 2007, LECT NOTES COMPUT SC, V4782, P577
   Tourapis Hye-Yeon Cheong, 2003, INT C MULT EXP
   Zhao Z., 2006, IEEE INT C AC SPEECH
NR 19
TC 5
Z9 5
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2012
VL 58
IS 9
BP 339
EP 353
DI 10.1016/j.sysarc.2012.06.005
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 018GF
UT WOS:000309647500001
DA 2024-07-18
ER

PT J
AU Bae, DH
   Chang, JW
   Kim, SW
AF Bae, Duck-Ho
   Chang, Ji-Woong
   Kim, Sang-Wook
TI An efficient method for record management in flash memory environment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Flash memory DBMS; Record management; FARM; Group write; k-LASL
ID TRANSLATION LAYER
AB Flash memory has its unique characteristics: the write operation is much more costly than the read operation, and in-place updating is not allowed. In this paper, we analyze how these characteristics affect the performance of clustering and non-clustering methods for record management, and show that non-clustering is more suitable in flash memory environment. Also, we identify the problems of the existing non-clustering method when applied to flash memory environment without any modification, and propose an effective method for record management in flash memory databases. This method, which is basically based on the non-clustering method, tries to store consecutively inserted records in the same page in order to make it possible to process them with only one write operation. In this paper, we call this method group write. Moreover, we propose two novel techniques for achieving efficient group writes: (1) dedicated buffers for group writes and (2) free space lists managed in main memory for maintaining only those pages having large free space. Our method greatly improves the write performance of database applications running in flash memory. For performance evaluation, we conduct a variety of experiments. The results show that our method achieves speed up by up to 1.67 times compared with the original non-clustering method. (c) 2012 Elsevier B.V. All rights reserved.
C1 [Bae, Duck-Ho; Kim, Sang-Wook] Hanyang Univ, Dept Elect & Comp Engn, Seoul 133791, South Korea.
   [Chang, Ji-Woong] Korea Polytech Univ, Dept Game & Multimedia Engn, Siheung Si, Kyonggi Do, South Korea.
   [Chang, Ji-Woong] Korea Polytech Univ, Sch Game & Multimedia Engn, Siheung Si, Kyonggi Do, South Korea.
C3 Hanyang University; Korea Polytechnic University; Korea Polytechnic
   University
RP Kim, SW (corresponding author), Hanyang Univ, Dept Elect & Comp Engn, 17 Haengdang Dong, Seoul 133791, South Korea.
EM dhbae@agape.hanyang.ac.kr; jwchang@kpu.ac.kr; wook@hanyang.ac.kr
FU Semiconductor Industry Collaborative Project; Hanyang University; MKE
   (Ministry of Knowledge Economy), Korea, under the Convergence-ITRC
   (Convergence Information Technology Research Center) support program
   [NIPA-2012-H0401-12-1001]; NRF (National Research Foundation of Korea)
   grant; Korea government (MEST) [NRF-20110029181]; Samsung Electronics
   Co. Ltd
FX This work was supported by (1) Semiconductor Industry Collaborative
   Project between Hanyang University and Samsung Electronics Co. Ltd, (2)
   the MKE (Ministry of Knowledge Economy), Korea, under the
   Convergence-ITRC (Convergence Information Technology Research Center)
   support program (NIPA-2012-H0401-12-1001) supervised by the NIPA
   (National IT Industry Promotion Agency), and (3) the NRF (National
   Research Foundation of Korea) grant funded by the Korea government
   (MEST) (No. NRF-20110029181).
CR Agrawal D., 2009, Proc. VLDB Endow, V2, P361, DOI 10.14778/1687627.1687669
   [Anonymous], 2004, P 2 INT C EMB NETW S
   Bae DH, 2009, PROCEEDINGS OF THE 20TH INTERNATIONAL WORKSHOP ON DATABASE AND EXPERT SYSTEMS APPLICATION, P4, DOI 10.1109/DEXA.2009.62
   Ban A., 1999, U.S. Patent, Patent No. 5937425
   Chang YH, 2007, DES AUT CON, P212, DOI 10.1109/DAC.2007.375155
   Chen F, 2009, PERF E R SI, V37, P181
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   Gray J., 1995, T PROCESSING CONCEPT
   Intel, 1998, INERT1989 ROC
   Kim JinKyu., 2008, 8th ACM IEEE Conference on Embedded Software (EMSOFT '08), P31
   Kim K, 2011, PROC VLDB ENDOW, V4, P1363
   Kim SK, 2007, APPLIED COMPUTING 2007, VOL 1 AND 2, P1192
   Koltsidas I, 2008, PROC VLDB ENDOW, V1, P514, DOI 10.14778/1453856.1453913
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Lee Sang-Won., 2007, P 2007 ACM SIGMOD IN, P55
   Li YA, 2009, PROC INT CONF DATA, P1303, DOI 10.1109/ICDE.2009.226
   Li-Pin Chang, 2006, ACM Transaction on Storage, V1, P381, DOI 10.1145/1111609.1111610
   On SaiTung., 2010, Proceedings of the 19th ACM International Conference on Information and Knowledge Management, CIKM '10, P1297
   Ou Y., 2009, DAMON 09, P15
   Park D, 2010, PERF E R SI, V38, P365, DOI 10.1145/1811099.1811089
   Park S.-y., 2006, P 2006 INT C COMP AR, P234, DOI DOI 10.1145/1176760.1176789
   Park Y, 2008, APPLIED COMPUTING 2008, VOLS 1-3, P1498
   Qin ZW, 2011, DES AUT CON, P17
   Rao J, 2000, SIGMOD RECORD, V29, P475, DOI 10.1145/335191.335449
   Samsung, 2011, 250G HDD
   Samsung, 2011, 4G NAND FLASH MEM
   Samsung, 2011, 2G DDR3 SDRAM
   Sen R, 2005, PROC INT CONF DATA, P419
   Wang Y, 2010, ACM SIGPLAN NOTICES, V45, P163, DOI 10.1145/1755951.1755912
   Wu CH, 2003, LECT NOTES COMPUT SC, V2968, P409
   Yim K.-S., 2005, JSTS J SEMICOND TECH, V5, P262
NR 31
TC 3
Z9 3
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN-AUG
PY 2012
VL 58
IS 6-7
BP 221
EP 232
DI 10.1016/j.sysarc.2012.03.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 977DE
UT WOS:000306635800001
DA 2024-07-18
ER

PT J
AU Olivares, A
   Olivares, G
   Mula, F
   Górriz, JM
   Ramírez, J
AF Olivares, A.
   Olivares, G.
   Mula, F.
   Gorriz, J. M.
   Ramirez, J.
TI Wagyromag: Wireless sensor network for monitoring and processing human
   body movement in healthcare applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE IMU; MARG; Human body monitoring; Inertial sensors; Sensor fusion
AB Human body movement can be monitored through a wireless network composed of inertial sensors. This work presents the development of Wagyromag (Wireless Accelerometer, GYROscope and MAGnetometer), a wireless Inertial Measurement Unit (IMU) composed of a triaxial accelerometer. gyroscope and magnetometer. Communication is based on a 802.15.4 network. Furthermore, calibration, signal conditioning and signal processing algorithms are presented throughout this work. Wagyromag's high potential permits its application in a wide range of medical applications such as telerehabilitation, nocturnal epilepsy seizure detection, fall detection and other applications in the field of sport science. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Olivares, A.; Gorriz, J. M.; Ramirez, J.] ETSIIT, Dept Signal Theory Networking & Commun, E-18071 Granada, Spain.
   [Olivares, G.; Mula, F.] ETSIIT, Dept Comp Architecture & Comp Technol, E-18071 Granada, Spain.
RP Olivares, A (corresponding author), ETSIIT, Dept Signal Theory Networking & Commun, C Periodista Daniel Saucedo Aranda S-N, E-18071 Granada, Spain.
EM aolivares@ugr.es; gonzalo@ugr.es; frgomez@ugr.es; gorriz@ugr.es;
   javierrp@ugr.es
RI Ruiz, Gonzalo GO Olivares/E-1008-2012; Ramírez, Javier/IWU-5624-2023;
   Olivares, Alberto/M-1702-2014; Ramírez, Javier/B-1836-2012; Gorriz, Juan
   Manuel/C-2385-2012
OI Ramírez, Javier/0000-0002-6229-2921; Olivares Ruiz,
   Gonzalo/0000-0003-1787-0232
CR [Anonymous], 2001, NOTES ACM SIGGRAPH T
   [Anonymous], P ANN INT C IEEE ENG
   [Anonymous], PHYSIOTHERAPY
   Bourke AK, 2007, GAIT POSTURE, V26, P194, DOI 10.1016/j.gaitpost.2006.09.012
   Caruso M. J., 2000, IEEE 2000. Position Location and Navigation Symposium (Cat. No.00CH37062), P177, DOI 10.1109/PLANS.2000.838300
   Cesarelli M, 1999, MED ENG PHYS, V21, P469, DOI 10.1016/S1350-4533(99)00068-5
   Cuppens K, 2009, IEEE ENG MED BIO, P6608, DOI 10.1109/IEMBS.2009.5332557
   D. International, 2008, D INT DIGI ZBEE MULT
   Devices A., 2009, DEVICES ADX1335 DATA
   DOUGLAS SC, 1994, IEEE T SIGNAL PROCES, V42, P1352, DOI 10.1109/78.286952
   Elevant, 1999, THESIS ROYAL I TECHN
   Ferraris F., 1995, Sensors and Materials, V7, P311
   Foster CC, 2008, IEEE T AERO ELEC SYS, V44, P1070, DOI 10.1109/TAES.2008.4655364
   FRANCIS J, 1961, COMPUT J, V4, P265, DOI 10.1093/comjnl/4.3.265
   FRANCIS JGF, 1962, COMPUT J, V4, P332, DOI 10.1093/comjnl/4.4.332
   Gebre-egziabher D., 8 INT ST PET C NAV S, P28
   Harding J.W., 2009, ENG SPORT, V2
   Honeywell, 2010, 3 AX DIG COMP
   Huddleston J, 2006, J NEUROENG REHABIL, V3, DOI 10.1186/1743-0003-3-21
   Jessep SA, 2009, PHYSIOTHERAPY, V95, P94, DOI 10.1016/j.physio.2009.01.005
   Kalman R.E., 1960, J BASIC ENG-T ASME, V82, P35, DOI [DOI 10.1115/1.3662552, 10.1115/1.3662552]
   Lotters JC, 1998, SENSOR ACTUAT A-PHYS, V68, P221, DOI 10.1016/S0924-4247(98)00049-1
   Mathie MJ, 2004, MED BIOL ENG COMPUT, V42, P679, DOI 10.1007/BF02347551
   Microchip, 2010, MICR DSPIC33FJ128GP8
   Microchip, 2009, MCP9700A AN TEMP SEN
   Microchip, 2010, MICR PIC 24FJ64GB004
   Microelectronics S., 2009, S MICROELECTRONICS Y
   Microelectronics S., 2009, S MICROELECTRONICS P
   Nijsen TME, 2007, IEEE T BIO-MED ENG, V54, P2073, DOI 10.1109/TBME.2007.895114
   Ohgi Y., 2009, ABCM S SERIES MECHAT
   Olivares A, 2011, MEAS SCI TECHNOL, V22, DOI 10.1088/0957-0233/22/2/025801
   Olivares Alberto, 2009, 2009 International Conference on Test and Measurement (ICTM 2009), P354, DOI 10.1109/ICTM.2009.5412920
   Patel S., 2006, BSN 2006. International Workshop on Wearable and Implantable Body Sensor Networks
   Ramtron, 2010, FM24V10 FERROMAGNETI
   Rontogiannis AA, 1996, SIGNAL PROCESS, V52, P35, DOI 10.1016/0165-1684(96)00060-6
   Sahawneh L, DEV CALIBRATION LOW, P1
   Salarian A, 2003, ENG MED BIOL SOC ANN, P35
   Sant'Anna A., 2009, 3 INT C PERV COMP TE 3 INT C PERV COMP TE, P1
   Scapellato S., 2005, 18 EUR C SOL STAT TR, p[123, 418]
   Skog I., P 17 IMEKO WORLD C R
   Tao YQ, 2008, IEEE T INSTRUM MEAS, V57, P1029, DOI 10.1109/TIM.2007.913828
   WIDROW B, 1975, P IEEE, V63, P1692, DOI 10.1109/PROC.1975.10036
   Zhang K, 2006, J Long Term Eff Med Implants, V16, P223
NR 43
TC 35
Z9 38
U1 0
U2 32
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2011
VL 57
IS 10
SI SI
BP 905
EP 915
DI 10.1016/j.sysarc.2011.04.001
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 877PM
UT WOS:000299194400005
DA 2024-07-18
ER

PT J
AU Altmeyer, S
   Burguière, CM
AF Altmeyer, Sebastian
   Burguiere, Claire Maiza
TI Cache-related preemption delay via useful cache blocks: Survey and
   redefinition
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Context-switch costs; Preemptive scheduling; Cache memory; Static timing
   analysis; Hard real-time systems
AB Tasks in an embedded system are scheduled either preemptively or non-preemptively. In case of preemptive scheduling, interferences on the cache of the preempted and preempting task may extend the execution times. The corresponding delay is referred to as cache-related preemption delay (CRPD). Lee et al. [6] presented a CRPD analysis using the concept of useful cache block (UCB): a cache block is useful if it may be in the cache before a program point and may be reused after this point. If a preemption occurs at that point, the number of additional cache misses is bounded by the number of UCBs. An upper bound on the CRPD of the whole task is thus given by the program point with the largest set of UCBs. In this article, we provide a survey of the state of the art techniques to bound the CRPD, based on, but not limited to UCBs. Based on this survey we present an alternative definition of UCBs to improve the CRPD bounds substantially. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Altmeyer, Sebastian; Burguiere, Claire Maiza] Univ Saarland, Compiler Design Lab, D-66041 Saarbrucken, Germany.
C3 Saarland University
RP Altmeyer, S (corresponding author), Univ Saarland, Compiler Design Lab, D-66041 Saarbrucken, Germany.
EM altmeyer@cs.uni-saarland.de; maiza@cs.uni-saarland.de
FU European Community [216008]; Transregional Collaborative Research Center
   AVACS of the German Research Council (DFG); ARTIST DESIGN NoE
FX This work was supported by ICT Project PREDATOR in the European
   Community's Seventh Framework Programme under grant Agreement No.
   216008, by Transregional Collaborative Research Center AVACS of the
   German Research Council (DFG) and by ARTIST DESIGN NoE.
CR Altmeyer S, 2010, LCTES 10-PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2010 CONFERENCE ON LANGUAGES, COMPILERS, & TOOLS FOR EMBEDDED SYSTEMS, P153
   BURGUIERE C, 2009, P WORKSH WCET AN WCE
   Cousot P., 1977, C RECORD 4 ANN ACM S, P238, DOI DOI 10.1145/512950.512973
   Ferdinand C, 1999, SCI COMPUT PROGRAM, V35, P163, DOI 10.1016/S0167-6423(99)00010-6
   Kim SK, 1996, 1996 IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P230, DOI 10.1109/RTTAS.1996.509540
   Lee CG, 1998, IEEE T COMPUT, V47, P700, DOI 10.1109/12.689649
   Lee CG, 1996, REAL TIM SYST SYMP P, P264, DOI 10.1109/REAL.1996.563723
   LIM SS, 1995, IEEE T SOFTWARE ENG, V21, P593, DOI 10.1109/32.392980
   Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824
   Mueller F, 2000, REAL-TIME SYST, V18, P217, DOI 10.1023/A:1008145215849
   Negi HS, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P201
   Nielson F., 1999, Principles of Program Analysis
   Ramaprasad H, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P71
   Reineke J, 2008, THESIS U SAARLANDES
   STASCHULAT J, 2005, P 2005 ACM C LANG CO, P157
   Staschulat J, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274863
   Tan Y, 2004, LECT NOTES COMPUT SC, V3199, P182
   THEILING H, 2002, P EMSOFT 2002 2 WORK
   Tomiyama H., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P67, DOI 10.1109/HSC.2000.843709
   White RT, 1997, THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P192, DOI 10.1109/RTTAS.1997.601358
NR 20
TC 32
Z9 39
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2011
VL 57
IS 7
SI SI
BP 707
EP 719
DI 10.1016/j.sysarc.2010.08.006
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 807YO
UT WOS:000293939100004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Huang, CH
   Hsiung, PA
   Shen, JS
AF Huang, Chun-Hsian
   Hsiung, Pao-Ann
   Shen, Jih-Sheng
TI UML-based hardware/software co-design platform for dynamically partially
   reconfigurable network security systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE UML; Dynamically partially reconfigurable system; Hardware/software
   co-design; Network security embedded system
AB The dynamic partial reconfiguration technology of FPGA has made it possible to adapt system functionalities at run-time to changing environment conditions. However, this new dimension of dynamic hardware reconfigurability has rendered existing CAD tools and platforms incapable of efficiently exploring the design space. As a solution, we proposed a novel UML-based hardware/software co-design platform (UCoP) targeting at dynamically partially reconfigurable network security systems (DPRNSS). Computation-intensive network security functions, implemented as reconfigurable hardware functions, can be configured on-demand into a DPRNSS at run-time. Thus, UCoP not only supports dynamic adaptation to different environment conditions, but also increases hardware resource utilization. UCoP supports design space exploration for reconfigurable systems in three folds. Firstly, it provides reusable models of typical reconfigurable systems that can be customized according to user applications. Secondly, UCoP provides a partially reconfigurable hardware task template, using which users can focus on their hardware designs without going through the full partial reconfiguration flow. Thirdly, UCoP provides direct interactions between UML system models and real reconfigurable hardware modules, thus allowing accurate time measurements. Compared to the existing lower-bound and synthesis-based estimation methods, the accurate time measurements using UCoP at a high abstraction level can more efficiently reduce the system development efforts. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Huang, Chun-Hsian; Hsiung, Pao-Ann; Shen, Jih-Sheng] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 621, Taiwan.
C3 National Chung Cheng University
RP Hsiung, PA (corresponding author), Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 621, Taiwan.
EM huang@cs.ccu.edu.tw; hpa@computer.org; sjs92@cs.ccu.edu.tw
RI Hsiung, Pao-Ann/B-1293-2011; Huang, Chun-Hsian/AAT-1699-2021
OI Hsiung, Pao-Ann/0000-0002-3639-1467; Huang,
   Chun-Hsian/0000-0002-0508-6312
CR [Anonymous], UN MOD LANG UML
   [Anonymous], FED INF PROC STAND P
   BEIERLEIN T, 2004, P 2 RTAS WORKS MOD D
   Graf P, 2007, I C FIELD PROG LOGIC, P722, DOI 10.1109/FPL.2007.4380754
   Huang C.-M., 2008, 22 INT C ADV INFORM, P1
   Huang CH, 2007, IEEE INT SYMP CIRC S, P2742, DOI 10.1109/ISCAS.2007.378620
   Lagger A, 2006, I C FIELD PROG LOGIC, P777
   Laue R, 2007, I C FIELD PROG LOGIC, P480, DOI 10.1109/FPL.2007.4380694
   Mentens N, 2006, I C FIELD PROG LOGIC, P133
   *NALL, 2004, XTREMEDSP DEV KIT 2
   Schattkowsky T, 2005, DES AUT TEST EUROPE, P692, DOI 10.1109/DATE.2005.20
   SHIH KJ, 2007, P IEEE INT C FIELD P, P237
   Silva ML, 2006, J SYST ARCHITECT, V52, P709, DOI 10.1016/j.sysarc.2006.04.004
   STEINBACH B, 2005, P 2 INT DAC WORKSH U
   *TEL INC, 2004, RHAPS US GUID
   TSENG CH, 2006, P 3 INT DAC WORKSH U
   Wollinger T., 2003, P 13 IEEE INT C FIEL, P1
NR 17
TC 8
Z9 11
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB-MAR
PY 2010
VL 56
IS 2-3
BP 88
EP 102
DI 10.1016/j.sysarc.2009.11.007
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 578DT
UT WOS:000276274400002
DA 2024-07-18
ER

PT J
AU Han, S
   Dillon, T
   Chang, E
   Tian, B
AF Han, Song
   Dillon, Tharam
   Chang, Elizabeth
   Tian, Biming
TI Secure web services using two-way authentication and three-party key
   establishment for service delivery
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Web service; Key establishment; Non-commutative monoid; Encryption;
   Shared secret key; Transactions; Security; Service requester; Service
   provider; Service delivery
AB With the advance of web technologies, a large quantity of transactions have been processed through web services. Service Provider needs encryption via public communication channel in order that web services can be delivered to Service Requester. Such encryptions can be realized using secure session keys. Traditional approaches which can enable such transactions are based on peer-to-peer architecture or hierarchical group architecture. The former method resides on two-party communications while the latter resides on hierarchical group communications. In this paper, we will use three-party key establishment to enable secure communications for Service Requester and Service Provider. The proposed protocol supports Service Requester, Service Broker, and Service Provider with a shared secret key established among them. Compared with peer-to-peer architecture and hierarchical group architecture, our method aims at reducing communication and computation overheads. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Han, Song; Dillon, Tharam; Chang, Elizabeth; Tian, Biming] Curtin Univ Technol, DEBII, CBS, Perth, WA 6845, Australia.
C3 Curtin University
RP Han, S (corresponding author), Curtin Univ Technol, DEBII, CBS, GPO Box U1987, Perth, WA 6845, Australia.
EM song.han@cbs.curtin.edu.au; tharam.dillon@cbs.curtin.edu.au;
   elizabeth.chang@cbs.curtin.edu.au; biming.tian@cbs.curtin.edu.au
OI chang, elizabeth/0000-0002-4439-1854; Han, Song/0000-0001-7758-3679
CR [Anonymous], ACM OPERATING SYST R
   Anshel I, 1999, MATH RES LETT, V6, P287
   ANSHEL I, 2001, LECT NOTES COMPUTER, V2020
   ANSHEL I, Patent No. 9944324
   BLAZE M, 1996, P IEEE C PRIV SEC
   BURROWS M, 39 DIG SYST RES CTR
   CAMPO JV, 2007, J NETWORKS, V2, P48
   CLARK J, FRESHNESS NOT ENOUGH
   CZERWINSKI SE, 1999, 5 ANN INT C MOB COMP, P24
   Damiani E., 2002, International Journal of Information Security, V1, P100, DOI 10.1007/s102070100009
   DENNING D, 1984, COMMUNICATIONS ACM, V24
   DOOMUN R, 2007, P 3 IEEE IFIP INT C, P1
   FOX A, 1996, 2 ANN ACM IEEE INT C, P155
   Vasco MIG, 2006, APPL MATH LETT, V19, P1037, DOI 10.1016/j.aml.2005.11.014
   GUTTMANN E, 2608 IETF RFC
   HELANDER J, 2005, 8 IEEE INT S OBJ OR, P130
   Howie J. M., 1995, Fundamentals of Semigroup Theory
   HUBAUX J, 2001, P ACM S MOB A HOC NE
   Hwang GH, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON WEB SERVICES, PROCEEDINGS, P463
   HWANG TL, 1995, INFORM PROCESS LETT, V53, P103, DOI 10.1016/0020-0190(95)00177-E
   *ISO IEC, 1993, INF TECHN SEC TECHN
   LEE S, 2002, LECT NOTES COMP SCI, V2332
   LOWE G, 1996, P COMP SEC FDN WORKS
   Mondéjar R, 2006, 15TH IEEE INTERNATIONAL WORKSHOPS ON ENABLING TECHNOLOGIES: INFRASTRUCTURE FOR COLLABORATIVE ENTERPRISES, PROCEEDINGS, P89, DOI 10.1109/WETICE.2006.35
   Needham R., 1978, COMMUNICATIONS ACM, V21
   Neuman B. C., 1993, Operating Systems Review, V27, P10, DOI 10.1145/155848.155852
   PARK C, 1993, ADV CRYPTOLOGY EURCR, V765, P461
   Schneier B., 1996, Applied Cryptography: Protocols, Algorithms, and Source Code in C
   SHIN S, 2003, SECURE WEB SERVICES
   SIMMONS GJ, 1994, COMMUNICATIONS ACM, V37
   Singhal A, 2007, Eighth IEEE International Workshop on Policies for Distributed Systems and Networks - Proceedings, P282, DOI 10.1109/POLICY.2007.50
   Stallings W., 2006, Cryptography and Network Security, V4th
   Subramoney KP, 2007, P 2 INT C INT WEB AP, P66, DOI 10.1109/ICIW.2007.9
   TATEBAYASHI M, 1990, LECT NOTES COMPUT SC, V435, P324
   THABET D, 2007, INT C SOFTW ENG ADV, P2
   Thabet D, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON WEB SERVICES, PROCEEDINGS, P1179
   TRABELSI S, 2006, P EUR C WEB SERV, P35
   WEISSTEIN EW, 2008, MONOID MATHWORLD
   WILHELM U, 1998, IEEE NETW DISTR SYST, P11
   Woo T. Y. C., 1994, Operating Systems Review, V28, P24, DOI 10.1145/182110.182113
   XU J, 2006, 9 IEEE INT S OBJ COM, P8
   Yahalom R., 1993, Proceedings 1993 IEEE Computer Society Symposium on Research in Security and Privacy (Cat. No.93CH3290-4), P150, DOI 10.1109/RISP.1993.287635
   Yi X, 2004, THEOR COMPUT SCI, V326, P363, DOI 10.1016/j.tcs.2004.08.001
   Zimmermann Phil., 1994, PGP USERS GUIDE
   INFORM XACML
   INFORM WEB SERVICE S
   INFORM XML DIGITAL S
   OFFICIAL BLUETOOTH M
   INFORM SAML
   INFORM XML ENCRYPTIO
   INFORM XKMS
   MONOID PLANETMATH
NR 52
TC 4
Z9 4
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2009
VL 55
IS 4
SI SI
BP 233
EP 242
DI 10.1016/j.sysarc.2009.01.004
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444DZ
UT WOS:000265962000004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lam, SK
   Srikanthan, T
AF Lam, Siew-Kei
   Srikanthan, Thambipillai
TI Rapid design of area-efficient custom instructions for reconfigurable
   embedded processing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Area estimation; Design exploration; FPGA; Look-up table; Reconfigurable
   logic
ID GENERATION
AB RISPs (Reconfigurable Instruction Set Processors) are increasingly becoming popular as they can be customized to meet design constraints. However, existing instruction set customization methodologies do not lend well for mapping custom instructions on to commercial FPGA architectures. In this paper, we propose a design exploration framework that provides for rapid identification of a reduced set of profitable custom instructions and their area costs on commercial architectures without the need for time consuming hardware synthesis process. A novel clustering strategy is used to estimate the utilization of the LUT (Look-Up Table) based FPGAs for the chosen custom instructions. Our investigations show that the area costs computations using the proposed hardware estimation technique on 20 custom instructions are shown to be within 8% of those obtained using hardware synthesis. A systematic approach has been adopted to select the most profitable custom instruction candidates. Our investigations show that this leads to notable reduction in the number of custom instructions with only marginal degradation in performance. Simulations based on domain-specific application sets from the MiBench and MediaBench benchmark suites show that on average, more than 25% area utilization efficiency (performance/area) can be achieved with the proposed technique. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Lam, Siew-Kei; Srikanthan, Thambipillai] Nanyang Technol Univ, Ctr High Performance Embedded Syst, Singapore 637553, Singapore.
C3 Nanyang Technological University
RP Lam, SK (corresponding author), Nanyang Technol Univ, Ctr High Performance Embedded Syst, 50 Nanyang Dr,Res TechnoPlaza,3rd Storey,BorderX B, Singapore 637553, Singapore.
EM assklam@ntu.edu.sg; astsrikan@ntu.edu.sg
RI Lam, Siew Kei/B-9224-2008
OI Lam, Siew Kei/0000-0002-8346-2635
CR *ALT, ALT NIOS 2 PROC
   [Anonymous], P INT C COMP ARCH SY
   [Anonymous], 2004, P 2004 ACM SIGDA 12
   *ARC, ARC CONF PROC
   Barat F, 2002, IEEE T SOFTWARE ENG, V28, P847, DOI 10.1109/TSE.2002.1033225
   BAUER L, 2007, 5 WORKSH APPL SPEC P, P39
   Bauer L, 2007, DES AUT CON, P791, DOI 10.1109/DAC.2007.375272
   Bilavarn S, 2006, IEEE T COMPUT AID D, V25, P1950, DOI 10.1109/TCAD.2005.862742
   Biswas P, 2004, DES AUT CON, P729, DOI 10.1145/996566.996765
   Bjuréus P, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P31, DOI 10.1109/CODES.2002.1003597
   BRANDOLESE C, 2004, P 41 DES AUT C, P29
   BROWN J, 2006, XCELL J
   Chen DM, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P752, DOI 10.1109/ICCAD.2004.1382677
   Chen XY, 2007, IEEE T COMPUT AID D, V26, P359, DOI 10.1109/TCAD.2006.883915
   Clark NT, 2005, IEEE T COMPUT, V54, P1258, DOI 10.1109/TC.2005.156
   CLARK NT, 2005, P 32 ANN INT S COMP
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   Cordella L. P., 1999, Proceedings 10th International Conference on Image Analysis and Processing, P1172, DOI 10.1109/ICIAP.1999.797762
   Dutt N, 2003, COMPUTER, V36, P120, DOI 10.1109/MC.2003.1160063
   Flaherty N, 2004, IEE REVIEW, V50, P48, DOI 10.1049/ir:20040406
   Gao HX, 2005, 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P370
   GARCIA P, 2006, EURASIP J EMBEDDED S, P1
   GLESNER M, 2004, P 1 C COMP FRONT APR, P377
   Gonzalez RE, 2000, IEEE MICRO, V20, P60, DOI 10.1109/40.848473
   Guo YQ, 2003, ACM SIGPLAN NOTICES, V38, P199, DOI 10.1145/780731.780760
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Henkel J, 2003, COMPUTER, V36, P119, DOI 10.1109/MC.2003.1231200
   Kastner R, 2002, ACM T DES AUTOMAT EL, V7, P605, DOI 10.1145/605440.605446
   Kulkarni D, 2006, ACM T DES AUTOMAT EL, V11, P104, DOI 10.1145/1124713.1124721
   Kuon I, 2007, IEEE T COMPUT AID D, V26, P203, DOI 10.1109/TCAD.2006.884574
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LIN J, 2006, P DES AUT C JUL
   Lysaght P, 2005, IEEE DES TEST COMPUT, V22, P85, DOI 10.1109/MDT.2005.36
   Lysecky R, 2005, DES AUT TEST EUROPE, P18, DOI 10.1109/DATE.2005.38
   MARX W, 2008, DESIGN TEST CONTROL
   Nayak A, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P862, DOI 10.1109/DATE.2002.998400
   Pozzi L, 2006, IEEE T COMPUT AID D, V25, P1209, DOI 10.1109/TCAD.2005.855950
   Pozzi Laura., 2005, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, P2
   ROSE J, 1990, IEEE J SOLID-ST CIRC, V25, P1217, DOI 10.1109/4.62145
   SASSONE PG, 2004, P WORKSH WORKL CHAR
   Sun F, 2004, IEEE T COMPUT AID D, V23, P216, DOI 10.1109/TCAD.2003.822133
   TANURHAN Y, 2001, EE TIMES INDIA   MAR
   Todman TJ, 2005, IEE P-COMPUT DIG T, V152, P193, DOI 10.1049/ip-cdt:20045086
   *TRIM, TRIM INFR RES INSTR
   *VID IM DES LIN, 2007, AN STRETCHS 2 GEN CO
   Wirthlin M. J., 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.95TB8077), P99, DOI 10.1109/FPGA.1995.477415
   *XIL, 2002, XIL DAT SHEET VIRT 2
   *XIL, XIL PLATF FPGAS
   *XIL, 2000, XIL APPL NOT DES TIP
   *XIL, 2007, XIL US GUID VIRT 5 F
   Yehia S., 2005, P 2005 INT C COMPILE, P11
   Yu P, 2004, DES AUT CON, P723
   Yu P., 2004, Proc. ICCS, P69
   ZEIDMAN B, 2003, FUTURE PROGRAMMABLE
NR 54
TC 23
Z9 24
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2009
VL 55
IS 1
BP 1
EP 14
DI 10.1016/j.sysarc.2008.06.003
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 394CO
UT WOS:000262423200001
DA 2024-07-18
ER

PT J
AU Moga, A
   Dubois, M
AF Moga, Adrian
   Dubois, Michel
TI A comparative evaluation of hybrid distributed shared-memory systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed shared memory; Multiprocessor systems; NUMA; Software cache
   coherence; Execution-driven simulation
AB Distributed Shared-Memory (DSM) systems are shared-memory multiprocessor architectures in which each processor node contains a partition of the shared memory. In hybrid DSM systems coherence among caches is maintained by a software-implemented coherence protocol relying on some hardware support. Hardware support is provided to satisfy every node hit (the common case) and software is invoked only for accesses to remote nodes.
   In this paper we compare the design and performance of four hybrid distributed shared memory (DSM) organizations by detailed simulation of the same hardware platform. We have implemented the software protocol handlers for the four architectures. The handlers are written in C and assembly code. Coherence transactions are executed in trap and interrupt handlers. Together with the application, the handlers are executed in full detail in execution-driven simulations of six complete benchmarks with coarse-grain and fine-grain sharing. We relate our experience implementing and simulating the software protocols for the four architectures.
   Because the overhead of remote accesses is very high in hybrid systems, the system of choice is different than for purely hardware systems. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Moga, Adrian; Dubois, Michel] Univ So Calif, Dept Elect Engn, Los Angeles, CA 90089 USA.
   [Moga, Adrian] Intel Corp, Hillsboro, OR 97124 USA.
C3 University of Southern California; Intel Corporation
RP Dubois, M (corresponding author), Univ So Calif, Dept Elect Engn, Los Angeles, CA 90089 USA.
EM adrian.c.moga@intel.com; dubois@paris.usc.edu
CR AGARWAL V, 2000, 27 INT S COMP ARCH I
   Blumrich M. A., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P142, DOI 10.1109/ISCA.1994.288154
   Chaiken D., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P314, DOI 10.1109/ISCA.1994.288139
   Chaudhuri M, 2003, IEEE T COMPUT, V52, P862, DOI 10.1109/TC.2003.1214336
   Culler DavidE., 1999, PARALLEL COMPUTER AR
   DWARKADAS S, 1993, P 20 ANN INT S COMP, P144
   Falsafi B, 1997, ACM COMP AR, P229, DOI 10.1145/384286.264205
   GRAHN H, 1995, ACM COMP AR, P38, DOI 10.1109/ISCA.1995.524547
   HAGERSTEN E, 1992, COMPUTER, V25, P44, DOI 10.1109/2.156381
   JOE T, 1995, THESIS STANFORD U
   KALLA R, 2004, IBM POWER5 CHIP DUAL, P41
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Kontothanassis L. I., 1995, Proceedings. First IEEE Symposium on High-Performance Computer Architecture, P286, DOI 10.1109/HPCA.1995.386534
   KUBIATOWICZ J, 1992, P 5 INT C ARCH SUPP, P274
   Kuskin J., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P302, DOI 10.1109/ISCA.1994.288140
   LI K, 1988, P 1988 INT C PAR PRO, P94
   MCKEE S, 2004, COMPUTING FRONTI APR
   Moga A, 2003, COMPUT SYST SCI ENG, V18, P7
   MUDGE T, 2001, IEEE COMPUTER    APR, P52
   NORONHA R, 2005, DSM WORKSH CONJ 5 IE
   Nowatzyk Andreas., 1995, P 1995 INT C PARALLE, VI, P1
   PETERSON L, 1990, COMPUTER, V23, P23, DOI 10.1109/2.53352
   PINTO R, 2003, IEEE T PARALLEL DIST, V14
   Qiu XG, 1999, CONF PROC INT SYMP C, P76
   Reinhardt S. K., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P325, DOI 10.1109/ISCA.1994.288138
   Saulsbury A., 1995, Proceedings. First IEEE Symposium on High-Performance Computer Architecture, P276, DOI 10.1109/HPCA.1995.386535
   SCALES DJ, 1996, P 7 INT C ARCH SUPP, P174
   SCHOINAS I, 1994, P 6 INT C ARCH SUPP, P297
   STENSTROM P, 1992, ACM COMP AR, V20, P80, DOI 10.1145/146628.139705
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   ZHANG Z, 1997, P 3 S HIGH PERF COMP
NR 31
TC 4
Z9 7
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2009
VL 55
IS 1
BP 43
EP 52
DI 10.1016/j.sysarc.2008.07.003
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 394CO
UT WOS:000262423200004
DA 2024-07-18
ER

PT J
AU Jimeno, A
   Mora, H
   Sanchez, JL
   Pujol, F
AF Jimeno, Antonio
   Mora, Higinio
   Sanchez, Jose L.
   Pujol, Francisco
TI A BCD-based architecture for fast coordinate rotation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE binary coded decimals; computer performance; CORDIC; digital arithmetic
AB Although radix 10 based arithmetic has been gaining renewed importance over the last few years, decimal systems are not efficient enough and techniques are still under development. In this paper, an improvement of the CORDIC (coordinate rotation digital computer) method for decimal representation is proposed and applied to produce fast rotations. The algorithm uses BCD operands as inputs, combining the advantages of both decimal and binary systems. The result is a reduction of 50% in the number of iterations if compared with the original Decimal CORDIC method. Finally, we present a hardware architecture useful to produce BCD coordinates rotations accurately and fast, and different experiments demonstrating the advantages of the new method are shown. A reduction of 75% in a single stage delay is obtained, whereas the circuit area just increases in about 5%. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Jimeno, Antonio; Mora, Higinio; Sanchez, Jose L.; Pujol, Francisco] Univ Alicante, Alicante 03690, Spain.
C3 Universitat d'Alacant
RP Jimeno, A (corresponding author), Univ Alicante, Campus San Vicente S-N, Alicante 03690, Spain.
EM jimeno@dtic.ua.es
RI Jimeno-Morenilla, Antonio/K-5544-2014; Sánchez-Romero,
   José-Luis/AET-0777-2022; Pujol, Francisco A./L-1061-2014; Mora,
   Higinio/L-3347-2014
OI Jimeno-Morenilla, Antonio/0000-0002-3789-6475; Sánchez-Romero,
   José-Luis/0000-0001-8766-2813; Pujol, Francisco A./0000-0002-6503-2076;
   Mora, Higinio/0000-0002-8591-0710
CR Antelo E, 1997, IEEE T COMPUT, V46, P855, DOI 10.1109/12.609275
   Antelo E, 2005, IEEE T COMPUT, V54, P837, DOI 10.1109/TC.2005.115
   Babu HMH, 2006, J SYST ARCHITECT, V52, P272, DOI 10.1016/j.sysarc.2005.05.005
   BALLARD B, 2002, IEEE AESS SYST M FEB, P21
   Busaba FY, 2001, CONF REC ASILOMAR C, P1335, DOI 10.1109/ACSSC.2001.987708
   COCHRAN DS, 1972, ALGORITHMS ACCURACY, P10
   COWLISHAW MF, 2003, P 16 IEEE S COMP AR
   DEPRETTERE E., 1984, P ICASSP 84, p41.A.6.1
   DESPAIN AM, 1974, IEEE T COMPUT, VC 23, P993, DOI 10.1109/T-C.1974.223800
   Ercegovac Milos Dragutin, 2003, Digital Arithmetic, V1st
   Erle MA, 2003, IEEE INT CONF ASAP, P348, DOI 10.1109/ASAP.2003.1212858
   EUH J, 2002, P IEEE WORKSH SIGN P
   *EUR COMM DIR GEN, 1999, 22899EN EUR COMM DIR
   Goldstine HH, 1996, IEEE ANN HIST COMPUT, V18, P10, DOI 10.1109/85.476557
   HAVILAND GL, 1980, IEEE T COMPUT, V29, P68, DOI 10.1109/TC.1980.1675529
   *I EL EL ENG INC, 2005, DRAFT IEEE STAND FLO
   Kenney RD, 2005, IEEE T COMPUT, V54, P953, DOI 10.1109/TC.2005.129
   Kenney RD, 2004, IEEE COMP SOC ANN, P251, DOI 10.1109/ISVLSI.2004.1339545
   KENNEY RD, 2004, P 22 IEEE INT C COMP
   Kim S, 2001, IEEE PHOTONIC TECH L, V13, P350, DOI 10.1109/68.917849
   KROPA JC, 1978, MATH MAG, V51, P106
   MCMAINS S, 2002, P DETC02 ASME DES EN, P945
   Mencer O, 2000, J VLSI SIG PROCESS S, V24, P211, DOI 10.1023/A:1008145506415
   NIKMEHR H, 2005, ACM T COMPUT LOGIC
   Parhami B., 2000, Computer Arithmetic: Algorithms and Hardware Designs
   SCHMID H, 1974, DECIMAL COMPUTATION
   SCHMID H, 1973, USE DECIMAL CORDIC G, P64
   SHIRAZI B, 1989, IEE PROC-E, V136, P156, DOI 10.1049/ip-e.1989.0021
   *TEX INSTR, 2001, TI89TI92 PLUS DEV GU
   TIMMERMANN D, 1991, INTEGRATION, V11, P85, DOI 10.1016/0167-9260(91)90008-9
   TSANG A, 1991, TR03413 IBM SANT TER
   TSEN C, 2007, P 18 INT C APPL SPEC
   Valls J, 2002, J VLSI SIG PROC SYST, V32, P207, DOI 10.1023/A:1020205217934
   VALLS J, 2006, IEEE COMMUN MAGAZ, V44
   Villalba J., 1995, Proceedings. The International Conference on Application Specific Array Processors (Cat. No.95TB8098), P258, DOI 10.1109/ASAP.1995.522930
   Volder J. E., 1959, IRE T ELECTRON COM, VEC-8, P330, DOI [10.1109/TEC.1959.5222693, DOI 10.1109/TEC.1959.5222693]
   Walther J.S., 1971, AFIPS SPRING JOINT C, V38, P379, DOI [10.1145/1478786.1478840, DOI 10.1145/1478786.1478840]
   P 17 IEEE S COMP AR
NR 38
TC 4
Z9 6
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2008
VL 54
IS 8
BP 829
EP 840
DI 10.1016/j.sysarc.2008.02.001
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 346EZ
UT WOS:000259052700008
DA 2024-07-18
ER

PT J
AU MacQuire, A
   Brampton, A
   Rai, IA
   Race, NJP
   Mathy, L
AF MacQuire, Andrew
   Brampton, Andrew
   Rai, Idris A.
   Race, Nicholas J. P.
   Mathy, Laurent
TI Authentication in stealth distributed hash tables
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 32nd EUROMICRO Conference on Software Engineering and Advanced
   Applications
CY AUG 29-SEP 01, 2006
CL Cavtat, CROATIA
SP Univ Zagreb, Fac Elect Engn & Comp, Univ Linz, Johannes Kepler, Malardalen Univ
DE distributed hash table; peer-to-peer; security; public key
   infrastructure; stealth DHT
AB Most existing DHT algorithms assume that all nodes have equal capabilities. This assumption has previously been shown to be untrue in real deployments, where the heterogeneity of nodes can actually have a detrimental effect upon performance. We now acknowledge that nodes on the same overlay may also differ in terms of their trustworthiness. However, implementing and enforcing security policies in a network where all nodes are treated equally is a non-trivial task. We therefore extend our previous work on Stealth DHTs to consider the differentiation of nodes based on their trustworthiness rather than their capabilities alone. (C) 2008 Elsevier B.V. All rights reserved.
C1 [MacQuire, Andrew; Brampton, Andrew; Rai, Idris A.; Race, Nicholas J. P.; Mathy, Laurent] Univ Lancaster, Dept Comp, Lancaster LA1 4WA, Lancs, England.
C3 Lancaster University
RP MacQuire, A (corresponding author), Univ Lancaster, Dept Comp, InfoLab 21, Lancaster LA1 4WA, Lancs, England.
EM macquire@comp.lancs.ac.uk; branip-ton@comp.lancs.ac.uk;
   rai@comp.lancs.ac.uk; race@comp.lancs.ac.uk; laurent@comp.lancs.ac.uk
OI Race, Nicholas/0000-0002-6870-8078
CR ABERER K, 2005, J BUSINESS PROCESS I, V1, P26
   [Anonymous], 1999, P 3 S OP SYST DES IM
   [Anonymous], P 1 INT WORKSH PEER
   [Anonymous], 2001, P 8 WORKSH HOT TOP O
   [Anonymous], 2004, P ANN C USENIX ANN T
   [Anonymous], P 5 S OP SYST DES IM
   BRAMPTON A, 2006, P 2 C FUT NETW TECHN
   Calvert KL, 1997, IEEE COMMUN MAG, V35, P160, DOI 10.1109/35.587723
   Castro Miguel., IEEE J SELECTED AREA, V20
   DABEK F, 2001, P 18 ACM S OP SYST P
   DAVIS D, 2002, P GEN TRACK 2002 USE
   Kubiatowicz John., 2000, P ACM ASPLOS
   Li J., 2004, P 3 INT WORKSH PEER
   Liang J., 2006, P IEEE INFOCOM
   LIEBAU N, 2004, TR200405 TU
   Maymounkov P., 2002, P 1 INT WORKSH PEER
   MIZRAK AT, 2003, P 3 IEEE WORKSH INT
   NEUMAN BC, 1994, IEEE COMMUN MAG, V32, P33, DOI 10.1109/35.312841
   *OPENSSL, OP SOURC TOOLK SSL T
   PETERSON L, 2002, P 1 WORKSH HOT TOP N
   PLAXTON C, 1997, P 9 ANN ACM S PAR AL
   Ratnasamy Sylvia., 2001, P ACM SIGCOMM
   RIVEST R, 1996, PAYWORD MICROMINT 2
   RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI [10.1145/359340.359342, 10.1145/357980.358017]
   ROWSTRON A, 2001, P 3 INT WORKSH NETW
   Rowstron A., 2001, IFIP ACM INT C DISTR
   SAROIU S, 2002, P MULT COMP NETW
   Singh Atul, 2006, P IEEE INFOCOM
   SIT E, 2002, P 1 INT WORKSH PEER
   Sripanidkulchai K., 2001, POPULARITY GNUTELLA
   SRIVATSA M, 2005, P 14 USENIX SEC S
   STOICA I, 2001, P ACM SIGCOMM
   THIGPEN W, 2002, P 6 JOINT C INF SCI
   Zhao B, 2001, UCBCSD011141
   Zheng PF, 2003, ACM SIGCOMM COMP COM, V33, P103, DOI 10.1145/956981.956991
   ZHU Y, 2003, P 16 INT C PAR DISTR
   ZHUANG S, 2001, P 11 INT WORKSH NETW
NR 37
TC 1
Z9 2
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2008
VL 54
IS 6
BP 607
EP 618
DI 10.1016/j.sysarc.2008.01.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 320FS
UT WOS:000257219700006
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Stuijk, S
   Basten, T
   Geilen, M
   Ghamarian, AH
   Theelen, B
AF Stuijk, Sander
   Basten, Twan
   Geilen, Marc
   Ghamarian, Amir Hossein
   Theelen, Bart
TI Resource-efficient routing and scheduling of time-constrained streaming
   communication on networks-on-chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 9th EUROMICRO Conference on Digital System Design - Architectures,
   Methods and Tools
CY AUG 30-SEP 01, 2006
CL Cavtat, CROATIA
SP XILINX, ALDEC
DE networks-on-chip; time-constrained scheduling; resource-minimization;
   predictable design; synchronous dataflow
ID ARCHITECTURE
AB Network-on-chip-based multiprocessor systems-on-chip are considered as future embedded systems platforms. One of the steps in mapping an application onto such a parallel platform involves scheduling the communication on the network-on-chip. This paper presents different scheduling strategies that minimize resource usage by exploiting all scheduling freedom offered by networks-on-chip. It also introduces a technique to take the dynamism in applications into account when scheduling the communication of an application on the network-on-chip while minimizing the resource usage. Our experiments show that resource-utilization is improved when compared to existing techniques. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Stuijk, Sander; Basten, Twan; Geilen, Marc; Ghamarian, Amir Hossein; Theelen, Bart] Eindhoven Univ Technol, Dept Elect Engn, NL-5612 AZ Eindhoven, Netherlands.
C3 Eindhoven University of Technology
RP Stuijk, S (corresponding author), Eindhoven Univ Technol, Dept Elect Engn, Den Dolech 2, NL-5612 AZ Eindhoven, Netherlands.
EM s.stuijk@tue.nl
RI Basten, Twan/ABG-3430-2021; Stuijk, Sander/S-8565-2019
OI Basten, Twan/0000-0002-2274-7274; Stuijk, Sander/0000-0002-2518-6847;
   Geilen, Marc/0000-0002-2629-3249
CR Ackland B, 2000, IEEE J SOLID-ST CIRC, V35, P412, DOI 10.1109/4.826824
   Bekooij M, 2004, LECT NOTES COMPUT SC, V3199, P77
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Culler DavidE., 1999, PARALLEL COMPUTER AR
   DALLY WJ, 1986, DISTRIB COMPUT, V1, P187, DOI 10.1007/BF01660031
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Gangwal OP, 2005, INT C INTELL ENG SYS, V3, P1
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Ghamarian A. H., 2006, P 6 INT C APPL CONC, P25, DOI [DOI 10.1109/ACSD.2006.33, 10.1109/ACSD]
   GHEORGHITA S, 2006, SAMOS 06 P IEEE, P63
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   GOOSSENS K, 2005, DATE 05
   Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047
   Hansson A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P75
   Holsmark R, 2006, DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P696
   Hu J, 2005, IEE P-COMPUT DIG T, V152, P643, DOI 10.1049/ip-cdt:20045092
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   Millberg M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P890, DOI 10.1109/DATE.2004.1269001
   MURALI S, 2006, DATE, P118
   Neeb C, 2006, DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P665
   Ogras UY, 2005, IEEE IC CAD, P246, DOI 10.1109/ICCAD.2005.1560072
   Paulin PG, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P58, DOI 10.1109/DATE.2004.1269203
   Poplavko P., 2003, P 2003 INT C COMPILE, P63
   Radulescu A, 2005, IEEE T COMPUT AID D, V24, P4, DOI 10.1109/TCAD.2004.839493
   Rijpkema E, 2003, IEE P-COMPUT DIG T, V150, P294, DOI 10.1049/ip-cdt:20030830
   Rutten MJ, 2002, IEEE DES TEST COMPUT, V19, P39, DOI 10.1109/MDT.2002.1018132
   Stuijk S, 2006, DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P45
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Thid R, 2006, DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P681
NR 29
TC 12
Z9 14
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR-APR
PY 2008
VL 54
IS 3-4
BP 411
EP 426
DI 10.1016/j.sysarc.2007.07.004
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 312XK
UT WOS:000256705500006
DA 2024-07-18
ER

PT J
AU Farfeleder, S
   Krall, A
   Horspool, N
AF Farfeleder, Stefan
   Krall, Andreas
   Horspool, Nigel
TI Ultra fast cycle-accurate compiled emulation of inorder pipelined
   architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 5th International Workshop on Embedded Computer Systems - Architectures,
   Modeling, and Simulation
CY JUL 18-20, 2005
CL Samos, GREECE
DE instruction set emulator; interpreter; compiled emulation; pipelined
   VLIW architecture
AB Emulation of one architecture on another is useful when the architecture is under design, when software must be ported to a new platform or is being developed for systems which are still under development, or for embedded systems that insufficient resources to support the software development process. Emulation using an interpreter is typically slower than normal execution by up to 3 orders of magnitude. Our approach instead translates the program from the original architecture to another architecture while faithfully preserving its semantics at the lowest level. The emulation speeds are comparable to, and often faster than, programs running on the original architecture. Partial evaluation of architectural features is used to achieve such impressive performance, while permitting accurate statistics collection. Accuracy is at the level of the number of clock cycles spent executing each instruction (hence the description cycle-accurate). (c) 2006 Elsevier B.V. All rights reserved.
C1 TU Wien, Inst Comp Sprachen, Vienna, Austria.
   Univ Victoria, Dept Comp Sci, Victoria, BC V8W 2Y2, Canada.
C3 Technische Universitat Wien; University of Victoria
RP Krall, A (corresponding author), TU Wien, Inst Comp Sprachen, Argentinierstr 8, Vienna, Austria.
EM stefanf@complang.tuwien.ac.at; andi@complang.tuwien.ac.at;
   nigelh@cs.uvic.ca
CR AMICEL R, 2001, 5 INT WORKSH SOFTW C, P1
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Bermudo N, 2005, Fifth IEEE International Workshop on Source Code Analysis and Manipulation, Proceedings, P107, DOI 10.1109/SCAM.2005.6
   Cmelik B., 1994, Performance Evaluation Review, V22, P128, DOI 10.1145/183019.183032
   Dehnert JC, 2003, INT SYM CODE GENER, P15
   Glossner J, 2005, LECT NOTES COMPUT SC, V3553, P269
   Krall A, 2004, IEEE MICRO, V24, P67, DOI 10.1109/MM.2004.40
   MAY C, 1987, SIGPLAN NOTICES, V22, P1, DOI 10.1145/960114.29651
   MILLS C, 1991, SOFTWARE PRACT EXPER, V21, P877, DOI 10.1002/spe.4380210807
   Moreno JH, 1997, IBM J RES DEV, V41, P287, DOI 10.1147/rd.413.0287
   Nohl A, 2002, DES AUT CON, P22, DOI 10.1109/DAC.2002.1012588
   Pees S, 2000, ACM T DES AUTOMAT EL, V5, P815, DOI 10.1145/362652.362662
   Probst Mark., 2002, UKUUG LINUX DEVELOPE, P1
   ROWSON JA, 1994, ACM IEEE D, P439
   Schnarr E., 1998, SIGPLAN Notices, V33, P283, DOI 10.1145/291006.291063
   Schnerr J, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P562
   SITES RL, 1993, COMMUN ACM, V36, P69, DOI 10.1145/151220.151227
   WITCHEL E, 1996, ACM SIGMETRICS PERFO, V24, P68
NR 18
TC 3
Z9 4
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2007
VL 53
IS 8
BP 501
EP 510
DI 10.1016/j.sysarc.2006.11.003
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 184LQ
UT WOS:000247643500005
DA 2024-07-18
ER

PT J
AU Zhang, CH
   Long, Y
   Kurdahi, F
AF Zhang, Chunhui
   Long, Yun
   Kurdahi, Fadi
TI A scalable embedded JPEG 2000 architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 5th International Workshop on Embedded Computer Systems - Architectures,
   Modeling, and Simulation
CY JUL 18-20, 2005
CL Samos, GREECE
DE JPEG 2000; VLSI; image compressing; architectural exploration; embedded
   system
AB The latest image compression standard, JPEG 2000 is well tuned for diverse applications, thus raising various throughput demands on its building blocks. Therefore, a JPEG 2000 encoder with the feature of scalability is favorable for its ability of meeting different throughput requirements. On the other hand, the large amounts of data streams underline the importance of bandwidth optimization in designing the encoder. The initial specification, especially in terms of loop organization and array indices, describes the data manipulations and, subsequently, influences the outcome of the architecture implementation. Therefore, there is a clear need for the exploiting support, and we believe the emphasis should lie on the loop level steering. In this paper, we apply loop transformation techniques to a scalable embedded JPEG 2000 encoder design during the architectural exploration stage, considering not only the balance of throughput among different blocks, but also the reduction of data transfer. The architecture is prototyped onto Xilinx FPGA. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Calif Irvine, Dept EECS, Irvine, CA 92697 USA.
   Intel Corp, Mobile Wireless Commun Grp, Santa Clara, CA 95052 USA.
C3 University of California System; University of California Irvine; Intel
   Corporation
RP Zhang, CH (corresponding author), 2683 NW Overlook Dr APT 1424, Hillsboro, OR 97124 USA.
EM zhchh62@hotmail.com; longy@ece.uci.edu; kurdahi@ece.uci.edu
OI Kurdahi, Fadi/0000-0002-6982-365X
CR *AN DEV INC, AN PROD ADV JP2000
   Andra K, 2003, IEEE T CIRC SYST VID, V13, P209, DOI 10.1109/TCSVT.2003.809834
   [Anonymous], 2000, 154441 ISOIEC
   Banerjee U., 1993, Loop Transformations for Restructuring Compilers: The Foundations
   CHEN KF, 2001, P IEEE INT S CIRC SY, P765
   Chesney D. R., 1994, Proceedings 1994 International Conference on Parallel and Distributed Systems (Cat. No.94TH06817), P398, DOI 10.1109/ICPADS.1994.590345
   Chiang JS, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, P773
   CHUANG D, 2000, JPEG 2000 SCALABLE C
   Daubechies I, 1998, J FOURIER ANAL APPL, V4, P247, DOI 10.1007/BF02476026
   Huang QP, 2004, IEEE T CONSUM ELECTR, V50, P638, DOI 10.1109/TCE.2004.1309443
   Long Y, 2004, IEEE INT SOC CONF, P213
   WOLF ME, 1991, IEEE T PARALL DISTR, V2, P452, DOI 10.1109/71.97902
   Xilinx Inc, VIRT 2 PRO VIRT 2 PR
NR 13
TC 3
Z9 3
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2007
VL 53
IS 8
BP 524
EP 538
DI 10.1016/j.sysarc.2006.11.010
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 184LQ
UT WOS:000247643500007
DA 2024-07-18
ER

PT J
AU Muthukumar, V
   Bignall, RJ
   Selvaraj, H
AF Muthukumar, Venkatesan
   Bignall, Robert J.
   Selvaraj, Henry
TI An efficient variable partitioning approach for functional decomposition
   of circuits
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE functional decomposition; variable partitioning; logic synthesis
AB Functional decomposition is a process of splitting a complex circuit into smaller sub-circuits. There exist two major strategies in decomposition, namely, serial and parallel decomposition. In serial decomposition the problem the complex function represented as a truth table with support set variables and partitioned into free and bout set variables. The minterms corresponding to the bound set variables are represented as an equivalent function called the predecessor function. Equivalent minterms of the bound set variables are assigned an output code. The assigned output codes and the free set variable minterms are represented as the successor function. Serial decomposition is further categorized into disjoint and non-disjoint decomposition, when the free and bound set variables are disjoint and non-disjoint respectively. This paper deals with the problem of determining the set of best free and bound variables (variable partitioning problem) for disjoint serial decomposition. Variable partitioning is the first step in decomposition process. An efficient variable partition algorithm is one that determines the set of all free and bound set variables that satisfy the decomposition theorem in minimal time and by exploring the search space effectively. This will allow the decomposition algorithm to determine the best variable partition of a function that results in smaller decomposed functions and with maximum number of do not cares in these functions. Classical approaches to determine the best free and bound set use exhaustive search methods. The time and memory requirements for such approaches are exponential or super exponential.
   A novel heuristic search approach is proposed to determine the set of good variable partitions in minimal time by minimally exploring the search space. There are two heuristics employed in the proposed search approach, (1) r-admissibility based heuristic or pruned breadth first search (PBFS) approach and (2) Information relation based heuristic or improved pruned breadth first search (IPBFS) approach. The r-admissibility based heuristic is based on r-partition characteristics of the free and bound set variables. The information relation and measure based heuristic is based on information relationship of free and bound set variables that are expressed as r-partition heuristics. The proposed variable partition search approach has been successfully implemented and test with MCNC and Espresso benchmarks and the results indicate that the time complexity is comparable to r-admissible heuristic algorithm and the quality of solution is comparable to exact variable partitioning algorithm. A comparison of PBFS and IPBFS heuristics for certain benchmarks are also discussed in this paper. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Nevada, Dept Elect & Comp Engn, Las Vegas, NV 89154 USA.
   Monash Univ, Clayton, Vic 3168, Australia.
C3 Nevada System of Higher Education (NSHE); University of Nevada Las
   Vegas; Monash University
RP Muthukumar, V (corresponding author), Univ Nevada, Dept Elect & Comp Engn, 4505 Maryland Pkwy,Box 4026, Las Vegas, NV 89154 USA.
EM vm@unlv.nevada.edu
OI Muthukumar, Venkatesan/0000-0001-5357-5500
CR [Anonymous], P DES AUT C
   BRZOZOWSKI JA, 2003, J MULT-VALUED LOG S, V9, P377
   Chojnacki A, 2001, INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P409, DOI 10.1109/ISQED.2001.915264
   Diestel R., 2000, GRAPH THEORY, V173, DOI 10.4171/OWR/2013/02
   FILES C, 1994, USING SEARCH HEURIST
   JIANG JH, 1997, AS S PAC DES AUT C A, P259
   JOZWIAK L, 1998, P 29 IEEE INT S MULT
   JOZWIAK L, 1997, 23 EUROMICRO C 97 BU
   Luba T, 1995, VLSI DES, V3, P289, DOI 10.1155/1995/67208
   MARTINELLI A, DESIGN AUTOMATION TE, V1, P430
   PERKOWSKI M, 1995, DEV SEARCH STRATEGIE
   PERKOWSKI MI, 1995, UNIFIED APPROACH FUN
   Rawski M, 2004, PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, P136
   RAWSKI M, 1999, 25 EUR C MIL IT SEPT
   SELVARAJ H, 1994, THESIS WUT WARSAW
   WU H, 1993, P IWLS 93 TAH CIT CA
   WURTH B, 1999, ACM T DESIGN AUTOMAT, V4
   Yun-Shen Shen V., 1970, IEEE Transactions on Computers, Vc-19, P239, DOI 10.1109/T-C.1970.222903
   [No title captured]
NR 19
TC 6
Z9 6
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2007
VL 53
IS 1
BP 53
EP 67
DI 10.1016/j.sysarc.2006.07.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 130TY
UT WOS:000243823100004
DA 2024-07-18
ER

PT J
AU Turnu, I
   Melis, M
   Cau, A
   Setzu, A
   Concas, G
   Mannaro, K
AF Turnu, Ivana
   Melis, Marco
   Cau, Alessandra
   Setzu, Alessio
   Concas, Giulio
   Mannaro, Katiuscia
TI Modeling and simulation of open source development using an agile
   practice
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ACM Workshop on Quantitative Techniques for Software Process
CY OCT 31-NOV 05, 2004
CL Newport Beach, CA
SP ACM
DE software process simulation; open source; extreme programming; test
   driven development
AB The goal of this work is to study the effects of the adoption of agile practices on open source development. In particular, we started to evaluate the effects of TDD (Test Driven Development) since it is easier to apply in a distributed environment than most other agile practices. In order to reach this goal we used the simulation modeling approach. We developed a simulation model of open source software development process. The model was tuned using data from a real FLOSS project: Apache HTTP Server. To introduce the TDD practice in our FLOSS simulation model, we made some assumptions based on empirical results. The two FLOSS development models (nonTDD and TDD) were compared. The one incorporating the agile practice yields better results in terms of code quality. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Cagliari, Dept Elect & Elect Engn, I-09123 Cagliari, Italy.
C3 University of Cagliari
RP Concas, G (corresponding author), Univ Cagliari, Dept Elect & Elect Engn, I-09123 Cagliari, Italy.
EM concas@unica.it
RI MANNARO, KATIUSCIA/AAY-8644-2020
OI MANNARO, KATIUSCIA/0000-0002-3939-9042
CR [Anonymous], 2004, XP Ser
   [Anonymous], 2003, TEST DRIVEN DEV EXAM
   ANTONIADES IP, INT J SOFTWARE PROJE
   Beck Kent, 1999, Extreme Programming Explained: Embrace Change
   Braithwaite K, 2005, LECT NOTES COMPUT SC, V3556, P180
   CRISPEN L, 2003, TESTING EXTREME PROG
   ECKSTEIN J, 2004, EXTREME PROGRAMMING
   Erdogmus H, 2005, IEEE T SOFTWARE ENG, V31, P226, DOI 10.1109/TSE.2005.37
   FOWLER M, 2004, USING AGILE SOFTWARE
   GEORGE B, 2003, P 2003 ACM S APPL CO, P1135, DOI DOI 10.1145/952532.952753
   Kellner MI, 1999, J SYST SOFTWARE, V46, P91, DOI 10.1016/S0164-1212(99)00003-5
   Koch S, 2004, LECT NOTES COMPUT SC, V3092, P85
   Lui KM, 2004, LECT NOTES COMPUT SC, V3092, P219
   Mockus A, 2002, ACM T SOFTW ENG METH, V11, P309, DOI 10.1145/567793.567795
   Mockus A., 2000, Proceedings of the 2000 International Conference on Software Engineering. ICSE 2000 the New Millennium, P263, DOI 10.1109/ICSE.2000.870417
   Muller M. M., 2002, IEE Proceedings-Software, V149, P131, DOI 10.1049/ip-sen:20020540
   Poole CJ, 2004, LECT NOTES COMPUT SC, V3092, P60
NR 17
TC 22
Z9 26
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2006
VL 52
IS 11
BP 610
EP 618
DI 10.1016/j.sysarc.2006.06.005
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 106WW
UT WOS:000242133700002
DA 2024-07-18
ER

PT J
AU Liu, C
   Sivasubramaniam, A
   Kandemir, M
AF Liu, C
   Sivasubramaniam, A
   Kandemir, M
TI Optimizing bus energy consumption of on-chip multiprocessors using
   frequent values
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 12th Euromicro Conference on Parallel, Distributed and Network-Based
   Processing
CY FEB 11-13, 2004
CL Coruna, SPAIN
DE on-chip multiprocessors; value locality; power optimization
AB Chip multiprocessors (CMP) are a convenient way of leveraging from the technological trends to build high-end and embedded systems that are performance and power efficient, while exhibiting attractive properties such as scalability, reliability and ease of design. However, the on-chip interconnect for moving the data between the processors, and between the processors and memory subsystem, plays a crucial role in CMP design. This paper presents a novel approach to optimizing its power by exploiting the value locality in data transfers between processors. A communicating value cache (CVC) is proposed to reduce the number of bits transferred on the interconnect, and simulation results with several parallel applications show significant energy savings with this mechanism. Results show that the importance of our proposal will become even more significant in the future. (c) 2005 Elsevier B.V. All rights reserved.
C1 Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park
RP Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
EM chliu@cse.psu.cdu; anand@cse.psu.edu; kandemir@cse.psu.edu
CR ASLOT V, 2001, P INT WORKSH OPENMP, P1
   Basu K, 2002, INT SYMP MICROARCH, P345, DOI 10.1109/MICRO.2002.1176262
   Benini L, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P418, DOI 10.1109/DATE.2002.998307
   Bertozzi D, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P102, DOI 10.1109/DATE.2002.998256
   CIRTRON D, 1995, P 1 IEEE S HIGH PERF, P90
   Culler D., 1998, Parallel Computer Architecture: A Hardware/software Approach
   *DAC02, 2002, DAC02 SESS DES METH
   DALLY W, 1998, P HOT INTERCONNECTS
   Fornaciari W, 1999, HARDW SOFTW CODES, P152, DOI 10.1109/HSC.1999.777411
   Kadayif I, 2002, DES AUT CON, P703, DOI 10.1109/DAC.2002.1012715
   LIPASTI MH, 1997, CMUCSC974 DEP ELECT
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Mehta H, 1996, PR GR LAK SYMP VLSI, P178, DOI 10.1109/GLSV.1996.497616
   Mukherjee SS, 2002, IEEE MICRO, V22, P26, DOI 10.1109/40.988687
   Olukotun Kunle., 1996, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems. ASPLOS VII, P2
   Stan MR, 1997, IEEE T VLSI SYST, V5, P444, DOI 10.1109/92.645071
   STAN MR, 1995, IEEE T VLSI SYST, V3, P49, DOI 10.1109/92.365453
   Yang J, 2000, INT SYMP MICROARCH, P258, DOI 10.1109/MICRO.2000.898076
   Yang J, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P84, DOI 10.1109/LPE.2001.945379
   Zhang H, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P161, DOI 10.1109/LPE.1998.708182
NR 20
TC 5
Z9 9
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2006
VL 52
IS 2
BP 129
EP 142
DI 10.1016/j.sysarc.2004.10.009
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 011IL
UT WOS:000235261700006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Li, GH
   Wang, HY
AF Li, GH
   Wang, HY
TI A novel min-process checkpointing scheme for mobile computing systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE mobile computing system; concurrent checkpointing algorithm; consistent
   global checkpoint
ID DISTRIBUTED SYSTEMS; ROLLBACK-RECOVERY
AB In distributed computing systems, processes in different hosts take checkpoints to survive failures. For mobile computing systems, due to certain new characteristics such as mobility, low bandwidth, disconnection, low power consumption and limited memory, conventional distributed checkpointing schemes need to be reconsidered. In this paper, a novel min-process coordinated checkpointing algorithm that makes full use of the computation ability and power of mobile support stations is proposed. During normal computation message transmission, the checkpoint dependency information among mobile hosts is recorded in the corresponding mobile support stations. When a checkpointing procedure begins. the initiator concurrently informs relevant mobile hosts, which minimizes the identifying time. Moreover, compared with the existing coordinated checkpointing schemes, our algorithm blocks the minimum number of mobile support stations during the identifying procedure, which leads to the improvement of the system performance. In addition, the proposed algorithm is a min-process, domino-free checkpointing algorithm, which is especially desirable for mobile computing systems. Quantitative analysis and experimental simulation show that our algorithm outperforms other coordinated checkpointing schemes in terms of the identifying time and the number of blocked mobile support stations and then can provide a better system performance for mobile computing systems. (C) 2004 Elsevier B.V. All rights reserved.
C1 Huazhong Univ Sci & Technol, Coll Comp Sci & Technol, Wuhan 430074, Hubei, Peoples R China.
C3 Huazhong University of Science & Technology
RP Wang, HY (corresponding author), Cent China Normal Univ, Dept Informat & Technol, Wuhan 430079, Hubei, Peoples R China.
EM guohuili@263.net; wanghon-gya@hotmail.com
CR Acharya A., 1994, Proceedings of the Third International Conference on Parallel and Distributed Information Systems (Cat. No.94TH0668-4), P73, DOI 10.1109/PDIS.1994.331730
   BARIGAZZI G, 1983, P 13 IEEE S FAULT TO, P48
   Cao GH, 1998, PROC INT CONF PARAL, P37, DOI 10.1109/ICPP.1998.708461
   Cao J., 2001, P 15 INT PAR DISTR P, P14
   CHANDY KM, 1985, ACM T COMPUT SYST, V3, P63, DOI 10.1145/214451.214456
   Cristian F., 1991, Proceedings. Tenth Symposium on Reliable Distributed Systems (Cat. No.91CH3021-3), P12, DOI 10.1109/RELDIS.1991.145399
   CROW BP, 1997, IEEE COMMUNICATI SEP, P116
   DENG Y, 1994, J SYST SOFTWARE, V25, P59, DOI 10.1016/0164-1212(94)90057-4
   Elnozahy E. N., 1992, Proceedings 11th Symposium on Reliable Distributed Systems (Cat. No.92CH3187-2), P39, DOI 10.1109/RELDIS.1992.235144
   HUANG ST, 1989, P 9 INT C DISTR COMP, P79
   KIM JL, 1993, IEEE T PARALL DISTR, V4, P955, DOI 10.1109/71.238629
   KOO R, 1987, IEEE T SOFTWARE ENG, V13, P23, DOI 10.1109/TSE.1987.232562
   Prakash R, 1996, IEEE T PARALL DISTR, V7, P1035, DOI 10.1109/71.539735
   RAMANATHAN P, 1993, IEEE T SOFTWARE ENG, V19, P571, DOI 10.1109/32.232022
   Randell B., 1975, IEEE T SOFTWARE ENG, VSE-1, P220
   Silva L. M. E., 1992, Proceedings 11th Symposium on Reliable Distributed Systems (Cat. No.92CH3187-2), P155, DOI 10.1109/RELDIS.1992.235131
   Wang YM, 1997, IEEE T COMPUT, V46, P456, DOI 10.1109/12.588059
   WANG YM, 1995, P IEEE S REL DISTR S, P86
NR 18
TC 8
Z9 11
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2005
VL 51
IS 1
BP 45
EP 61
DI 10.1016/j.sysarc.2004.07.001
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 887YZ
UT WOS:000226342700004
DA 2024-07-18
ER

PT J
AU Wan-Kadir, WMN
   Loucopoulos, P
AF Wan-Kadir, WMN
   Loucopoulos, P
TI Relating evolving business rules to software design
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Workshop on Adaptable Systems and Software Architectures (WASA)
CY JUN 25, 2002
CL Las Vegas, NV
DE software evolution; business rules; software architecture/design; user
   requirements
ID EVOLUTION
AB In order to remain useful, it is important for software to evolve according to the changes in its business environment. Business rules, which can be used to represent both user requirements and conditions to which the system should conform, are considered as the most volatile part in today's software applications. Their changes bring high impact on both the business processes and the software itself. In this paper, we present an approach that considers business rules as an integral part of a software system and its evolution. The approach transcends the areas of requirements specification and software design. We develop the Business Rule Model to capture and specify business rules, and the Link Model to relate business rules to the metamodel level of software design elements. The aim is to improve requirements traceability in software design, as well as minimizing the efforts of software changes due to the changes of business rules. The approach is demonstrated using examples from an industrial application. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Manchester, Inst Sci & Technol, Dept Computat, Manchester M60 1QD, Lancs, England.
C3 University of Manchester
RP Univ Manchester, Inst Sci & Technol, Dept Computat, POB 88, Manchester M60 1QD, Lancs, England.
EM peri.loucopoulos@co.umist.ac.uk
RI Loucopoulos, Pericles/O-4423-2019; Wan-Kadir, Wan M.N./K-5568-2012
OI Loucopoulos, Pericles/0000-0003-1395-5001; Wan Kadir, Wan Mohd
   Nasir/0000-0003-4459-4050
CR ALVESFOSS J, 2002, P 35 ANN HAW INT C S
   ANDRADE L, 2000, P ACM C OBJ OR PROGR
   ANDRADE L, 2001, P 13 C ADV INF SYST
   ARSANJANI A, 2000, P 7 PATT LANG PROGR
   ASTLEY M, 1998, P INT S SOFTW ENG PA
   Chapin N, 2001, J SOFTW MAINT EVOL-R, V13, P3, DOI 10.1002/smr.220
   Diaz O, 1998, J SYST SOFTWARE, V41, P105, DOI 10.1016/S0164-1212(97)10011-5
   EVANS H, 1999, P C OBJ OR PROGR SYS
   FINKELSTEIN A, 2000, P C FUT SOFTW ENG LI
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   GOUVEIA J, 2001, P TOOLS EUR
   HALLE BV, 1994, DATABASE PROGRAMMING, P15
   HAY D, 2000, DEFINIGN BUSINESS RU
   Herbst H, 1996, INFORM SYST, V21, P147, DOI 10.1016/0306-4379(96)00009-9
   Herbst H., 1997, BUSINESS RULE ORIENT
   *IBM, 2002, WEBSPH APPL SERV ENT
   ITOU K, 2000, P INT S PRINC SOFTW
   JARZABEK S, 1998, P INT WORKSH LARG SC
   KADIR WMN, 2003, P INT C SOFTW ENG RE
   KADIR WMN, 2000, P MAL SCI TECHN C 20
   KARDASIS P, 2003, P 6 INT C BUS INF SY
   KRAMMER MI, 1997, DISTRIBUTED COMPUTIN
   LIU L, 1998, P 31 HAW INT C SYST
   LOUCOPOULOS P, 1989, SOFTWARE ENG J, V4, P259, DOI 10.1049/sej.1989.0036
   Loucopoulos P., 1992, SIGOIS Bulletin, V13, P28, DOI 10.1145/134376.134384
   Loucopoulos P, 1991, INFORM SYST J, V1, P129, DOI 10.1111/j.1365-2575.1991.tb00032.x
   LOUCOPOULOS P, 1991, P IFIP WG8 1 WORK C
   MAGEE J, 1994, DISTRIBUTED SOFTWARE, V1
   Mens T., 2000, Automated Software Engineering, V7, P39, DOI 10.1023/A:1008765200695
   Morgan T., 2002, BUSINESS RULES INFOR
   *OMG, 2001, OMG UN MOD LANG SPEC
   ORIEZY P, 1998, P INT C SOFTW ENG 19
   PERRY DE, 1999, P INT C SOFTW ENG LO
   PETRONIAS I, 1994, P EDBT 94 CAMBR UK
   RIEHLE D, 2000, WUCS0029
   ROSCA D, 1997, P INT S REQ ENG ISRE
   Ross R., 2003, PRINCIPLES BUSINESS
   ROUVELLOU I, 2000, P 33 INT C TECHN OBJ
   ROUVELLOU I, 1999, P C OBJ OR PROGR SYS
   SCHNEIDER JG, 1999, THESIS U BERN I COMP
   SENIVONGSE T, 1999, P INT S DISTR OBJ AP
   VANASSCHE F, 1988, KNOWL-BASED SYST, P4
   VONHALLE B, 2002, BUSINESS RULE APPL B
   YODER JW, 2001, P 3 WORKSH BEST PRAC
   YODER JW, 2002, P P WORK IEEE IFIP C
   Zaniolo C., 1997, ADV DATABASE SYSTEMS
NR 46
TC 37
Z9 50
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2004
VL 50
IS 7
BP 367
EP 382
DI 10.1016/j.sysarc.2003.09.006
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 834JG
UT WOS:000222406800002
DA 2024-07-18
ER

PT J
AU Mumolo, E
   Savron, M
AF Mumolo, E
   Savron, M
TI Reducing disk I/O times using anticipatory movements of the disk head
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE computer architecture; hard disk; disk cache; seek time; prediction
ID CACHE
AB Finding a good rest position for the disk head is very important for the performance of a hard disk. It has been shown in the past that rest positions obtained through anticipatory movements of the disk head can indeed improve response time, but practical algorithms have not been described yet. In this paper we describe a software technique for performing anticipatory movements of the disk head. In particular, we show that by partitioning the disk controller memory into a part used for caching and a part used for predictive movements, lower I/O times as compared with the usual read-ahead cache configurations are obtained. Through trace-driven simulations we show in fact that significant improvements in the disk I/O times can be obtained as compared to standard disk caching. Since the technique should be realized at the firmware level in the disk controller and no hardware modifications are needed, the implementation cost is low. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Trieste, DEEI, I-34127 Trieste, Italy.
C3 University of Trieste
RP Mumolo, E (corresponding author), Univ Trieste, DEEI, Via Valerio 10, I-34127 Trieste, Italy.
EM mumolo@units.it; msavron@hotmail.com
CR Chang RI, 2000, SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, P323, DOI 10.1109/ICPADS.2000.857714
   GRIFFIOEN J, 1994, PROCEEDINGS OF THE SUMMER 1994 USENIX CONFERENCE, P197
   GRIMSRUD KS, 1993, IEEE T KNOWL DATA EN, V5, P88, DOI 10.1109/69.204094
   Hahn U, 1999, IEEE S MASS STOR SYS, P128, DOI 10.1109/MASS.1999.830009
   Hu YM, 2002, IEEE T PARALL DISTR, V13, P290, DOI 10.1109/71.993208
   Jeppesen J, 2001, PR IEEE COMP DESIGN, P262, DOI 10.1109/ICCD.2001.955038
   Joseph D, 1999, IEEE T COMPUT, V48, P121, DOI 10.1109/12.752653
   KAREDLA R, 1994, IEEE COMPUTER    MAR, P38
   KHALID H, 1997, ACM SIGARCH COMPUTER, V25, P27
   KING RP, 1990, ACM T COMPUT SYST, V8, P214, DOI 10.1145/99926.99930
   Lee D, 2001, IEEE T COMPUT, V50, P1352, DOI 10.1109/tc.2001.970573
   LEE W, 1999, 1999 INT C PAR PROC, P363
   MUMOLO E, 1999, P 7 INT S MOD AN SIM, P305
   NG W, 1998, IEEE COMPUTER    MAY, P75
   PENDRE R, 1996, IEEE MIDW S CIRCUITS, V3, P18
   RAJAMANI R, 2000, IEEE S CIRCUITS  AUG, P408
   RUEMMLER C, 1993, PROCEEDINGS OF THE WINTER 1993 USENIX CONFERENCE, P405
   RUEMMLER C, 1994, COMPUTER, V27, P17, DOI 10.1109/2.268881
   Seltzer M., 1990, Proceedings of the Winter 1990 USENIX Conference, P313
   SHRIVER E, 1998, ACM SIGMETRICS 98 C, P182
   TEOREY TJ, 1972, COMMUN ACM, V15, P177, DOI 10.1145/361268.361278
   THIEBAUT D, 1992, IEEE T COMPUT, V41, P665, DOI 10.1109/12.144619
   WANG J, 2001, ACM SIGMETRICS PERFO, V29, P26
NR 23
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2004
VL 50
IS 1
BP 17
EP 33
DI 10.1016/S1383-7621(03)00097-3
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 768VT
UT WOS:000188591300002
DA 2024-07-18
ER

PT J
AU Danelutto, M
AF Danelutto, M
TI HPC the easy way: new technologies for high performance application
   development and deployment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 11th Euromicro Conference on Parallel, Distributed and Network-Based
   Processing
CY FEB 05-07, 2003
CL GENOA, ITALY
SP Italian Natl Res Council, Inst Appl Math & Informat Technol, European Commiss Informat Soc Technol Program, Euromicro
DE parallel programming; structured parallel programming models; skeletons;
   design patterns; components; high performance computing
ID PARALLEL; ENVIRONMENT; SKELETONS; LANGUAGE
AB With the increase of both computing power available and computer application size and complexity, existing programming methodologies and technologies for parallel and distributed computing demonstrated their inadequacy. New techniques have therefore been designed and are currently being developed that aim at providing the user/programmer with higher level programming methodologies, environments and run time supports.
   In this work, we take into account some of these new technologies and we discuss their features, both positive and negative. Eventually, exploiting our experience in structured parallel programming environment design, we try to summarize which features have to be included in the programming environments of the near future, those answering (or trying to answer) the pressures and urgencies of current days claiming for new, efficient, easy to use high performance programming environments. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Pisa, Dept Comp Sci, I-56125 Pisa, Italy.
C3 University of Pisa
RP Danelutto, M (corresponding author), Univ Pisa, Dept Comp Sci, V Buonarroti 2, I-56125 Pisa, Italy.
EM marcod@di.unipi.it
OI DANELUTTO, MARCO/0000-0002-7433-376X
CR Aldinucci M, 2003, FUTURE GENER COMP SY, V19, P611, DOI 10.1016/S0167-739X(02)00172-3
   ALDINUCCI M, IN PRESS PARCO 2003
   Aldinucci M., 1999, P PDCS INT C PAR DIS, P955
   ALDINUCCI M, IN PRESS P PARCO 200
   ALDINUCCI M, LNCS, V2790, P1295
   Au P., 1996, Euro-Par '96 Parallel Processing. Second International Euro-Par Conference. Proceedings, P601
   Bacci B, 1999, PARALLEL COMPUT, V25, P1827, DOI 10.1016/S0167-8191(99)00072-1
   BACCI B, 1995, CONCURRENCY-PRACT EX, V7, P225, DOI 10.1002/cpe.4330070305
   BACCI B, 1994, PROGR ENV MASSIVELY, V13
   BACCI B, 1994, P 1994 TRANSP RES AP, P268
   Baiardi F., 1991, Proceedings of the Fifteenth Annual International Computer Software and Applications Conference (Cat. No.91CH3023-9), P536, DOI 10.1109/CMPSAC.1991.170236
   Baiardi F., 1991, Proceedings. Advanced Computer Technology, Reliable Systems and Applications. 5th Annual European Computer Conference CompEuro '91 (Cat. No.91CH3001-5), P18, DOI 10.1109/CMPEUR.1991.257349
   BISHOF H, LNCS, V2790, P682
   BROMLING S, 2001, THESIS U ALBERTA
   BROMLING S, 2002, P PARCO 2001
   CARRIERO N, 1989, COMMUN ACM, V32, P444, DOI 10.1145/63334.63337
   CIARPAGLINI S, 1997, P PCW 97 CAMB AUSTR
   COLE M, 2002, BRINGING SKELETONS C
   Cole M., 1989, DEV CHILDREN
   Danelutto M, 2000, LECT NOTES COMPUT SC, V1900, P1175
   Danelutto M., 2001, Parallel Processing Letters, V11, P41, DOI 10.1142/S0129626401000415
   Danelutto M, 2000, LECT NOTES COMPUT SC, V1823, P385
   Danelutto M., 1992, Future Generation Computer Systems, V8, P205, DOI 10.1016/0167-739X(92)90040-I
   DANELUTTO M, 1998, ACM SIGPLAN WORKSH M, P31
   DANELUTTO M, 1999, P INT PARCO 99 PAR C, P460
   Foster I.K., 2002, Global Grid Forum
   Gamma Erich., 1994, DESIGN PATTERNS
   GANNON D, 1999, P SIAM PP
   GELERNTER D, 1992, COMMUN ACM, V35, P96, DOI 10.1145/129630.129635
   GOSWAMI D, 1999, P ISCOPE 9 C INCS, P130
   Kuchen H, 2002, LECT NOTES COMPUT SC, V2400, P620
   MacDonald S, 2002, PARALLEL COMPUT, V28, P1663, DOI 10.1016/S0167-8191(02)00190-4
   MacDonald S, 2000, LECT NOTES COMPUT SC, V1900, P95
   MACDONALD S, 2002, 17 IEEE INT C AUT SO
   MASSINGIL B, 1999, P 6 PATT LANG PROGR
   Massingill BL, 2000, LECT NOTES COMPUT SC, V1900, P678
   MASSINGILL BL, 1999, 99022 CISE U FLOR
   Orlando S, 1999, CONCURRENCY-PRACT EX, V11, P407, DOI 10.1002/(SICI)1096-9128(199907)11:8<407::AID-CPE435>3.0.CO;2-0
   PAPADOPOULUS GA, 1997, LCNS, V1277
   Pelagatti S, 1998, STRUCTURED DEV PARAL
   Sérot J, 2002, PARALLEL COMPUT, V28, P1685, DOI 10.1016/S0167-8191(02)00189-8
   SEROT J, 2001, PARALLEL PROCESSING, V11
   SIEGEL J, 2000, CORBA 3
   SNELL J, 2002, WEB SERVICES INTEROP
   Szafron D, 1996, CONCURRENCY-PRACT EX, V8, P147, DOI 10.1002/(SICI)1096-9128(199603)8:2<147::AID-CPE199>3.0.CO;2-O
   *TOP500 ORG, TOP500 SUP SIT
   Vanneschi M, 2002, PARALLEL COMPUT, V28, P1709, DOI 10.1016/S0167-8191(02)00188-6
NR 47
TC 3
Z9 4
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2003
VL 49
IS 10-11
BP 399
EP 419
DI 10.1016/j.sysarc.2003.06.001
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 749XH
UT WOS:000186955000002
DA 2024-07-18
ER

PT J
AU Krasniewski, A
AF Krasniewski, A
TI Evaluation of delay fault testability of LUTs for the enhancement of
   application-dependent testing of FPGAs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGAs; testing; delay faults; testability evaluation
ID IDENTIFICATION; GENERATION; DIAGNOSIS; DESIGN
AB Testing delay faults in FPGAs differs significantly from testing delay faults in circuits whose combinational sections are represented as gate networks. Based on delay fault testability conditions, formulated in a form suitable for analysis of LUT-based FPGAs, a new method for the evaluation of delay fault testability of LUT functions has been developed. It relies on an indicator called delay fault activation profile. The proposed method supports an analysis and comparison of different procedures for the enhancement of detectability of FPGA delay faults that rely on transformations of user-defined functions of LUTs in the section under test. The effectiveness of the method is demonstrated by applying it to prove the efficiency and to optimize a specific procedure for the transformation of user-defined LUT functions. (C) 2003 Elsevier B.V. All rights reserved.
C1 Warsaw Univ Technol, Inst Telecommun, PL-00665 Warsaw, Poland.
C3 Warsaw University of Technology
RP Warsaw Univ Technol, Inst Telecommun, Nowowiejska 15-19, PL-00665 Warsaw, Poland.
EM andrzej@tele.pw.edu.pl
CR Abramovici M, 2001, IEEE T VLSI SYST, V9, P159, DOI 10.1109/92.920830
   ABRAMOVICI M, 2002, P IEEE INT ON LI TES
   Betz V, 1997, PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P551, DOI 10.1109/CICC.1997.606687
   BHATTACHARYA D, 1995, IEEE T COMPUT, V44, P434, DOI 10.1109/12.372035
   Cheng KT, 1996, IEEE T COMPUT AID D, V15, P845, DOI 10.1109/43.511566
   Cheng KTT, 1996, IEEE T COMPUT, V45, P1379, DOI 10.1109/12.545968
   Harris IG, 2002, IEEE T COMPUT AID D, V21, P1337, DOI 10.1109/TCAD.2002.804108
   Harris IG, 2001, INT TEST CONF P, P932, DOI 10.1109/TEST.2001.966717
   Huang WK, 1998, IEEE T VLSI SYST, V6, P276, DOI 10.1109/92.678888
   INOUE T, 1998, IEEE DES TEST COMPUT, P39
   ITAZAKI NY, 1997, P 3 ON LIN TEST WORK, P202
   Krasniewski A, 2002, IFAC WORK S, P281
   Krasniewski A, 2002, LECT NOTES COMPUT SC, V2438, P616
   Krasniewski A, 2000, IFAC WORK S, P129
   Krasniewski A, 2001, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, P310, DOI 10.1109/DSD.2001.952312
   Krasniewski A., 1996, P IFIP WORKSH LOG AR, P167
   KRASNIEWSKI A, 2001, P 4 IEEE DES DIAGN E, P47
   KRASNIEWSKI A, 2000, LNCS, V1896, P675
   Krstic A, 1999, IEEE T COMPUT AID D, V18, P669, DOI 10.1109/43.766720
   LAM WK, 1995, IEEE T COMPUT AID D, V14, P32, DOI 10.1109/43.363125
   Leeser M, 1998, IEEE DES TEST COMPUT, V15, P16, DOI 10.1109/54.655178
   Mojoli G, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P89, DOI 10.1109/DATE.1998.655841
   Pomeranz I, 1998, IEEE T COMPUT AID D, V17, P333, DOI 10.1109/43.703823
   Quddus W, 1999, ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, P97, DOI 10.1109/ISCAS.1999.777814
   Renovell M, 2001, INT TEST CONF P, P924, DOI 10.1109/TEST.2001.966716
   Renovell M, 2000, INT TEST CONF P, P854, DOI 10.1109/TEST.2000.894292
   Renovell M, 1997, IEEE VLSI TEST SYMP, P230, DOI 10.1109/VTEST.1997.600278
   RENOVELL M, 2000, LNCS, V1896, P300
   SPARMANN U, 1995, DES AUT CON, P119
   Stroud C, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P387, DOI 10.1109/VTEST.1996.510883
   Stroud C, 1997, INT TEST CONF P, P539, DOI 10.1109/TEST.1997.639662
   Stroud C, 1998, INT TEST CONF P, P404, DOI 10.1109/TEST.1998.743180
   Sun XL, 2000, INT TEST CONF P, P795, DOI 10.1109/TEST.2000.894276
   UNDERWOOD B, 1994, INTERNATIONAL TEST CONFERENCE 1994, PROCEEDINGS, P154, DOI 10.1109/TEST.1994.527946
   WAGNER KD, 1987, IEEE T COMPUT, V36, P332, DOI 10.1109/TC.1987.1676905
NR 35
TC 2
Z9 4
U1 1
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2003
VL 49
IS 4-6
BP 283
EP 296
DI 10.1016/S1383-7621(03)00066-3
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 738MH
UT WOS:000186292100011
OA Bronze
DA 2024-07-18
ER

EF