// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "07/29/2021 15:02:12"

// 
// Device: Altera EP4CGX30CF23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ramComplexNum (
	clk,
	din_aReal,
	din_aImag,
	we_aReal,
	we_aImag,
	w_addr_aReal,
	w_addr_aImag,
	r_addr_aReal,
	r_addr_aImag,
	dout_aReal,
	dout_aImag,
	din_bReal,
	din_bImag,
	we_bReal,
	we_bImag,
	w_addr_bReal,
	w_addr_bImag,
	r_addr_bReal,
	r_addr_bImag,
	dout_bReal,
	dout_bImag,
	din_cReal,
	din_cImag,
	we_cReal,
	we_cImag,
	w_addr_cReal,
	w_addr_cImag,
	r_addr_cReal,
	r_addr_cImag,
	dout_cReal,
	dout_cImag,
	din_dReal,
	din_dImag,
	we_dReal,
	we_dImag,
	w_addr_dReal,
	w_addr_dImag,
	r_addr_dReal,
	r_addr_dImag,
	dout_dReal,
	dout_dImag);
input 	clk;
input 	[7:0] din_aReal;
input 	[7:0] din_aImag;
input 	we_aReal;
input 	we_aImag;
input 	[2:0] w_addr_aReal;
input 	[2:0] w_addr_aImag;
input 	[2:0] r_addr_aReal;
input 	[2:0] r_addr_aImag;
output 	[7:0] dout_aReal;
output 	[7:0] dout_aImag;
input 	[7:0] din_bReal;
input 	[7:0] din_bImag;
input 	we_bReal;
input 	we_bImag;
input 	[2:0] w_addr_bReal;
input 	[2:0] w_addr_bImag;
input 	[2:0] r_addr_bReal;
input 	[2:0] r_addr_bImag;
output 	[7:0] dout_bReal;
output 	[7:0] dout_bImag;
input 	[7:0] din_cReal;
input 	[7:0] din_cImag;
input 	we_cReal;
input 	we_cImag;
input 	[2:0] w_addr_cReal;
input 	[2:0] w_addr_cImag;
input 	[2:0] r_addr_cReal;
input 	[2:0] r_addr_cImag;
output 	[7:0] dout_cReal;
output 	[7:0] dout_cImag;
input 	[7:0] din_dReal;
input 	[7:0] din_dImag;
input 	we_dReal;
input 	we_dImag;
input 	[2:0] w_addr_dReal;
input 	[2:0] w_addr_dImag;
input 	[2:0] r_addr_dReal;
input 	[2:0] r_addr_dImag;
output 	[7:0] dout_dReal;
output 	[7:0] dout_dImag;

// Design Ports Information
// dout_aReal[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[1]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[2]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[4]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[6]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[7]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[0]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[1]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[2]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[4]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[5]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[6]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[0]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[2]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[3]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[5]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[6]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[7]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[0]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[1]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[2]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[3]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[4]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[5]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[7]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[1]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[3]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[4]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[5]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[6]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[7]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[0]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[1]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[2]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[3]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[4]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[6]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[7]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[1]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[4]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[5]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[6]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[7]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[0]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[1]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[4]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[5]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[6]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[7]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_aReal[0]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_aReal[1]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_aReal[2]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_aImag[0]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_aImag[1]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_aImag[2]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_bReal[0]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_bReal[1]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_bReal[2]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_bImag[0]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_bImag[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_bImag[2]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_cReal[0]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_cReal[1]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_cReal[2]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_cImag[0]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_cImag[1]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_cImag[2]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_dReal[0]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_dReal[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_dReal[2]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_dImag[0]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_dImag[1]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr_dImag[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[0]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_aReal	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_aReal[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_aReal[2]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_aReal[1]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_aImag	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_aImag[0]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_aImag[2]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_aImag[1]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[1]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[2]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[4]	=>  Location: PIN_A1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[4]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[5]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[6]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[6]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[7]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[7]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[0]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_bReal	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_bReal[0]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_bReal[2]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_bReal[1]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[0]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_bImag	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_bImag[0]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_bImag[2]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_bImag[1]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[1]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[2]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[2]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[3]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[3]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[4]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[4]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[5]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[6]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[6]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[7]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[7]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[0]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_cReal	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_cReal[0]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_cReal[2]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_cReal[1]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[0]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_cImag	=>  Location: PIN_W18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_cImag[0]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_cImag[2]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_cImag[1]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[1]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[2]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[2]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[3]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[3]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[4]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[4]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[5]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[5]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[6]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[6]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[7]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[7]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[0]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_dReal	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_dReal[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_dReal[2]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_dReal[1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[0]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_dImag	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_dImag[0]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_dImag[2]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr_dImag[1]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[1]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[2]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[4]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[7]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[7]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \trueDualPortRam0|ram~40_q ;
wire \trueDualPortRam0|ram~9_q ;
wire \trueDualPortRam0|ram~1_q ;
wire \trueDualPortRam0|ram~44_q ;
wire \trueDualPortRam0|ram~22_q ;
wire \trueDualPortRam2|ram~56_q ;
wire \trueDualPortRam2|ram~24_q ;
wire \trueDualPortRam2|ram~18_q ;
wire \trueDualPortRam2|ram~28_q ;
wire \trueDualPortRam2|ram~63_q ;
wire \trueDualPortRam3|ram~33_q ;
wire \trueDualPortRam3|ram~17_q ;
wire \trueDualPortRam3|ram~34_q ;
wire \trueDualPortRam3|ram~58_q ;
wire \trueDualPortRam3|ram~2_q ;
wire \trueDualPortRam3|ram~59_q ;
wire \trueDualPortRam3|ram~60_q ;
wire \trueDualPortRam3|ram~29_q ;
wire \trueDualPortRam3|ram~62_q ;
wire \trueDualPortRam3|ram~30_q ;
wire \trueDualPortRam0|ram~68_combout ;
wire \trueDualPortRam0|ram~73_combout ;
wire \trueDualPortRam0|ram~74_combout ;
wire \trueDualPortRam0|ram~100_combout ;
wire \trueDualPortRam0|ram~112_combout ;
wire \trueDualPortRam2|ram~71_combout ;
wire \trueDualPortRam2|ram~67_combout ;
wire \trueDualPortRam2|ram~80_combout ;
wire \trueDualPortRam2|ram~99_combout ;
wire \trueDualPortRam2|ram~127_combout ;
wire \trueDualPortRam3|ram~78_combout ;
wire \trueDualPortRam3|ram~72_combout ;
wire \trueDualPortRam3|ram~86_combout ;
wire \trueDualPortRam3|ram~87_combout ;
wire \trueDualPortRam3|ram~82_combout ;
wire \trueDualPortRam3|ram~95_combout ;
wire \trueDualPortRam3|ram~103_combout ;
wire \trueDualPortRam3|ram~107_combout ;
wire \trueDualPortRam3|ram~119_combout ;
wire \trueDualPortRam3|ram~115_combout ;
wire \trueDualPortRam0|ram~130_combout ;
wire \trueDualPortRam0|ram~135_combout ;
wire \trueDualPortRam0|ram~136_combout ;
wire \trueDualPortRam0|ram~175_combout ;
wire \trueDualPortRam1|ram~178_combout ;
wire \trueDualPortRam1|ram~179_combout ;
wire \trueDualPortRam1|ram~205_combout ;
wire \trueDualPortRam1|ram~206_combout ;
wire \rtl~34_combout ;
wire \w_addr_aReal[0]~input_o ;
wire \w_addr_aImag[0]~input_o ;
wire \w_addr_bReal[1]~input_o ;
wire \we_bImag~input_o ;
wire \w_addr_cReal[0]~input_o ;
wire \w_addr_cImag[1]~input_o ;
wire \we_dReal~input_o ;
wire \w_addr_dImag[1]~input_o ;
wire \dout_aReal[0]~output_o ;
wire \dout_aReal[1]~output_o ;
wire \dout_aReal[2]~output_o ;
wire \dout_aReal[3]~output_o ;
wire \dout_aReal[4]~output_o ;
wire \dout_aReal[5]~output_o ;
wire \dout_aReal[6]~output_o ;
wire \dout_aReal[7]~output_o ;
wire \dout_aImag[0]~output_o ;
wire \dout_aImag[1]~output_o ;
wire \dout_aImag[2]~output_o ;
wire \dout_aImag[3]~output_o ;
wire \dout_aImag[4]~output_o ;
wire \dout_aImag[5]~output_o ;
wire \dout_aImag[6]~output_o ;
wire \dout_aImag[7]~output_o ;
wire \dout_bReal[0]~output_o ;
wire \dout_bReal[1]~output_o ;
wire \dout_bReal[2]~output_o ;
wire \dout_bReal[3]~output_o ;
wire \dout_bReal[4]~output_o ;
wire \dout_bReal[5]~output_o ;
wire \dout_bReal[6]~output_o ;
wire \dout_bReal[7]~output_o ;
wire \dout_bImag[0]~output_o ;
wire \dout_bImag[1]~output_o ;
wire \dout_bImag[2]~output_o ;
wire \dout_bImag[3]~output_o ;
wire \dout_bImag[4]~output_o ;
wire \dout_bImag[5]~output_o ;
wire \dout_bImag[6]~output_o ;
wire \dout_bImag[7]~output_o ;
wire \dout_cReal[0]~output_o ;
wire \dout_cReal[1]~output_o ;
wire \dout_cReal[2]~output_o ;
wire \dout_cReal[3]~output_o ;
wire \dout_cReal[4]~output_o ;
wire \dout_cReal[5]~output_o ;
wire \dout_cReal[6]~output_o ;
wire \dout_cReal[7]~output_o ;
wire \dout_cImag[0]~output_o ;
wire \dout_cImag[1]~output_o ;
wire \dout_cImag[2]~output_o ;
wire \dout_cImag[3]~output_o ;
wire \dout_cImag[4]~output_o ;
wire \dout_cImag[5]~output_o ;
wire \dout_cImag[6]~output_o ;
wire \dout_cImag[7]~output_o ;
wire \dout_dReal[0]~output_o ;
wire \dout_dReal[1]~output_o ;
wire \dout_dReal[2]~output_o ;
wire \dout_dReal[3]~output_o ;
wire \dout_dReal[4]~output_o ;
wire \dout_dReal[5]~output_o ;
wire \dout_dReal[6]~output_o ;
wire \dout_dReal[7]~output_o ;
wire \dout_dImag[0]~output_o ;
wire \dout_dImag[1]~output_o ;
wire \dout_dImag[2]~output_o ;
wire \dout_dImag[3]~output_o ;
wire \dout_dImag[4]~output_o ;
wire \dout_dImag[5]~output_o ;
wire \dout_dImag[6]~output_o ;
wire \dout_dImag[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \r_addr_aReal[2]~input_o ;
wire \r_addr_aReal[1]~input_o ;
wire \we_aReal~input_o ;
wire \w_addr_aReal[2]~input_o ;
wire \w_addr_aReal[1]~input_o ;
wire \rtl~6_combout ;
wire \din_aReal[0]~input_o ;
wire \trueDualPortRam0|ram~67_combout ;
wire \din_aImag[0]~input_o ;
wire \w_addr_aImag[1]~input_o ;
wire \w_addr_aImag[2]~input_o ;
wire \we_aImag~input_o ;
wire \rtl~7_combout ;
wire \trueDualPortRam0|ram~24_q ;
wire \rtl~0_combout ;
wire \trueDualPortRam0|ram~64_combout ;
wire \rtl~1_combout ;
wire \trueDualPortRam0|ram~16_q ;
wire \trueDualPortRam0|ram~131_combout ;
wire \r_addr_aReal[0]~input_o ;
wire \rtl~14_combout ;
wire \trueDualPortRam0|ram~71_combout ;
wire \rtl~15_combout ;
wire \trueDualPortRam0|ram~56_q ;
wire \rtl~12_combout ;
wire \trueDualPortRam0|ram~70_combout ;
wire \rtl~13_combout ;
wire \trueDualPortRam0|ram~32_q ;
wire \rtl~10_combout ;
wire \trueDualPortRam0|ram~69_combout ;
wire \rtl~11_combout ;
wire \trueDualPortRam0|ram~48_q ;
wire \trueDualPortRam0|ram~128_combout ;
wire \trueDualPortRam0|ram~129_combout ;
wire \trueDualPortRam0|ram~132_combout ;
wire \trueDualPortRam0|ram~79_combout ;
wire \din_aImag[1]~input_o ;
wire \trueDualPortRam0|ram~57_q ;
wire \din_aReal[1]~input_o ;
wire \trueDualPortRam0|ram~78_combout ;
wire \trueDualPortRam0|ram~33_q ;
wire \trueDualPortRam0|ram~77_combout ;
wire \trueDualPortRam0|ram~49_q ;
wire \trueDualPortRam0|ram~133_combout ;
wire \trueDualPortRam0|ram~134_combout ;
wire \trueDualPortRam0|ram~137_combout ;
wire \din_aReal[2]~input_o ;
wire \trueDualPortRam0|ram~84_combout ;
wire \din_aImag[2]~input_o ;
wire \rtl~9_combout ;
wire \trueDualPortRam0|ram~42_q ;
wire \trueDualPortRam0|ram~87_combout ;
wire \trueDualPortRam0|ram~58_q ;
wire \trueDualPortRam0|ram~85_combout ;
wire \trueDualPortRam0|ram~50_q ;
wire \trueDualPortRam0|ram~86_combout ;
wire \trueDualPortRam0|ram~34_q ;
wire \trueDualPortRam0|ram~138_combout ;
wire \trueDualPortRam0|ram~139_combout ;
wire \trueDualPortRam0|ram~83_combout ;
wire \trueDualPortRam0|ram~26_q ;
wire \trueDualPortRam0|ram~80_combout ;
wire \trueDualPortRam0|ram~18_q ;
wire \rtl~4_combout ;
wire \trueDualPortRam0|ram~82_combout ;
wire \rtl~5_combout ;
wire \trueDualPortRam0|ram~2_q ;
wire \rtl~2_combout ;
wire \trueDualPortRam0|ram~81_combout ;
wire \rtl~3_combout ;
wire \trueDualPortRam0|ram~10_q ;
wire \trueDualPortRam0|ram~140_combout ;
wire \trueDualPortRam0|ram~141_combout ;
wire \trueDualPortRam0|ram~142_combout ;
wire \din_aReal[3]~input_o ;
wire \trueDualPortRam0|ram~95_combout ;
wire \din_aImag[3]~input_o ;
wire \trueDualPortRam0|ram~59_q ;
wire \trueDualPortRam0|ram~92_combout ;
wire \trueDualPortRam0|ram~43_q ;
wire \trueDualPortRam0|ram~93_combout ;
wire \trueDualPortRam0|ram~51_q ;
wire \trueDualPortRam0|ram~94_combout ;
wire \trueDualPortRam0|ram~35_q ;
wire \trueDualPortRam0|ram~143_combout ;
wire \trueDualPortRam0|ram~144_combout ;
wire \trueDualPortRam0|ram~88_combout ;
wire \trueDualPortRam0|ram~19_q ;
wire \trueDualPortRam0|ram~90_combout ;
wire \trueDualPortRam0|ram~3_q ;
wire \trueDualPortRam0|ram~89_combout ;
wire \trueDualPortRam0|ram~11_q ;
wire \trueDualPortRam0|ram~145_combout ;
wire \trueDualPortRam0|ram~146_combout ;
wire \trueDualPortRam0|ram~147_combout ;
wire \din_aReal[4]~input_o ;
wire \trueDualPortRam0|ram~99_combout ;
wire \din_aImag[4]~input_o ;
wire \trueDualPortRam0|ram~28_q ;
wire \trueDualPortRam0|ram~98_combout ;
wire \trueDualPortRam0|ram~4_q ;
wire \trueDualPortRam0|ram~97_combout ;
wire \trueDualPortRam0|ram~12_q ;
wire \trueDualPortRam0|ram~150_combout ;
wire \trueDualPortRam0|ram~151_combout ;
wire \trueDualPortRam0|ram~103_combout ;
wire \trueDualPortRam0|ram~60_q ;
wire \trueDualPortRam0|ram~102_combout ;
wire \trueDualPortRam0|ram~36_q ;
wire \trueDualPortRam0|ram~101_combout ;
wire \trueDualPortRam0|ram~52_q ;
wire \trueDualPortRam0|ram~148_combout ;
wire \trueDualPortRam0|ram~149_combout ;
wire \trueDualPortRam0|ram~152_combout ;
wire \din_aReal[5]~input_o ;
wire \trueDualPortRam0|ram~111_combout ;
wire \din_aImag[5]~input_o ;
wire \trueDualPortRam0|ram~61_q ;
wire \rtl~8_combout ;
wire \trueDualPortRam0|ram~108_combout ;
wire \trueDualPortRam0|ram~45_q ;
wire \trueDualPortRam0|ram~109_combout ;
wire \trueDualPortRam0|ram~53_q ;
wire \trueDualPortRam0|ram~110_combout ;
wire \trueDualPortRam0|ram~37_q ;
wire \trueDualPortRam0|ram~153_combout ;
wire \trueDualPortRam0|ram~154_combout ;
wire \trueDualPortRam0|ram~107_combout ;
wire \trueDualPortRam0|ram~29_q ;
wire \trueDualPortRam0|ram~105_combout ;
wire \trueDualPortRam0|ram~13_q ;
wire \trueDualPortRam0|ram~106_combout ;
wire \trueDualPortRam0|ram~5_q ;
wire \trueDualPortRam0|ram~155_combout ;
wire \trueDualPortRam0|ram~156_combout ;
wire \trueDualPortRam0|ram~157_combout ;
wire \din_aReal[6]~input_o ;
wire \trueDualPortRam0|ram~115_combout ;
wire \din_aImag[6]~input_o ;
wire \trueDualPortRam0|ram~30_q ;
wire \trueDualPortRam0|ram~114_combout ;
wire \trueDualPortRam0|ram~6_q ;
wire \trueDualPortRam0|ram~113_combout ;
wire \trueDualPortRam0|ram~14_q ;
wire \trueDualPortRam0|ram~160_combout ;
wire \trueDualPortRam0|ram~161_combout ;
wire \trueDualPortRam0|ram~119_combout ;
wire \trueDualPortRam0|ram~62_q ;
wire \trueDualPortRam0|ram~116_combout ;
wire \trueDualPortRam0|ram~46_q ;
wire \trueDualPortRam0|ram~118_combout ;
wire \trueDualPortRam0|ram~38_q ;
wire \trueDualPortRam0|ram~117_combout ;
wire \trueDualPortRam0|ram~54_q ;
wire \trueDualPortRam0|ram~158_combout ;
wire \trueDualPortRam0|ram~159_combout ;
wire \trueDualPortRam0|ram~162_combout ;
wire \din_aReal[7]~input_o ;
wire \trueDualPortRam0|ram~120_combout ;
wire \din_aImag[7]~input_o ;
wire \trueDualPortRam0|ram~23_q ;
wire \trueDualPortRam0|ram~121_combout ;
wire \trueDualPortRam0|ram~15_q ;
wire \trueDualPortRam0|ram~122_combout ;
wire \trueDualPortRam0|ram~7_q ;
wire \trueDualPortRam0|ram~165_combout ;
wire \trueDualPortRam0|ram~166_combout ;
wire \trueDualPortRam0|ram~127_combout ;
wire \trueDualPortRam0|ram~63_q ;
wire \trueDualPortRam0|ram~124_combout ;
wire \trueDualPortRam0|ram~47_q ;
wire \trueDualPortRam0|ram~126_combout ;
wire \trueDualPortRam0|ram~39_q ;
wire \trueDualPortRam0|ram~125_combout ;
wire \trueDualPortRam0|ram~55_q ;
wire \trueDualPortRam0|ram~163_combout ;
wire \trueDualPortRam0|ram~164_combout ;
wire \trueDualPortRam0|ram~167_combout ;
wire \r_addr_aImag[1]~input_o ;
wire \trueDualPortRam0|ram~66_combout ;
wire \trueDualPortRam0|ram~0_q ;
wire \trueDualPortRam0|ram~65_combout ;
wire \trueDualPortRam0|ram~8_q ;
wire \trueDualPortRam0|ram~170_combout ;
wire \trueDualPortRam0|ram~171_combout ;
wire \r_addr_aImag[0]~input_o ;
wire \trueDualPortRam0|ram~168_combout ;
wire \trueDualPortRam0|ram~169_combout ;
wire \trueDualPortRam0|ram~172_combout ;
wire \r_addr_aImag[2]~input_o ;
wire \trueDualPortRam0|ram~76_combout ;
wire \trueDualPortRam0|ram~41_q ;
wire \trueDualPortRam0|ram~173_combout ;
wire \trueDualPortRam0|ram~174_combout ;
wire \trueDualPortRam0|ram~72_combout ;
wire \trueDualPortRam0|ram~17_q ;
wire \trueDualPortRam0|ram~75_combout ;
wire \trueDualPortRam0|ram~25_q ;
wire \trueDualPortRam0|ram~176_combout ;
wire \trueDualPortRam0|ram~177_combout ;
wire \trueDualPortRam0|ram~178_combout ;
wire \trueDualPortRam0|ram~179_combout ;
wire \trueDualPortRam0|ram~180_combout ;
wire \trueDualPortRam0|ram~181_combout ;
wire \trueDualPortRam0|ram~182_combout ;
wire \trueDualPortRam0|ram~183_combout ;
wire \trueDualPortRam0|ram~184_combout ;
wire \trueDualPortRam0|ram~91_combout ;
wire \trueDualPortRam0|ram~27_q ;
wire \trueDualPortRam0|ram~185_combout ;
wire \trueDualPortRam0|ram~186_combout ;
wire \trueDualPortRam0|ram~187_combout ;
wire \trueDualPortRam0|ram~188_combout ;
wire \trueDualPortRam0|ram~189_combout ;
wire \trueDualPortRam0|ram~96_combout ;
wire \trueDualPortRam0|ram~20_q ;
wire \trueDualPortRam0|ram~190_combout ;
wire \trueDualPortRam0|ram~191_combout ;
wire \trueDualPortRam0|ram~192_combout ;
wire \trueDualPortRam0|ram~193_combout ;
wire \trueDualPortRam0|ram~194_combout ;
wire \trueDualPortRam0|ram~104_combout ;
wire \trueDualPortRam0|ram~21_q ;
wire \trueDualPortRam0|ram~195_combout ;
wire \trueDualPortRam0|ram~196_combout ;
wire \trueDualPortRam0|ram~197_combout ;
wire \trueDualPortRam0|ram~200_combout ;
wire \trueDualPortRam0|ram~201_combout ;
wire \trueDualPortRam0|ram~198_combout ;
wire \trueDualPortRam0|ram~199_combout ;
wire \trueDualPortRam0|ram~202_combout ;
wire \trueDualPortRam0|ram~203_combout ;
wire \trueDualPortRam0|ram~204_combout ;
wire \trueDualPortRam0|ram~123_combout ;
wire \trueDualPortRam0|ram~31_q ;
wire \trueDualPortRam0|ram~205_combout ;
wire \trueDualPortRam0|ram~206_combout ;
wire \trueDualPortRam0|ram~207_combout ;
wire \r_addr_bReal[2]~input_o ;
wire \din_bReal[0]~input_o ;
wire \trueDualPortRam1|ram~67_combout ;
wire \din_bImag[0]~input_o ;
wire \w_addr_bImag[2]~input_o ;
wire \w_addr_bImag[1]~input_o ;
wire \w_addr_bImag[0]~input_o ;
wire \rtl~23_combout ;
wire \trueDualPortRam1|ram~24_q ;
wire \trueDualPortRam1|ram~64_combout ;
wire \rtl~17_combout ;
wire \trueDualPortRam1|ram~16_q ;
wire \r_addr_bReal[0]~input_o ;
wire \w_addr_bReal[0]~input_o ;
wire \we_bReal~input_o ;
wire \w_addr_bReal[2]~input_o ;
wire \rtl~20_combout ;
wire \trueDualPortRam1|ram~66_combout ;
wire \rtl~21_combout ;
wire \trueDualPortRam1|ram~0_q ;
wire \trueDualPortRam1|ram~65_combout ;
wire \rtl~19_combout ;
wire \trueDualPortRam1|ram~8_q ;
wire \trueDualPortRam1|ram~130_combout ;
wire \trueDualPortRam1|ram~131_combout ;
wire \rtl~24_combout ;
wire \trueDualPortRam1|ram~68_combout ;
wire \rtl~25_combout ;
wire \trueDualPortRam1|ram~40_q ;
wire \rtl~30_combout ;
wire \trueDualPortRam1|ram~71_combout ;
wire \rtl~31_combout ;
wire \trueDualPortRam1|ram~56_q ;
wire \rtl~26_combout ;
wire \trueDualPortRam1|ram~69_combout ;
wire \rtl~27_combout ;
wire \trueDualPortRam1|ram~48_q ;
wire \rtl~28_combout ;
wire \trueDualPortRam1|ram~70_combout ;
wire \rtl~29_combout ;
wire \trueDualPortRam1|ram~32_q ;
wire \trueDualPortRam1|ram~128_combout ;
wire \trueDualPortRam1|ram~129_combout ;
wire \trueDualPortRam1|ram~132_combout ;
wire \r_addr_bReal[1]~input_o ;
wire \din_bReal[1]~input_o ;
wire \rtl~18_combout ;
wire \trueDualPortRam1|ram~73_combout ;
wire \din_bImag[1]~input_o ;
wire \trueDualPortRam1|ram~9_q ;
wire \trueDualPortRam1|ram~74_combout ;
wire \trueDualPortRam1|ram~1_q ;
wire \trueDualPortRam1|ram~135_combout ;
wire \trueDualPortRam1|ram~75_combout ;
wire \trueDualPortRam1|ram~25_q ;
wire \trueDualPortRam1|ram~136_combout ;
wire \trueDualPortRam1|ram~79_combout ;
wire \trueDualPortRam1|ram~57_q ;
wire \trueDualPortRam1|ram~77_combout ;
wire \trueDualPortRam1|ram~49_q ;
wire \trueDualPortRam1|ram~78_combout ;
wire \trueDualPortRam1|ram~33_q ;
wire \trueDualPortRam1|ram~133_combout ;
wire \trueDualPortRam1|ram~134_combout ;
wire \trueDualPortRam1|ram~137_combout ;
wire \din_bReal[2]~input_o ;
wire \trueDualPortRam1|ram~84_combout ;
wire \din_bImag[2]~input_o ;
wire \trueDualPortRam1|ram~42_q ;
wire \trueDualPortRam1|ram~87_combout ;
wire \trueDualPortRam1|ram~58_q ;
wire \trueDualPortRam1|ram~85_combout ;
wire \trueDualPortRam1|ram~50_q ;
wire \trueDualPortRam1|ram~86_combout ;
wire \trueDualPortRam1|ram~34_q ;
wire \trueDualPortRam1|ram~138_combout ;
wire \trueDualPortRam1|ram~139_combout ;
wire \trueDualPortRam1|ram~83_combout ;
wire \trueDualPortRam1|ram~26_q ;
wire \trueDualPortRam1|ram~82_combout ;
wire \trueDualPortRam1|ram~2_q ;
wire \trueDualPortRam1|ram~81_combout ;
wire \trueDualPortRam1|ram~10_q ;
wire \trueDualPortRam1|ram~140_combout ;
wire \trueDualPortRam1|ram~141_combout ;
wire \trueDualPortRam1|ram~142_combout ;
wire \din_bReal[3]~input_o ;
wire \trueDualPortRam1|ram~93_combout ;
wire \din_bImag[3]~input_o ;
wire \trueDualPortRam1|ram~51_q ;
wire \trueDualPortRam1|ram~143_combout ;
wire \trueDualPortRam1|ram~95_combout ;
wire \trueDualPortRam1|ram~59_q ;
wire \trueDualPortRam1|ram~92_combout ;
wire \trueDualPortRam1|ram~43_q ;
wire \trueDualPortRam1|ram~144_combout ;
wire \rtl~16_combout ;
wire \trueDualPortRam1|ram~88_combout ;
wire \trueDualPortRam1|ram~19_q ;
wire \trueDualPortRam1|ram~89_combout ;
wire \trueDualPortRam1|ram~11_q ;
wire \trueDualPortRam1|ram~90_combout ;
wire \trueDualPortRam1|ram~3_q ;
wire \trueDualPortRam1|ram~145_combout ;
wire \trueDualPortRam1|ram~146_combout ;
wire \trueDualPortRam1|ram~147_combout ;
wire \din_bReal[4]~input_o ;
wire \trueDualPortRam1|ram~98_combout ;
wire \din_bImag[4]~input_o ;
wire \trueDualPortRam1|ram~4_q ;
wire \trueDualPortRam1|ram~97_combout ;
wire \trueDualPortRam1|ram~12_q ;
wire \trueDualPortRam1|ram~150_combout ;
wire \trueDualPortRam1|ram~96_combout ;
wire \trueDualPortRam1|ram~20_q ;
wire \rtl~22_combout ;
wire \trueDualPortRam1|ram~99_combout ;
wire \trueDualPortRam1|ram~28_q ;
wire \trueDualPortRam1|ram~151_combout ;
wire \trueDualPortRam1|ram~100_combout ;
wire \trueDualPortRam1|ram~44_q ;
wire \trueDualPortRam1|ram~103_combout ;
wire \trueDualPortRam1|ram~60_q ;
wire \trueDualPortRam1|ram~101_combout ;
wire \trueDualPortRam1|ram~52_q ;
wire \trueDualPortRam1|ram~102_combout ;
wire \trueDualPortRam1|ram~36_q ;
wire \trueDualPortRam1|ram~148_combout ;
wire \trueDualPortRam1|ram~149_combout ;
wire \trueDualPortRam1|ram~152_combout ;
wire \din_bReal[5]~input_o ;
wire \trueDualPortRam1|ram~111_combout ;
wire \din_bImag[5]~input_o ;
wire \trueDualPortRam1|ram~61_q ;
wire \trueDualPortRam1|ram~109_combout ;
wire \trueDualPortRam1|ram~53_q ;
wire \trueDualPortRam1|ram~110_combout ;
wire \trueDualPortRam1|ram~37_q ;
wire \trueDualPortRam1|ram~153_combout ;
wire \trueDualPortRam1|ram~154_combout ;
wire \trueDualPortRam1|ram~104_combout ;
wire \trueDualPortRam1|ram~21_q ;
wire \trueDualPortRam1|ram~105_combout ;
wire \trueDualPortRam1|ram~13_q ;
wire \trueDualPortRam1|ram~106_combout ;
wire \trueDualPortRam1|ram~5_q ;
wire \trueDualPortRam1|ram~155_combout ;
wire \trueDualPortRam1|ram~156_combout ;
wire \trueDualPortRam1|ram~157_combout ;
wire \din_bReal[6]~input_o ;
wire \trueDualPortRam1|ram~116_combout ;
wire \din_bImag[6]~input_o ;
wire \trueDualPortRam1|ram~46_q ;
wire \trueDualPortRam1|ram~119_combout ;
wire \trueDualPortRam1|ram~62_q ;
wire \trueDualPortRam1|ram~118_combout ;
wire \trueDualPortRam1|ram~38_q ;
wire \trueDualPortRam1|ram~117_combout ;
wire \trueDualPortRam1|ram~54_q ;
wire \trueDualPortRam1|ram~158_combout ;
wire \trueDualPortRam1|ram~159_combout ;
wire \trueDualPortRam1|ram~115_combout ;
wire \trueDualPortRam1|ram~30_q ;
wire \trueDualPortRam1|ram~112_combout ;
wire \trueDualPortRam1|ram~22_q ;
wire \trueDualPortRam1|ram~114_combout ;
wire \trueDualPortRam1|ram~6_q ;
wire \trueDualPortRam1|ram~113_combout ;
wire \trueDualPortRam1|ram~14_q ;
wire \trueDualPortRam1|ram~160_combout ;
wire \trueDualPortRam1|ram~161_combout ;
wire \trueDualPortRam1|ram~162_combout ;
wire \trueDualPortRam1|ram~124_combout ;
wire \din_bImag[7]~input_o ;
wire \trueDualPortRam1|ram~47_q ;
wire \din_bReal[7]~input_o ;
wire \trueDualPortRam1|ram~126_combout ;
wire \trueDualPortRam1|ram~39_q ;
wire \trueDualPortRam1|ram~125_combout ;
wire \trueDualPortRam1|ram~55_q ;
wire \trueDualPortRam1|ram~163_combout ;
wire \trueDualPortRam1|ram~127_combout ;
wire \trueDualPortRam1|ram~63_q ;
wire \trueDualPortRam1|ram~164_combout ;
wire \trueDualPortRam1|ram~123_combout ;
wire \trueDualPortRam1|ram~31_q ;
wire \trueDualPortRam1|ram~120_combout ;
wire \trueDualPortRam1|ram~23_q ;
wire \trueDualPortRam1|ram~122_combout ;
wire \trueDualPortRam1|ram~7_q ;
wire \trueDualPortRam1|ram~121_combout ;
wire \trueDualPortRam1|ram~15_q ;
wire \trueDualPortRam1|ram~165_combout ;
wire \trueDualPortRam1|ram~166_combout ;
wire \trueDualPortRam1|ram~167_combout ;
wire \r_addr_bImag[2]~input_o ;
wire \r_addr_bImag[0]~input_o ;
wire \trueDualPortRam1|ram~170_combout ;
wire \trueDualPortRam1|ram~171_combout ;
wire \trueDualPortRam1|ram~168_combout ;
wire \trueDualPortRam1|ram~169_combout ;
wire \trueDualPortRam1|ram~172_combout ;
wire \trueDualPortRam1|ram~72_combout ;
wire \trueDualPortRam1|ram~17_q ;
wire \trueDualPortRam1|ram~175_combout ;
wire \trueDualPortRam1|ram~176_combout ;
wire \trueDualPortRam1|ram~173_combout ;
wire \trueDualPortRam1|ram~76_combout ;
wire \trueDualPortRam1|ram~41_q ;
wire \trueDualPortRam1|ram~174_combout ;
wire \trueDualPortRam1|ram~177_combout ;
wire \r_addr_bImag[1]~input_o ;
wire \trueDualPortRam1|ram~180_combout ;
wire \trueDualPortRam1|ram~80_combout ;
wire \trueDualPortRam1|ram~18_q ;
wire \trueDualPortRam1|ram~181_combout ;
wire \trueDualPortRam1|ram~182_combout ;
wire \trueDualPortRam1|ram~185_combout ;
wire \trueDualPortRam1|ram~91_combout ;
wire \trueDualPortRam1|ram~27_q ;
wire \trueDualPortRam1|ram~186_combout ;
wire \trueDualPortRam1|ram~94_combout ;
wire \trueDualPortRam1|ram~35_q ;
wire \trueDualPortRam1|ram~183_combout ;
wire \trueDualPortRam1|ram~184_combout ;
wire \trueDualPortRam1|ram~187_combout ;
wire \trueDualPortRam1|ram~190_combout ;
wire \trueDualPortRam1|ram~191_combout ;
wire \trueDualPortRam1|ram~188_combout ;
wire \trueDualPortRam1|ram~189_combout ;
wire \trueDualPortRam1|ram~192_combout ;
wire \trueDualPortRam1|ram~107_combout ;
wire \trueDualPortRam1|ram~29_q ;
wire \trueDualPortRam1|ram~195_combout ;
wire \trueDualPortRam1|ram~196_combout ;
wire \trueDualPortRam1|ram~108_combout ;
wire \trueDualPortRam1|ram~45_q ;
wire \trueDualPortRam1|ram~193_combout ;
wire \trueDualPortRam1|ram~194_combout ;
wire \trueDualPortRam1|ram~197_combout ;
wire \trueDualPortRam1|ram~198_combout ;
wire \trueDualPortRam1|ram~199_combout ;
wire \trueDualPortRam1|ram~200_combout ;
wire \trueDualPortRam1|ram~201_combout ;
wire \trueDualPortRam1|ram~202_combout ;
wire \trueDualPortRam1|ram~203_combout ;
wire \trueDualPortRam1|ram~204_combout ;
wire \trueDualPortRam1|ram~207_combout ;
wire \r_addr_cReal[2]~input_o ;
wire \w_addr_cReal[1]~input_o ;
wire \we_cReal~input_o ;
wire \w_addr_cReal[2]~input_o ;
wire \rtl~40_combout ;
wire \din_cReal[0]~input_o ;
wire \trueDualPortRam2|ram~68_combout ;
wire \din_cImag[0]~input_o ;
wire \w_addr_cImag[2]~input_o ;
wire \w_addr_cImag[0]~input_o ;
wire \we_cImag~input_o ;
wire \rtl~41_combout ;
wire \trueDualPortRam2|ram~40_q ;
wire \r_addr_cReal[0]~input_o ;
wire \trueDualPortRam2|ram~70_combout ;
wire \rtl~45_combout ;
wire \trueDualPortRam2|ram~32_q ;
wire \trueDualPortRam2|ram~69_combout ;
wire \rtl~43_combout ;
wire \trueDualPortRam2|ram~48_q ;
wire \trueDualPortRam2|ram~128_combout ;
wire \trueDualPortRam2|ram~129_combout ;
wire \r_addr_cReal[1]~input_o ;
wire \trueDualPortRam2|ram~64_combout ;
wire \rtl~33_combout ;
wire \trueDualPortRam2|ram~16_q ;
wire \rtl~36_combout ;
wire \trueDualPortRam2|ram~66_combout ;
wire \rtl~37_combout ;
wire \trueDualPortRam2|ram~0_q ;
wire \trueDualPortRam2|ram~65_combout ;
wire \rtl~35_combout ;
wire \trueDualPortRam2|ram~8_q ;
wire \trueDualPortRam2|ram~130_combout ;
wire \trueDualPortRam2|ram~131_combout ;
wire \trueDualPortRam2|ram~132_combout ;
wire \rtl~46_combout ;
wire \din_cReal[1]~input_o ;
wire \trueDualPortRam2|ram~79_combout ;
wire \din_cImag[1]~input_o ;
wire \rtl~47_combout ;
wire \trueDualPortRam2|ram~57_q ;
wire \trueDualPortRam2|ram~76_combout ;
wire \trueDualPortRam2|ram~41_q ;
wire \trueDualPortRam2|ram~77_combout ;
wire \trueDualPortRam2|ram~49_q ;
wire \trueDualPortRam2|ram~78_combout ;
wire \trueDualPortRam2|ram~33_q ;
wire \trueDualPortRam2|ram~133_combout ;
wire \trueDualPortRam2|ram~134_combout ;
wire \trueDualPortRam2|ram~72_combout ;
wire \trueDualPortRam2|ram~17_q ;
wire \trueDualPortRam2|ram~75_combout ;
wire \rtl~39_combout ;
wire \trueDualPortRam2|ram~25_q ;
wire \trueDualPortRam2|ram~74_combout ;
wire \trueDualPortRam2|ram~1_q ;
wire \trueDualPortRam2|ram~73_combout ;
wire \trueDualPortRam2|ram~9_q ;
wire \trueDualPortRam2|ram~135_combout ;
wire \trueDualPortRam2|ram~136_combout ;
wire \trueDualPortRam2|ram~137_combout ;
wire \din_cReal[2]~input_o ;
wire \trueDualPortRam2|ram~82_combout ;
wire \din_cImag[2]~input_o ;
wire \trueDualPortRam2|ram~2_q ;
wire \trueDualPortRam2|ram~81_combout ;
wire \trueDualPortRam2|ram~10_q ;
wire \trueDualPortRam2|ram~140_combout ;
wire \trueDualPortRam2|ram~83_combout ;
wire \trueDualPortRam2|ram~26_q ;
wire \trueDualPortRam2|ram~141_combout ;
wire \trueDualPortRam2|ram~84_combout ;
wire \trueDualPortRam2|ram~42_q ;
wire \rtl~44_combout ;
wire \trueDualPortRam2|ram~86_combout ;
wire \trueDualPortRam2|ram~34_q ;
wire \trueDualPortRam2|ram~85_combout ;
wire \trueDualPortRam2|ram~50_q ;
wire \trueDualPortRam2|ram~138_combout ;
wire \trueDualPortRam2|ram~139_combout ;
wire \trueDualPortRam2|ram~142_combout ;
wire \trueDualPortRam2|ram~92_combout ;
wire \din_cImag[3]~input_o ;
wire \trueDualPortRam2|ram~43_q ;
wire \din_cReal[3]~input_o ;
wire \trueDualPortRam2|ram~94_combout ;
wire \trueDualPortRam2|ram~35_q ;
wire \trueDualPortRam2|ram~93_combout ;
wire \trueDualPortRam2|ram~51_q ;
wire \trueDualPortRam2|ram~143_combout ;
wire \trueDualPortRam2|ram~144_combout ;
wire \trueDualPortRam2|ram~91_combout ;
wire \trueDualPortRam2|ram~27_q ;
wire \trueDualPortRam2|ram~90_combout ;
wire \trueDualPortRam2|ram~3_q ;
wire \trueDualPortRam2|ram~145_combout ;
wire \trueDualPortRam2|ram~146_combout ;
wire \trueDualPortRam2|ram~147_combout ;
wire \trueDualPortRam2|ram~100_combout ;
wire \din_cImag[4]~input_o ;
wire \trueDualPortRam2|ram~44_q ;
wire \din_cReal[4]~input_o ;
wire \trueDualPortRam2|ram~101_combout ;
wire \trueDualPortRam2|ram~52_q ;
wire \trueDualPortRam2|ram~102_combout ;
wire \trueDualPortRam2|ram~36_q ;
wire \trueDualPortRam2|ram~148_combout ;
wire \trueDualPortRam2|ram~149_combout ;
wire \trueDualPortRam2|ram~96_combout ;
wire \trueDualPortRam2|ram~20_q ;
wire \trueDualPortRam2|ram~97_combout ;
wire \trueDualPortRam2|ram~12_q ;
wire \trueDualPortRam2|ram~98_combout ;
wire \trueDualPortRam2|ram~4_q ;
wire \trueDualPortRam2|ram~150_combout ;
wire \trueDualPortRam2|ram~151_combout ;
wire \trueDualPortRam2|ram~152_combout ;
wire \din_cReal[5]~input_o ;
wire \trueDualPortRam2|ram~104_combout ;
wire \din_cImag[5]~input_o ;
wire \trueDualPortRam2|ram~21_q ;
wire \trueDualPortRam2|ram~106_combout ;
wire \trueDualPortRam2|ram~5_q ;
wire \trueDualPortRam2|ram~105_combout ;
wire \trueDualPortRam2|ram~13_q ;
wire \trueDualPortRam2|ram~155_combout ;
wire \rtl~38_combout ;
wire \trueDualPortRam2|ram~107_combout ;
wire \trueDualPortRam2|ram~29_q ;
wire \trueDualPortRam2|ram~156_combout ;
wire \trueDualPortRam2|ram~108_combout ;
wire \trueDualPortRam2|ram~45_q ;
wire \trueDualPortRam2|ram~111_combout ;
wire \trueDualPortRam2|ram~61_q ;
wire \trueDualPortRam2|ram~110_combout ;
wire \trueDualPortRam2|ram~37_q ;
wire \trueDualPortRam2|ram~109_combout ;
wire \trueDualPortRam2|ram~53_q ;
wire \trueDualPortRam2|ram~153_combout ;
wire \trueDualPortRam2|ram~154_combout ;
wire \trueDualPortRam2|ram~157_combout ;
wire \rtl~32_combout ;
wire \din_cReal[6]~input_o ;
wire \trueDualPortRam2|ram~112_combout ;
wire \din_cImag[6]~input_o ;
wire \trueDualPortRam2|ram~22_q ;
wire \trueDualPortRam2|ram~115_combout ;
wire \trueDualPortRam2|ram~30_q ;
wire \trueDualPortRam2|ram~114_combout ;
wire \trueDualPortRam2|ram~6_q ;
wire \trueDualPortRam2|ram~113_combout ;
wire \trueDualPortRam2|ram~14_q ;
wire \trueDualPortRam2|ram~160_combout ;
wire \trueDualPortRam2|ram~161_combout ;
wire \trueDualPortRam2|ram~119_combout ;
wire \trueDualPortRam2|ram~62_q ;
wire \trueDualPortRam2|ram~116_combout ;
wire \trueDualPortRam2|ram~46_q ;
wire \trueDualPortRam2|ram~118_combout ;
wire \trueDualPortRam2|ram~38_q ;
wire \trueDualPortRam2|ram~117_combout ;
wire \trueDualPortRam2|ram~54_q ;
wire \trueDualPortRam2|ram~158_combout ;
wire \trueDualPortRam2|ram~159_combout ;
wire \trueDualPortRam2|ram~162_combout ;
wire \din_cReal[7]~input_o ;
wire \trueDualPortRam2|ram~121_combout ;
wire \din_cImag[7]~input_o ;
wire \trueDualPortRam2|ram~15_q ;
wire \trueDualPortRam2|ram~122_combout ;
wire \trueDualPortRam2|ram~7_q ;
wire \trueDualPortRam2|ram~165_combout ;
wire \trueDualPortRam2|ram~123_combout ;
wire \trueDualPortRam2|ram~31_q ;
wire \trueDualPortRam2|ram~166_combout ;
wire \trueDualPortRam2|ram~124_combout ;
wire \trueDualPortRam2|ram~47_q ;
wire \rtl~42_combout ;
wire \trueDualPortRam2|ram~125_combout ;
wire \trueDualPortRam2|ram~55_q ;
wire \trueDualPortRam2|ram~126_combout ;
wire \trueDualPortRam2|ram~39_q ;
wire \trueDualPortRam2|ram~163_combout ;
wire \trueDualPortRam2|ram~164_combout ;
wire \trueDualPortRam2|ram~167_combout ;
wire \r_addr_cImag[0]~input_o ;
wire \trueDualPortRam2|ram~168_combout ;
wire \trueDualPortRam2|ram~169_combout ;
wire \r_addr_cImag[1]~input_o ;
wire \trueDualPortRam2|ram~170_combout ;
wire \trueDualPortRam2|ram~171_combout ;
wire \trueDualPortRam2|ram~172_combout ;
wire \trueDualPortRam2|ram~173_combout ;
wire \trueDualPortRam2|ram~174_combout ;
wire \trueDualPortRam2|ram~175_combout ;
wire \trueDualPortRam2|ram~176_combout ;
wire \trueDualPortRam2|ram~177_combout ;
wire \r_addr_cImag[2]~input_o ;
wire \trueDualPortRam2|ram~180_combout ;
wire \trueDualPortRam2|ram~181_combout ;
wire \trueDualPortRam2|ram~87_combout ;
wire \trueDualPortRam2|ram~58_q ;
wire \trueDualPortRam2|ram~178_combout ;
wire \trueDualPortRam2|ram~179_combout ;
wire \trueDualPortRam2|ram~182_combout ;
wire \trueDualPortRam2|ram~95_combout ;
wire \trueDualPortRam2|ram~59_q ;
wire \trueDualPortRam2|ram~183_combout ;
wire \trueDualPortRam2|ram~184_combout ;
wire \trueDualPortRam2|ram~89_combout ;
wire \trueDualPortRam2|ram~11_q ;
wire \trueDualPortRam2|ram~185_combout ;
wire \trueDualPortRam2|ram~88_combout ;
wire \trueDualPortRam2|ram~19_q ;
wire \trueDualPortRam2|ram~186_combout ;
wire \trueDualPortRam2|ram~187_combout ;
wire \trueDualPortRam2|ram~190_combout ;
wire \trueDualPortRam2|ram~191_combout ;
wire \trueDualPortRam2|ram~103_combout ;
wire \trueDualPortRam2|ram~60_q ;
wire \trueDualPortRam2|ram~188_combout ;
wire \trueDualPortRam2|ram~189_combout ;
wire \trueDualPortRam2|ram~192_combout ;
wire \trueDualPortRam2|ram~193_combout ;
wire \trueDualPortRam2|ram~194_combout ;
wire \trueDualPortRam2|ram~195_combout ;
wire \trueDualPortRam2|ram~196_combout ;
wire \trueDualPortRam2|ram~197_combout ;
wire \trueDualPortRam2|ram~198_combout ;
wire \trueDualPortRam2|ram~199_combout ;
wire \trueDualPortRam2|ram~200_combout ;
wire \trueDualPortRam2|ram~201_combout ;
wire \trueDualPortRam2|ram~202_combout ;
wire \trueDualPortRam2|ram~120_combout ;
wire \trueDualPortRam2|ram~23_q ;
wire \trueDualPortRam2|ram~205_combout ;
wire \trueDualPortRam2|ram~206_combout ;
wire \trueDualPortRam2|ram~203_combout ;
wire \trueDualPortRam2|ram~204_combout ;
wire \trueDualPortRam2|ram~207_combout ;
wire \din_dReal[0]~input_o ;
wire \trueDualPortRam3|ram~67_combout ;
wire \din_dImag[0]~input_o ;
wire \w_addr_dImag[0]~input_o ;
wire \we_dImag~input_o ;
wire \w_addr_dImag[2]~input_o ;
wire \rtl~55_combout ;
wire \trueDualPortRam3|ram~24_q ;
wire \r_addr_dReal[1]~input_o ;
wire \w_addr_dReal[1]~input_o ;
wire \w_addr_dReal[2]~input_o ;
wire \w_addr_dReal[0]~input_o ;
wire \rtl~52_combout ;
wire \trueDualPortRam3|ram~66_combout ;
wire \rtl~53_combout ;
wire \trueDualPortRam3|ram~0_q ;
wire \r_addr_dReal[0]~input_o ;
wire \rtl~50_combout ;
wire \trueDualPortRam3|ram~65_combout ;
wire \rtl~51_combout ;
wire \trueDualPortRam3|ram~8_q ;
wire \trueDualPortRam3|ram~130_combout ;
wire \trueDualPortRam3|ram~131_combout ;
wire \rtl~56_combout ;
wire \trueDualPortRam3|ram~68_combout ;
wire \rtl~57_combout ;
wire \trueDualPortRam3|ram~40_q ;
wire \trueDualPortRam3|ram~70_combout ;
wire \rtl~61_combout ;
wire \trueDualPortRam3|ram~32_q ;
wire \trueDualPortRam3|ram~128_combout ;
wire \trueDualPortRam3|ram~129_combout ;
wire \trueDualPortRam3|ram~132_combout ;
wire \din_dReal[1]~input_o ;
wire \trueDualPortRam3|ram~79_combout ;
wire \din_dImag[1]~input_o ;
wire \rtl~63_combout ;
wire \trueDualPortRam3|ram~57_q ;
wire \rtl~58_combout ;
wire \trueDualPortRam3|ram~77_combout ;
wire \rtl~59_combout ;
wire \trueDualPortRam3|ram~49_q ;
wire \trueDualPortRam3|ram~133_combout ;
wire \trueDualPortRam3|ram~134_combout ;
wire \rtl~54_combout ;
wire \trueDualPortRam3|ram~75_combout ;
wire \trueDualPortRam3|ram~25_q ;
wire \trueDualPortRam3|ram~74_combout ;
wire \trueDualPortRam3|ram~1_q ;
wire \trueDualPortRam3|ram~135_combout ;
wire \trueDualPortRam3|ram~136_combout ;
wire \trueDualPortRam3|ram~137_combout ;
wire \din_dReal[2]~input_o ;
wire \trueDualPortRam3|ram~84_combout ;
wire \din_dImag[2]~input_o ;
wire \trueDualPortRam3|ram~42_q ;
wire \trueDualPortRam3|ram~85_combout ;
wire \trueDualPortRam3|ram~50_q ;
wire \trueDualPortRam3|ram~138_combout ;
wire \trueDualPortRam3|ram~139_combout ;
wire \rtl~48_combout ;
wire \trueDualPortRam3|ram~80_combout ;
wire \rtl~49_combout ;
wire \trueDualPortRam3|ram~18_q ;
wire \trueDualPortRam3|ram~83_combout ;
wire \trueDualPortRam3|ram~26_q ;
wire \trueDualPortRam3|ram~81_combout ;
wire \trueDualPortRam3|ram~10_q ;
wire \trueDualPortRam3|ram~140_combout ;
wire \trueDualPortRam3|ram~141_combout ;
wire \trueDualPortRam3|ram~142_combout ;
wire \trueDualPortRam3|ram~92_combout ;
wire \din_dImag[3]~input_o ;
wire \trueDualPortRam3|ram~43_q ;
wire \trueDualPortRam3|ram~93_combout ;
wire \trueDualPortRam3|ram~51_q ;
wire \din_dReal[3]~input_o ;
wire \rtl~60_combout ;
wire \trueDualPortRam3|ram~94_combout ;
wire \trueDualPortRam3|ram~35_q ;
wire \trueDualPortRam3|ram~143_combout ;
wire \trueDualPortRam3|ram~144_combout ;
wire \trueDualPortRam3|ram~91_combout ;
wire \trueDualPortRam3|ram~27_q ;
wire \trueDualPortRam3|ram~89_combout ;
wire \trueDualPortRam3|ram~11_q ;
wire \trueDualPortRam3|ram~90_combout ;
wire \trueDualPortRam3|ram~3_q ;
wire \trueDualPortRam3|ram~145_combout ;
wire \trueDualPortRam3|ram~146_combout ;
wire \trueDualPortRam3|ram~147_combout ;
wire \din_dReal[4]~input_o ;
wire \trueDualPortRam3|ram~98_combout ;
wire \din_dImag[4]~input_o ;
wire \trueDualPortRam3|ram~4_q ;
wire \trueDualPortRam3|ram~97_combout ;
wire \trueDualPortRam3|ram~12_q ;
wire \trueDualPortRam3|ram~150_combout ;
wire \trueDualPortRam3|ram~96_combout ;
wire \trueDualPortRam3|ram~20_q ;
wire \trueDualPortRam3|ram~99_combout ;
wire \trueDualPortRam3|ram~28_q ;
wire \trueDualPortRam3|ram~151_combout ;
wire \trueDualPortRam3|ram~100_combout ;
wire \trueDualPortRam3|ram~44_q ;
wire \trueDualPortRam3|ram~101_combout ;
wire \trueDualPortRam3|ram~52_q ;
wire \trueDualPortRam3|ram~102_combout ;
wire \trueDualPortRam3|ram~36_q ;
wire \trueDualPortRam3|ram~148_combout ;
wire \trueDualPortRam3|ram~149_combout ;
wire \trueDualPortRam3|ram~152_combout ;
wire \din_dReal[5]~input_o ;
wire \trueDualPortRam3|ram~108_combout ;
wire \din_dImag[5]~input_o ;
wire \trueDualPortRam3|ram~45_q ;
wire \trueDualPortRam3|ram~111_combout ;
wire \trueDualPortRam3|ram~61_q ;
wire \trueDualPortRam3|ram~109_combout ;
wire \trueDualPortRam3|ram~53_q ;
wire \trueDualPortRam3|ram~110_combout ;
wire \trueDualPortRam3|ram~37_q ;
wire \trueDualPortRam3|ram~153_combout ;
wire \trueDualPortRam3|ram~154_combout ;
wire \trueDualPortRam3|ram~104_combout ;
wire \trueDualPortRam3|ram~21_q ;
wire \trueDualPortRam3|ram~106_combout ;
wire \trueDualPortRam3|ram~5_q ;
wire \trueDualPortRam3|ram~155_combout ;
wire \trueDualPortRam3|ram~156_combout ;
wire \trueDualPortRam3|ram~157_combout ;
wire \r_addr_dReal[2]~input_o ;
wire \din_dReal[6]~input_o ;
wire \trueDualPortRam3|ram~116_combout ;
wire \din_dImag[6]~input_o ;
wire \trueDualPortRam3|ram~46_q ;
wire \trueDualPortRam3|ram~118_combout ;
wire \trueDualPortRam3|ram~38_q ;
wire \trueDualPortRam3|ram~117_combout ;
wire \trueDualPortRam3|ram~54_q ;
wire \trueDualPortRam3|ram~158_combout ;
wire \trueDualPortRam3|ram~159_combout ;
wire \trueDualPortRam3|ram~112_combout ;
wire \trueDualPortRam3|ram~22_q ;
wire \trueDualPortRam3|ram~114_combout ;
wire \trueDualPortRam3|ram~6_q ;
wire \trueDualPortRam3|ram~113_combout ;
wire \trueDualPortRam3|ram~14_q ;
wire \trueDualPortRam3|ram~160_combout ;
wire \trueDualPortRam3|ram~161_combout ;
wire \trueDualPortRam3|ram~162_combout ;
wire \din_dReal[7]~input_o ;
wire \trueDualPortRam3|ram~127_combout ;
wire \din_dImag[7]~input_o ;
wire \trueDualPortRam3|ram~63_q ;
wire \trueDualPortRam3|ram~124_combout ;
wire \trueDualPortRam3|ram~47_q ;
wire \trueDualPortRam3|ram~126_combout ;
wire \trueDualPortRam3|ram~39_q ;
wire \trueDualPortRam3|ram~125_combout ;
wire \trueDualPortRam3|ram~55_q ;
wire \trueDualPortRam3|ram~163_combout ;
wire \trueDualPortRam3|ram~164_combout ;
wire \trueDualPortRam3|ram~120_combout ;
wire \trueDualPortRam3|ram~23_q ;
wire \trueDualPortRam3|ram~121_combout ;
wire \trueDualPortRam3|ram~15_q ;
wire \trueDualPortRam3|ram~122_combout ;
wire \trueDualPortRam3|ram~7_q ;
wire \trueDualPortRam3|ram~165_combout ;
wire \trueDualPortRam3|ram~123_combout ;
wire \trueDualPortRam3|ram~31_q ;
wire \trueDualPortRam3|ram~166_combout ;
wire \trueDualPortRam3|ram~167_combout ;
wire \rtl~62_combout ;
wire \trueDualPortRam3|ram~71_combout ;
wire \trueDualPortRam3|ram~56_q ;
wire \r_addr_dImag[1]~input_o ;
wire \trueDualPortRam3|ram~69_combout ;
wire \trueDualPortRam3|ram~48_q ;
wire \trueDualPortRam3|ram~168_combout ;
wire \trueDualPortRam3|ram~169_combout ;
wire \trueDualPortRam3|ram~64_combout ;
wire \trueDualPortRam3|ram~16_q ;
wire \trueDualPortRam3|ram~170_combout ;
wire \trueDualPortRam3|ram~171_combout ;
wire \trueDualPortRam3|ram~172_combout ;
wire \r_addr_dImag[2]~input_o ;
wire \r_addr_dImag[0]~input_o ;
wire \trueDualPortRam3|ram~76_combout ;
wire \trueDualPortRam3|ram~41_q ;
wire \trueDualPortRam3|ram~173_combout ;
wire \trueDualPortRam3|ram~174_combout ;
wire \trueDualPortRam3|ram~73_combout ;
wire \trueDualPortRam3|ram~9_q ;
wire \trueDualPortRam3|ram~175_combout ;
wire \trueDualPortRam3|ram~176_combout ;
wire \trueDualPortRam3|ram~177_combout ;
wire \trueDualPortRam3|ram~178_combout ;
wire \trueDualPortRam3|ram~179_combout ;
wire \trueDualPortRam3|ram~180_combout ;
wire \trueDualPortRam3|ram~181_combout ;
wire \trueDualPortRam3|ram~182_combout ;
wire \trueDualPortRam3|ram~183_combout ;
wire \trueDualPortRam3|ram~184_combout ;
wire \trueDualPortRam3|ram~88_combout ;
wire \trueDualPortRam3|ram~19_q ;
wire \trueDualPortRam3|ram~185_combout ;
wire \trueDualPortRam3|ram~186_combout ;
wire \trueDualPortRam3|ram~187_combout ;
wire \trueDualPortRam3|ram~190_combout ;
wire \trueDualPortRam3|ram~191_combout ;
wire \trueDualPortRam3|ram~188_combout ;
wire \trueDualPortRam3|ram~189_combout ;
wire \trueDualPortRam3|ram~192_combout ;
wire \trueDualPortRam3|ram~193_combout ;
wire \trueDualPortRam3|ram~194_combout ;
wire \trueDualPortRam3|ram~105_combout ;
wire \trueDualPortRam3|ram~13_q ;
wire \trueDualPortRam3|ram~195_combout ;
wire \trueDualPortRam3|ram~196_combout ;
wire \trueDualPortRam3|ram~197_combout ;
wire \trueDualPortRam3|ram~198_combout ;
wire \trueDualPortRam3|ram~199_combout ;
wire \trueDualPortRam3|ram~200_combout ;
wire \trueDualPortRam3|ram~201_combout ;
wire \trueDualPortRam3|ram~202_combout ;
wire \trueDualPortRam3|ram~203_combout ;
wire \trueDualPortRam3|ram~204_combout ;
wire \trueDualPortRam3|ram~205_combout ;
wire \trueDualPortRam3|ram~206_combout ;
wire \trueDualPortRam3|ram~207_combout ;
wire [7:0] \trueDualPortRam0|dout_a ;
wire [7:0] \trueDualPortRam0|dout_b ;
wire [7:0] \trueDualPortRam2|dout_b ;
wire [7:0] \trueDualPortRam3|dout_b ;
wire [7:0] \trueDualPortRam2|dout_a ;
wire [7:0] \trueDualPortRam3|dout_a ;
wire [7:0] \trueDualPortRam1|dout_a ;
wire [7:0] \trueDualPortRam1|dout_b ;


// Location: FF_X23_Y64_N9
dffeas \trueDualPortRam0|ram~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~68_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~40 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y65_N31
dffeas \trueDualPortRam0|ram~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~73_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~9 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y64_N1
dffeas \trueDualPortRam0|ram~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~74_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~1 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y64_N17
dffeas \trueDualPortRam0|ram~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~100_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~44 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y65_N21
dffeas \trueDualPortRam0|ram~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~112_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~22 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N1
dffeas \trueDualPortRam2|ram~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~71_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~47_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~56 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N25
dffeas \trueDualPortRam2|ram~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~67_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~39_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~24 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y5_N9
dffeas \trueDualPortRam2|ram~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~80_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~18 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N21
dffeas \trueDualPortRam2|ram~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~99_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~39_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~28 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N15
dffeas \trueDualPortRam2|ram~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~127_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~47_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~63 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y66_N11
dffeas \trueDualPortRam3|ram~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~78_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~61_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~33 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y66_N27
dffeas \trueDualPortRam3|ram~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~72_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~49_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~17 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y64_N9
dffeas \trueDualPortRam3|ram~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~86_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~61_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~34 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y64_N23
dffeas \trueDualPortRam3|ram~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~87_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~63_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~58 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y64_N13
dffeas \trueDualPortRam3|ram~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~82_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~2 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y64_N25
dffeas \trueDualPortRam3|ram~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~95_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~63_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~59 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y65_N15
dffeas \trueDualPortRam3|ram~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~103_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~63_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~60 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y65_N15
dffeas \trueDualPortRam3|ram~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~107_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~55_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~29 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y64_N9
dffeas \trueDualPortRam3|ram~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~119_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~63_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~62 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y65_N9
dffeas \trueDualPortRam3|ram~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~115_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~55_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~30 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y64_N8
cycloneiv_lcell_comb \trueDualPortRam0|ram~68 (
// Equation(s):
// \trueDualPortRam0|ram~68_combout  = (\rtl~8_combout  & (\din_aReal[0]~input_o )) # (!\rtl~8_combout  & ((\trueDualPortRam0|ram~40_q )))

	.dataa(gnd),
	.datab(\din_aReal[0]~input_o ),
	.datac(\trueDualPortRam0|ram~40_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~68_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~68 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam0|ram~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y65_N30
cycloneiv_lcell_comb \trueDualPortRam0|ram~73 (
// Equation(s):
// \trueDualPortRam0|ram~73_combout  = (\rtl~2_combout  & ((\din_aReal[1]~input_o ))) # (!\rtl~2_combout  & (\trueDualPortRam0|ram~9_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\trueDualPortRam0|ram~9_q ),
	.datad(\din_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~73_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~73 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y64_N0
cycloneiv_lcell_comb \trueDualPortRam0|ram~74 (
// Equation(s):
// \trueDualPortRam0|ram~74_combout  = (\rtl~4_combout  & ((\din_aReal[1]~input_o ))) # (!\rtl~4_combout  & (\trueDualPortRam0|ram~1_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\trueDualPortRam0|ram~1_q ),
	.datad(\din_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~74_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~74 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y64_N16
cycloneiv_lcell_comb \trueDualPortRam0|ram~100 (
// Equation(s):
// \trueDualPortRam0|ram~100_combout  = (\rtl~8_combout  & ((\din_aReal[4]~input_o ))) # (!\rtl~8_combout  & (\trueDualPortRam0|ram~44_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\trueDualPortRam0|ram~44_q ),
	.datad(\din_aReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~100_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~100 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y65_N20
cycloneiv_lcell_comb \trueDualPortRam0|ram~112 (
// Equation(s):
// \trueDualPortRam0|ram~112_combout  = (\rtl~0_combout  & (\din_aReal[6]~input_o )) # (!\rtl~0_combout  & ((\trueDualPortRam0|ram~22_q )))

	.dataa(\din_aReal[6]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~22_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~112_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~112 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam0|ram~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N0
cycloneiv_lcell_comb \trueDualPortRam2|ram~71 (
// Equation(s):
// \trueDualPortRam2|ram~71_combout  = (\rtl~46_combout  & ((\din_cReal[0]~input_o ))) # (!\rtl~46_combout  & (\trueDualPortRam2|ram~56_q ))

	.dataa(\rtl~46_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~56_q ),
	.datad(\din_cReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~71_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~71 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y6_N24
cycloneiv_lcell_comb \trueDualPortRam2|ram~67 (
// Equation(s):
// \trueDualPortRam2|ram~67_combout  = (\rtl~38_combout  & (\din_cReal[0]~input_o )) # (!\rtl~38_combout  & ((\trueDualPortRam2|ram~24_q )))

	.dataa(gnd),
	.datab(\din_cReal[0]~input_o ),
	.datac(\trueDualPortRam2|ram~24_q ),
	.datad(\rtl~38_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~67_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~67 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam2|ram~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N8
cycloneiv_lcell_comb \trueDualPortRam2|ram~80 (
// Equation(s):
// \trueDualPortRam2|ram~80_combout  = (\rtl~32_combout  & (\din_cReal[2]~input_o )) # (!\rtl~32_combout  & ((\trueDualPortRam2|ram~18_q )))

	.dataa(\din_cReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~18_q ),
	.datad(\rtl~32_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~80_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~80 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam2|ram~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y6_N20
cycloneiv_lcell_comb \trueDualPortRam2|ram~99 (
// Equation(s):
// \trueDualPortRam2|ram~99_combout  = (\rtl~38_combout  & (\din_cReal[4]~input_o )) # (!\rtl~38_combout  & ((\trueDualPortRam2|ram~28_q )))

	.dataa(\din_cReal[4]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~28_q ),
	.datad(\rtl~38_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~99_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~99 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam2|ram~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N14
cycloneiv_lcell_comb \trueDualPortRam2|ram~127 (
// Equation(s):
// \trueDualPortRam2|ram~127_combout  = (\rtl~46_combout  & ((\din_cReal[7]~input_o ))) # (!\rtl~46_combout  & (\trueDualPortRam2|ram~63_q ))

	.dataa(\rtl~46_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~63_q ),
	.datad(\din_cReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~127_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~127 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N10
cycloneiv_lcell_comb \trueDualPortRam3|ram~78 (
// Equation(s):
// \trueDualPortRam3|ram~78_combout  = (\rtl~60_combout  & ((\din_dReal[1]~input_o ))) # (!\rtl~60_combout  & (\trueDualPortRam3|ram~33_q ))

	.dataa(\rtl~60_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~33_q ),
	.datad(\din_dReal[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~78_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~78 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N26
cycloneiv_lcell_comb \trueDualPortRam3|ram~72 (
// Equation(s):
// \trueDualPortRam3|ram~72_combout  = (\rtl~48_combout  & (\din_dReal[1]~input_o )) # (!\rtl~48_combout  & ((\trueDualPortRam3|ram~17_q )))

	.dataa(\din_dReal[1]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~17_q ),
	.datad(\rtl~48_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~72_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~72 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam3|ram~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y64_N8
cycloneiv_lcell_comb \trueDualPortRam3|ram~86 (
// Equation(s):
// \trueDualPortRam3|ram~86_combout  = (\rtl~60_combout  & (\din_dReal[2]~input_o )) # (!\rtl~60_combout  & ((\trueDualPortRam3|ram~34_q )))

	.dataa(gnd),
	.datab(\din_dReal[2]~input_o ),
	.datac(\trueDualPortRam3|ram~34_q ),
	.datad(\rtl~60_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~86_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~86 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam3|ram~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N22
cycloneiv_lcell_comb \trueDualPortRam3|ram~87 (
// Equation(s):
// \trueDualPortRam3|ram~87_combout  = (\rtl~62_combout  & ((\din_dReal[2]~input_o ))) # (!\rtl~62_combout  & (\trueDualPortRam3|ram~58_q ))

	.dataa(\rtl~62_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~58_q ),
	.datad(\din_dReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~87_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~87 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y64_N12
cycloneiv_lcell_comb \trueDualPortRam3|ram~82 (
// Equation(s):
// \trueDualPortRam3|ram~82_combout  = (\rtl~52_combout  & ((\din_dReal[2]~input_o ))) # (!\rtl~52_combout  & (\trueDualPortRam3|ram~2_q ))

	.dataa(gnd),
	.datab(\rtl~52_combout ),
	.datac(\trueDualPortRam3|ram~2_q ),
	.datad(\din_dReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~82_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~82 .lut_mask = 16'hFC30;
defparam \trueDualPortRam3|ram~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N24
cycloneiv_lcell_comb \trueDualPortRam3|ram~95 (
// Equation(s):
// \trueDualPortRam3|ram~95_combout  = (\rtl~62_combout  & (\din_dReal[3]~input_o )) # (!\rtl~62_combout  & ((\trueDualPortRam3|ram~59_q )))

	.dataa(\rtl~62_combout ),
	.datab(\din_dReal[3]~input_o ),
	.datac(\trueDualPortRam3|ram~59_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~95_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~95 .lut_mask = 16'hD8D8;
defparam \trueDualPortRam3|ram~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N14
cycloneiv_lcell_comb \trueDualPortRam3|ram~103 (
// Equation(s):
// \trueDualPortRam3|ram~103_combout  = (\rtl~62_combout  & (\din_dReal[4]~input_o )) # (!\rtl~62_combout  & ((\trueDualPortRam3|ram~60_q )))

	.dataa(gnd),
	.datab(\din_dReal[4]~input_o ),
	.datac(\trueDualPortRam3|ram~60_q ),
	.datad(\rtl~62_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~103_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~103 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam3|ram~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N14
cycloneiv_lcell_comb \trueDualPortRam3|ram~107 (
// Equation(s):
// \trueDualPortRam3|ram~107_combout  = (\rtl~54_combout  & ((\din_dReal[5]~input_o ))) # (!\rtl~54_combout  & (\trueDualPortRam3|ram~29_q ))

	.dataa(\rtl~54_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~29_q ),
	.datad(\din_dReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~107_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~107 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N8
cycloneiv_lcell_comb \trueDualPortRam3|ram~119 (
// Equation(s):
// \trueDualPortRam3|ram~119_combout  = (\rtl~62_combout  & ((\din_dReal[6]~input_o ))) # (!\rtl~62_combout  & (\trueDualPortRam3|ram~62_q ))

	.dataa(\rtl~62_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~62_q ),
	.datad(\din_dReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~119_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~119 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N8
cycloneiv_lcell_comb \trueDualPortRam3|ram~115 (
// Equation(s):
// \trueDualPortRam3|ram~115_combout  = (\rtl~54_combout  & ((\din_dReal[6]~input_o ))) # (!\rtl~54_combout  & (\trueDualPortRam3|ram~30_q ))

	.dataa(\rtl~54_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~30_q ),
	.datad(\din_dReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~115_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~115 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N12
cycloneiv_lcell_comb \trueDualPortRam0|ram~130 (
// Equation(s):
// \trueDualPortRam0|ram~130_combout  = (\r_addr_aReal[1]~input_o  & (\r_addr_aReal[0]~input_o )) # (!\r_addr_aReal[1]~input_o  & ((\r_addr_aReal[0]~input_o  & ((\trueDualPortRam0|ram~8_q ))) # (!\r_addr_aReal[0]~input_o  & (\trueDualPortRam0|ram~0_q ))))

	.dataa(\r_addr_aReal[1]~input_o ),
	.datab(\r_addr_aReal[0]~input_o ),
	.datac(\trueDualPortRam0|ram~0_q ),
	.datad(\trueDualPortRam0|ram~8_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~130_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~130 .lut_mask = 16'hDC98;
defparam \trueDualPortRam0|ram~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N16
cycloneiv_lcell_comb \trueDualPortRam0|ram~135 (
// Equation(s):
// \trueDualPortRam0|ram~135_combout  = (\r_addr_aReal[1]~input_o  & (((\r_addr_aReal[0]~input_o )))) # (!\r_addr_aReal[1]~input_o  & ((\r_addr_aReal[0]~input_o  & (\trueDualPortRam0|ram~9_q )) # (!\r_addr_aReal[0]~input_o  & ((\trueDualPortRam0|ram~1_q 
// )))))

	.dataa(\trueDualPortRam0|ram~9_q ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\r_addr_aReal[0]~input_o ),
	.datad(\trueDualPortRam0|ram~1_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~135_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~135 .lut_mask = 16'hE3E0;
defparam \trueDualPortRam0|ram~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N30
cycloneiv_lcell_comb \trueDualPortRam0|ram~136 (
// Equation(s):
// \trueDualPortRam0|ram~136_combout  = (\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~135_combout  & (\trueDualPortRam0|ram~25_q )) # (!\trueDualPortRam0|ram~135_combout  & ((\trueDualPortRam0|ram~17_q ))))) # (!\r_addr_aReal[1]~input_o  & 
// (((\trueDualPortRam0|ram~135_combout ))))

	.dataa(\trueDualPortRam0|ram~25_q ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~17_q ),
	.datad(\trueDualPortRam0|ram~135_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~136_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~136 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam0|ram~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y64_N10
cycloneiv_lcell_comb \trueDualPortRam0|ram~175 (
// Equation(s):
// \trueDualPortRam0|ram~175_combout  = (\r_addr_aImag[0]~input_o  & (((\trueDualPortRam0|ram~9_q ) # (\r_addr_aImag[1]~input_o )))) # (!\r_addr_aImag[0]~input_o  & (\trueDualPortRam0|ram~1_q  & ((!\r_addr_aImag[1]~input_o ))))

	.dataa(\r_addr_aImag[0]~input_o ),
	.datab(\trueDualPortRam0|ram~1_q ),
	.datac(\trueDualPortRam0|ram~9_q ),
	.datad(\r_addr_aImag[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~175_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~175 .lut_mask = 16'hAAE4;
defparam \trueDualPortRam0|ram~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N16
cycloneiv_lcell_comb \trueDualPortRam1|ram~178 (
// Equation(s):
// \trueDualPortRam1|ram~178_combout  = (\r_addr_bImag[0]~input_o  & (\r_addr_bImag[1]~input_o )) # (!\r_addr_bImag[0]~input_o  & ((\r_addr_bImag[1]~input_o  & (\trueDualPortRam1|ram~50_q )) # (!\r_addr_bImag[1]~input_o  & ((\trueDualPortRam1|ram~34_q )))))

	.dataa(\r_addr_bImag[0]~input_o ),
	.datab(\r_addr_bImag[1]~input_o ),
	.datac(\trueDualPortRam1|ram~50_q ),
	.datad(\trueDualPortRam1|ram~34_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~178_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~178 .lut_mask = 16'hD9C8;
defparam \trueDualPortRam1|ram~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N6
cycloneiv_lcell_comb \trueDualPortRam1|ram~179 (
// Equation(s):
// \trueDualPortRam1|ram~179_combout  = (\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~178_combout  & ((\trueDualPortRam1|ram~58_q ))) # (!\trueDualPortRam1|ram~178_combout  & (\trueDualPortRam1|ram~42_q )))) # (!\r_addr_bImag[0]~input_o  & 
// (((\trueDualPortRam1|ram~178_combout ))))

	.dataa(\r_addr_bImag[0]~input_o ),
	.datab(\trueDualPortRam1|ram~42_q ),
	.datac(\trueDualPortRam1|ram~58_q ),
	.datad(\trueDualPortRam1|ram~178_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~179_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~179 .lut_mask = 16'hF588;
defparam \trueDualPortRam1|ram~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N24
cycloneiv_lcell_comb \trueDualPortRam1|ram~205 (
// Equation(s):
// \trueDualPortRam1|ram~205_combout  = (\r_addr_bImag[1]~input_o  & (((\r_addr_bImag[0]~input_o )))) # (!\r_addr_bImag[1]~input_o  & ((\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~15_q ))) # (!\r_addr_bImag[0]~input_o  & (\trueDualPortRam1|ram~7_q 
// ))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\trueDualPortRam1|ram~7_q ),
	.datac(\r_addr_bImag[0]~input_o ),
	.datad(\trueDualPortRam1|ram~15_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~205_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~205 .lut_mask = 16'hF4A4;
defparam \trueDualPortRam1|ram~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N14
cycloneiv_lcell_comb \trueDualPortRam1|ram~206 (
// Equation(s):
// \trueDualPortRam1|ram~206_combout  = (\r_addr_bImag[1]~input_o  & ((\trueDualPortRam1|ram~205_combout  & (\trueDualPortRam1|ram~31_q )) # (!\trueDualPortRam1|ram~205_combout  & ((\trueDualPortRam1|ram~23_q ))))) # (!\r_addr_bImag[1]~input_o  & 
// (((\trueDualPortRam1|ram~205_combout ))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\trueDualPortRam1|ram~31_q ),
	.datac(\trueDualPortRam1|ram~23_q ),
	.datad(\trueDualPortRam1|ram~205_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~206_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~206 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam1|ram~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N26
cycloneiv_lcell_comb \rtl~34 (
// Equation(s):
// \rtl~34_combout  = (\w_addr_cReal[0]~input_o  & (!\w_addr_cReal[1]~input_o  & (\we_cReal~input_o  & !\w_addr_cReal[2]~input_o )))

	.dataa(\w_addr_cReal[0]~input_o ),
	.datab(\w_addr_cReal[1]~input_o ),
	.datac(\we_cReal~input_o ),
	.datad(\w_addr_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~34_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~34 .lut_mask = 16'h0020;
defparam \rtl~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y67_N1
cycloneiv_io_ibuf \w_addr_aReal[0]~input (
	.i(w_addr_aReal[0]),
	.ibar(gnd),
	.o(\w_addr_aReal[0]~input_o ));
// synopsys translate_off
defparam \w_addr_aReal[0]~input .bus_hold = "false";
defparam \w_addr_aReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y67_N22
cycloneiv_io_ibuf \w_addr_aImag[0]~input (
	.i(w_addr_aImag[0]),
	.ibar(gnd),
	.o(\w_addr_aImag[0]~input_o ));
// synopsys translate_off
defparam \w_addr_aImag[0]~input .bus_hold = "false";
defparam \w_addr_aImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y41_N1
cycloneiv_io_ibuf \w_addr_bReal[1]~input (
	.i(w_addr_bReal[1]),
	.ibar(gnd),
	.o(\w_addr_bReal[1]~input_o ));
// synopsys translate_off
defparam \w_addr_bReal[1]~input .bus_hold = "false";
defparam \w_addr_bReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y21_N1
cycloneiv_io_ibuf \we_bImag~input (
	.i(we_bImag),
	.ibar(gnd),
	.o(\we_bImag~input_o ));
// synopsys translate_off
defparam \we_bImag~input .bus_hold = "false";
defparam \we_bImag~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneiv_io_ibuf \w_addr_cReal[0]~input (
	.i(w_addr_cReal[0]),
	.ibar(gnd),
	.o(\w_addr_cReal[0]~input_o ));
// synopsys translate_off
defparam \w_addr_cReal[0]~input .bus_hold = "false";
defparam \w_addr_cReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneiv_io_ibuf \w_addr_cImag[1]~input (
	.i(w_addr_cImag[1]),
	.ibar(gnd),
	.o(\w_addr_cImag[1]~input_o ));
// synopsys translate_off
defparam \w_addr_cImag[1]~input .bus_hold = "false";
defparam \w_addr_cImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y67_N15
cycloneiv_io_ibuf \we_dReal~input (
	.i(we_dReal),
	.ibar(gnd),
	.o(\we_dReal~input_o ));
// synopsys translate_off
defparam \we_dReal~input .bus_hold = "false";
defparam \we_dReal~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y67_N8
cycloneiv_io_ibuf \w_addr_dImag[1]~input (
	.i(w_addr_dImag[1]),
	.ibar(gnd),
	.o(\w_addr_dImag[1]~input_o ));
// synopsys translate_off
defparam \w_addr_dImag[1]~input .bus_hold = "false";
defparam \w_addr_dImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
cycloneiv_io_obuf \dout_aReal[0]~output (
	.i(\trueDualPortRam0|dout_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[0]~output .bus_hold = "false";
defparam \dout_aReal[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneiv_io_obuf \dout_aReal[1]~output (
	.i(\trueDualPortRam0|dout_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[1]~output .bus_hold = "false";
defparam \dout_aReal[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y67_N2
cycloneiv_io_obuf \dout_aReal[2]~output (
	.i(\trueDualPortRam0|dout_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[2]~output .bus_hold = "false";
defparam \dout_aReal[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y67_N16
cycloneiv_io_obuf \dout_aReal[3]~output (
	.i(\trueDualPortRam0|dout_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[3]~output .bus_hold = "false";
defparam \dout_aReal[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y67_N16
cycloneiv_io_obuf \dout_aReal[4]~output (
	.i(\trueDualPortRam0|dout_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[4]~output .bus_hold = "false";
defparam \dout_aReal[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y67_N2
cycloneiv_io_obuf \dout_aReal[5]~output (
	.i(\trueDualPortRam0|dout_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[5]~output .bus_hold = "false";
defparam \dout_aReal[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cycloneiv_io_obuf \dout_aReal[6]~output (
	.i(\trueDualPortRam0|dout_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[6]~output .bus_hold = "false";
defparam \dout_aReal[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cycloneiv_io_obuf \dout_aReal[7]~output (
	.i(\trueDualPortRam0|dout_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[7]~output .bus_hold = "false";
defparam \dout_aReal[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
cycloneiv_io_obuf \dout_aImag[0]~output (
	.i(\trueDualPortRam0|dout_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[0]~output .bus_hold = "false";
defparam \dout_aImag[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cycloneiv_io_obuf \dout_aImag[1]~output (
	.i(\trueDualPortRam0|dout_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[1]~output .bus_hold = "false";
defparam \dout_aImag[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y67_N23
cycloneiv_io_obuf \dout_aImag[2]~output (
	.i(\trueDualPortRam0|dout_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[2]~output .bus_hold = "false";
defparam \dout_aImag[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y67_N23
cycloneiv_io_obuf \dout_aImag[3]~output (
	.i(\trueDualPortRam0|dout_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[3]~output .bus_hold = "false";
defparam \dout_aImag[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y67_N23
cycloneiv_io_obuf \dout_aImag[4]~output (
	.i(\trueDualPortRam0|dout_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[4]~output .bus_hold = "false";
defparam \dout_aImag[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y67_N9
cycloneiv_io_obuf \dout_aImag[5]~output (
	.i(\trueDualPortRam0|dout_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[5]~output .bus_hold = "false";
defparam \dout_aImag[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y67_N9
cycloneiv_io_obuf \dout_aImag[6]~output (
	.i(\trueDualPortRam0|dout_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[6]~output .bus_hold = "false";
defparam \dout_aImag[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y67_N9
cycloneiv_io_obuf \dout_aImag[7]~output (
	.i(\trueDualPortRam0|dout_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[7]~output .bus_hold = "false";
defparam \dout_aImag[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y25_N2
cycloneiv_io_obuf \dout_bReal[0]~output (
	.i(\trueDualPortRam1|dout_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[0]~output .bus_hold = "false";
defparam \dout_bReal[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y62_N16
cycloneiv_io_obuf \dout_bReal[1]~output (
	.i(\trueDualPortRam1|dout_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[1]~output .bus_hold = "false";
defparam \dout_bReal[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y39_N2
cycloneiv_io_obuf \dout_bReal[2]~output (
	.i(\trueDualPortRam1|dout_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[2]~output .bus_hold = "false";
defparam \dout_bReal[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y42_N9
cycloneiv_io_obuf \dout_bReal[3]~output (
	.i(\trueDualPortRam1|dout_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[3]~output .bus_hold = "false";
defparam \dout_bReal[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y64_N2
cycloneiv_io_obuf \dout_bReal[4]~output (
	.i(\trueDualPortRam1|dout_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[4]~output .bus_hold = "false";
defparam \dout_bReal[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y26_N9
cycloneiv_io_obuf \dout_bReal[5]~output (
	.i(\trueDualPortRam1|dout_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[5]~output .bus_hold = "false";
defparam \dout_bReal[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y63_N2
cycloneiv_io_obuf \dout_bReal[6]~output (
	.i(\trueDualPortRam1|dout_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[6]~output .bus_hold = "false";
defparam \dout_bReal[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y23_N9
cycloneiv_io_obuf \dout_bReal[7]~output (
	.i(\trueDualPortRam1|dout_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[7]~output .bus_hold = "false";
defparam \dout_bReal[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y25_N9
cycloneiv_io_obuf \dout_bImag[0]~output (
	.i(\trueDualPortRam1|dout_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[0]~output .bus_hold = "false";
defparam \dout_bImag[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y25_N16
cycloneiv_io_obuf \dout_bImag[1]~output (
	.i(\trueDualPortRam1|dout_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[1]~output .bus_hold = "false";
defparam \dout_bImag[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y44_N9
cycloneiv_io_obuf \dout_bImag[2]~output (
	.i(\trueDualPortRam1|dout_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[2]~output .bus_hold = "false";
defparam \dout_bImag[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y46_N2
cycloneiv_io_obuf \dout_bImag[3]~output (
	.i(\trueDualPortRam1|dout_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[3]~output .bus_hold = "false";
defparam \dout_bImag[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y61_N2
cycloneiv_io_obuf \dout_bImag[4]~output (
	.i(\trueDualPortRam1|dout_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[4]~output .bus_hold = "false";
defparam \dout_bImag[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y47_N2
cycloneiv_io_obuf \dout_bImag[5]~output (
	.i(\trueDualPortRam1|dout_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[5]~output .bus_hold = "false";
defparam \dout_bImag[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y62_N2
cycloneiv_io_obuf \dout_bImag[6]~output (
	.i(\trueDualPortRam1|dout_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[6]~output .bus_hold = "false";
defparam \dout_bImag[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y47_N9
cycloneiv_io_obuf \dout_bImag[7]~output (
	.i(\trueDualPortRam1|dout_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[7]~output .bus_hold = "false";
defparam \dout_bImag[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N2
cycloneiv_io_obuf \dout_cReal[0]~output (
	.i(\trueDualPortRam2|dout_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[0]~output .bus_hold = "false";
defparam \dout_cReal[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y11_N23
cycloneiv_io_obuf \dout_cReal[1]~output (
	.i(\trueDualPortRam2|dout_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[1]~output .bus_hold = "false";
defparam \dout_cReal[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneiv_io_obuf \dout_cReal[2]~output (
	.i(\trueDualPortRam2|dout_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[2]~output .bus_hold = "false";
defparam \dout_cReal[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y2_N23
cycloneiv_io_obuf \dout_cReal[3]~output (
	.i(\trueDualPortRam2|dout_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[3]~output .bus_hold = "false";
defparam \dout_cReal[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y9_N2
cycloneiv_io_obuf \dout_cReal[4]~output (
	.i(\trueDualPortRam2|dout_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[4]~output .bus_hold = "false";
defparam \dout_cReal[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y12_N9
cycloneiv_io_obuf \dout_cReal[5]~output (
	.i(\trueDualPortRam2|dout_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[5]~output .bus_hold = "false";
defparam \dout_cReal[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cycloneiv_io_obuf \dout_cReal[6]~output (
	.i(\trueDualPortRam2|dout_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[6]~output .bus_hold = "false";
defparam \dout_cReal[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y10_N16
cycloneiv_io_obuf \dout_cReal[7]~output (
	.i(\trueDualPortRam2|dout_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[7]~output .bus_hold = "false";
defparam \dout_cReal[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y14_N9
cycloneiv_io_obuf \dout_cImag[0]~output (
	.i(\trueDualPortRam2|dout_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[0]~output .bus_hold = "false";
defparam \dout_cImag[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y14_N16
cycloneiv_io_obuf \dout_cImag[1]~output (
	.i(\trueDualPortRam2|dout_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[1]~output .bus_hold = "false";
defparam \dout_cImag[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cycloneiv_io_obuf \dout_cImag[2]~output (
	.i(\trueDualPortRam2|dout_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[2]~output .bus_hold = "false";
defparam \dout_cImag[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneiv_io_obuf \dout_cImag[3]~output (
	.i(\trueDualPortRam2|dout_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[3]~output .bus_hold = "false";
defparam \dout_cImag[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y12_N2
cycloneiv_io_obuf \dout_cImag[4]~output (
	.i(\trueDualPortRam2|dout_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[4]~output .bus_hold = "false";
defparam \dout_cImag[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y3_N2
cycloneiv_io_obuf \dout_cImag[5]~output (
	.i(\trueDualPortRam2|dout_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[5]~output .bus_hold = "false";
defparam \dout_cImag[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y10_N2
cycloneiv_io_obuf \dout_cImag[6]~output (
	.i(\trueDualPortRam2|dout_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[6]~output .bus_hold = "false";
defparam \dout_cImag[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N9
cycloneiv_io_obuf \dout_cImag[7]~output (
	.i(\trueDualPortRam2|dout_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[7]~output .bus_hold = "false";
defparam \dout_cImag[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y67_N9
cycloneiv_io_obuf \dout_dReal[0]~output (
	.i(\trueDualPortRam3|dout_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[0]~output .bus_hold = "false";
defparam \dout_dReal[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneiv_io_obuf \dout_dReal[1]~output (
	.i(\trueDualPortRam3|dout_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[1]~output .bus_hold = "false";
defparam \dout_dReal[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y67_N2
cycloneiv_io_obuf \dout_dReal[2]~output (
	.i(\trueDualPortRam3|dout_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[2]~output .bus_hold = "false";
defparam \dout_dReal[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y67_N23
cycloneiv_io_obuf \dout_dReal[3]~output (
	.i(\trueDualPortRam3|dout_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[3]~output .bus_hold = "false";
defparam \dout_dReal[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y67_N23
cycloneiv_io_obuf \dout_dReal[4]~output (
	.i(\trueDualPortRam3|dout_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[4]~output .bus_hold = "false";
defparam \dout_dReal[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y67_N9
cycloneiv_io_obuf \dout_dReal[5]~output (
	.i(\trueDualPortRam3|dout_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[5]~output .bus_hold = "false";
defparam \dout_dReal[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y64_N23
cycloneiv_io_obuf \dout_dReal[6]~output (
	.i(\trueDualPortRam3|dout_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[6]~output .bus_hold = "false";
defparam \dout_dReal[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y67_N2
cycloneiv_io_obuf \dout_dReal[7]~output (
	.i(\trueDualPortRam3|dout_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[7]~output .bus_hold = "false";
defparam \dout_dReal[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y67_N9
cycloneiv_io_obuf \dout_dImag[0]~output (
	.i(\trueDualPortRam3|dout_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[0]~output .bus_hold = "false";
defparam \dout_dImag[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y67_N23
cycloneiv_io_obuf \dout_dImag[1]~output (
	.i(\trueDualPortRam3|dout_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[1]~output .bus_hold = "false";
defparam \dout_dImag[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y67_N9
cycloneiv_io_obuf \dout_dImag[2]~output (
	.i(\trueDualPortRam3|dout_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[2]~output .bus_hold = "false";
defparam \dout_dImag[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y67_N2
cycloneiv_io_obuf \dout_dImag[3]~output (
	.i(\trueDualPortRam3|dout_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[3]~output .bus_hold = "false";
defparam \dout_dImag[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y67_N2
cycloneiv_io_obuf \dout_dImag[4]~output (
	.i(\trueDualPortRam3|dout_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[4]~output .bus_hold = "false";
defparam \dout_dImag[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y67_N2
cycloneiv_io_obuf \dout_dImag[5]~output (
	.i(\trueDualPortRam3|dout_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[5]~output .bus_hold = "false";
defparam \dout_dImag[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y67_N2
cycloneiv_io_obuf \dout_dImag[6]~output (
	.i(\trueDualPortRam3|dout_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[6]~output .bus_hold = "false";
defparam \dout_dImag[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y67_N16
cycloneiv_io_obuf \dout_dImag[7]~output (
	.i(\trueDualPortRam3|dout_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[7]~output .bus_hold = "false";
defparam \dout_dImag[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X19_Y67_N15
cycloneiv_io_ibuf \r_addr_aReal[2]~input (
	.i(r_addr_aReal[2]),
	.ibar(gnd),
	.o(\r_addr_aReal[2]~input_o ));
// synopsys translate_off
defparam \r_addr_aReal[2]~input .bus_hold = "false";
defparam \r_addr_aReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y34_N1
cycloneiv_io_ibuf \r_addr_aReal[1]~input (
	.i(r_addr_aReal[1]),
	.ibar(gnd),
	.o(\r_addr_aReal[1]~input_o ));
// synopsys translate_off
defparam \r_addr_aReal[1]~input .bus_hold = "false";
defparam \r_addr_aReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
cycloneiv_io_ibuf \we_aReal~input (
	.i(we_aReal),
	.ibar(gnd),
	.o(\we_aReal~input_o ));
// synopsys translate_off
defparam \we_aReal~input .bus_hold = "false";
defparam \we_aReal~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y67_N15
cycloneiv_io_ibuf \w_addr_aReal[2]~input (
	.i(w_addr_aReal[2]),
	.ibar(gnd),
	.o(\w_addr_aReal[2]~input_o ));
// synopsys translate_off
defparam \w_addr_aReal[2]~input .bus_hold = "false";
defparam \w_addr_aReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y67_N1
cycloneiv_io_ibuf \w_addr_aReal[1]~input (
	.i(w_addr_aReal[1]),
	.ibar(gnd),
	.o(\w_addr_aReal[1]~input_o ));
// synopsys translate_off
defparam \w_addr_aReal[1]~input .bus_hold = "false";
defparam \w_addr_aReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y64_N4
cycloneiv_lcell_comb \rtl~6 (
// Equation(s):
// \rtl~6_combout  = (\w_addr_aReal[0]~input_o  & (\we_aReal~input_o  & (!\w_addr_aReal[2]~input_o  & \w_addr_aReal[1]~input_o )))

	.dataa(\w_addr_aReal[0]~input_o ),
	.datab(\we_aReal~input_o ),
	.datac(\w_addr_aReal[2]~input_o ),
	.datad(\w_addr_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~6_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~6 .lut_mask = 16'h0800;
defparam \rtl~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y67_N1
cycloneiv_io_ibuf \din_aReal[0]~input (
	.i(din_aReal[0]),
	.ibar(gnd),
	.o(\din_aReal[0]~input_o ));
// synopsys translate_off
defparam \din_aReal[0]~input .bus_hold = "false";
defparam \din_aReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y64_N0
cycloneiv_lcell_comb \trueDualPortRam0|ram~67 (
// Equation(s):
// \trueDualPortRam0|ram~67_combout  = (\rtl~6_combout  & ((\din_aReal[0]~input_o ))) # (!\rtl~6_combout  & (\trueDualPortRam0|ram~24_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\trueDualPortRam0|ram~24_q ),
	.datad(\din_aReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~67_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~67 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y67_N22
cycloneiv_io_ibuf \din_aImag[0]~input (
	.i(din_aImag[0]),
	.ibar(gnd),
	.o(\din_aImag[0]~input_o ));
// synopsys translate_off
defparam \din_aImag[0]~input .bus_hold = "false";
defparam \din_aImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N8
cycloneiv_io_ibuf \w_addr_aImag[1]~input (
	.i(w_addr_aImag[1]),
	.ibar(gnd),
	.o(\w_addr_aImag[1]~input_o ));
// synopsys translate_off
defparam \w_addr_aImag[1]~input .bus_hold = "false";
defparam \w_addr_aImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y67_N1
cycloneiv_io_ibuf \w_addr_aImag[2]~input (
	.i(w_addr_aImag[2]),
	.ibar(gnd),
	.o(\w_addr_aImag[2]~input_o ));
// synopsys translate_off
defparam \w_addr_aImag[2]~input .bus_hold = "false";
defparam \w_addr_aImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y67_N1
cycloneiv_io_ibuf \we_aImag~input (
	.i(we_aImag),
	.ibar(gnd),
	.o(\we_aImag~input_o ));
// synopsys translate_off
defparam \we_aImag~input .bus_hold = "false";
defparam \we_aImag~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y64_N28
cycloneiv_lcell_comb \rtl~7 (
// Equation(s):
// \rtl~7_combout  = (\w_addr_aImag[0]~input_o  & (\w_addr_aImag[1]~input_o  & (!\w_addr_aImag[2]~input_o  & \we_aImag~input_o )))

	.dataa(\w_addr_aImag[0]~input_o ),
	.datab(\w_addr_aImag[1]~input_o ),
	.datac(\w_addr_aImag[2]~input_o ),
	.datad(\we_aImag~input_o ),
	.cin(gnd),
	.combout(\rtl~7_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~7 .lut_mask = 16'h0800;
defparam \rtl~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y64_N1
dffeas \trueDualPortRam0|ram~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~67_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~24 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y64_N14
cycloneiv_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = (!\w_addr_aReal[0]~input_o  & (\we_aReal~input_o  & (!\w_addr_aReal[2]~input_o  & \w_addr_aReal[1]~input_o )))

	.dataa(\w_addr_aReal[0]~input_o ),
	.datab(\we_aReal~input_o ),
	.datac(\w_addr_aReal[2]~input_o ),
	.datad(\w_addr_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~0 .lut_mask = 16'h0400;
defparam \rtl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y65_N12
cycloneiv_lcell_comb \trueDualPortRam0|ram~64 (
// Equation(s):
// \trueDualPortRam0|ram~64_combout  = (\rtl~0_combout  & (\din_aReal[0]~input_o )) # (!\rtl~0_combout  & ((\trueDualPortRam0|ram~16_q )))

	.dataa(gnd),
	.datab(\din_aReal[0]~input_o ),
	.datac(\trueDualPortRam0|ram~16_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~64_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~64 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam0|ram~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y64_N30
cycloneiv_lcell_comb \rtl~1 (
// Equation(s):
// \rtl~1_combout  = (!\w_addr_aImag[0]~input_o  & (\w_addr_aImag[1]~input_o  & (!\w_addr_aImag[2]~input_o  & \we_aImag~input_o )))

	.dataa(\w_addr_aImag[0]~input_o ),
	.datab(\w_addr_aImag[1]~input_o ),
	.datac(\w_addr_aImag[2]~input_o ),
	.datad(\we_aImag~input_o ),
	.cin(gnd),
	.combout(\rtl~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1 .lut_mask = 16'h0400;
defparam \rtl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y65_N13
dffeas \trueDualPortRam0|ram~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~64_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~16 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N14
cycloneiv_lcell_comb \trueDualPortRam0|ram~131 (
// Equation(s):
// \trueDualPortRam0|ram~131_combout  = (\trueDualPortRam0|ram~130_combout  & (((\trueDualPortRam0|ram~24_q )) # (!\r_addr_aReal[1]~input_o ))) # (!\trueDualPortRam0|ram~130_combout  & (\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~16_q ))))

	.dataa(\trueDualPortRam0|ram~130_combout ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~24_q ),
	.datad(\trueDualPortRam0|ram~16_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~131_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~131 .lut_mask = 16'hE6A2;
defparam \trueDualPortRam0|ram~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y34_N8
cycloneiv_io_ibuf \r_addr_aReal[0]~input (
	.i(r_addr_aReal[0]),
	.ibar(gnd),
	.o(\r_addr_aReal[0]~input_o ));
// synopsys translate_off
defparam \r_addr_aReal[0]~input .bus_hold = "false";
defparam \r_addr_aReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y64_N20
cycloneiv_lcell_comb \rtl~14 (
// Equation(s):
// \rtl~14_combout  = (\w_addr_aReal[0]~input_o  & (\we_aReal~input_o  & (\w_addr_aReal[2]~input_o  & \w_addr_aReal[1]~input_o )))

	.dataa(\w_addr_aReal[0]~input_o ),
	.datab(\we_aReal~input_o ),
	.datac(\w_addr_aReal[2]~input_o ),
	.datad(\w_addr_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~14_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~14 .lut_mask = 16'h8000;
defparam \rtl~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y66_N12
cycloneiv_lcell_comb \trueDualPortRam0|ram~71 (
// Equation(s):
// \trueDualPortRam0|ram~71_combout  = (\rtl~14_combout  & (\din_aReal[0]~input_o )) # (!\rtl~14_combout  & ((\trueDualPortRam0|ram~56_q )))

	.dataa(\din_aReal[0]~input_o ),
	.datab(\rtl~14_combout ),
	.datac(\trueDualPortRam0|ram~56_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~71_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~71 .lut_mask = 16'hB8B8;
defparam \trueDualPortRam0|ram~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y64_N20
cycloneiv_lcell_comb \rtl~15 (
// Equation(s):
// \rtl~15_combout  = (\w_addr_aImag[0]~input_o  & (\w_addr_aImag[1]~input_o  & (\w_addr_aImag[2]~input_o  & \we_aImag~input_o )))

	.dataa(\w_addr_aImag[0]~input_o ),
	.datab(\w_addr_aImag[1]~input_o ),
	.datac(\w_addr_aImag[2]~input_o ),
	.datad(\we_aImag~input_o ),
	.cin(gnd),
	.combout(\rtl~15_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~15 .lut_mask = 16'h8000;
defparam \rtl~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y66_N13
dffeas \trueDualPortRam0|ram~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~71_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~56 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y64_N30
cycloneiv_lcell_comb \rtl~12 (
// Equation(s):
// \rtl~12_combout  = (!\w_addr_aReal[0]~input_o  & (\we_aReal~input_o  & (\w_addr_aReal[2]~input_o  & !\w_addr_aReal[1]~input_o )))

	.dataa(\w_addr_aReal[0]~input_o ),
	.datab(\we_aReal~input_o ),
	.datac(\w_addr_aReal[2]~input_o ),
	.datad(\w_addr_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~12_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~12 .lut_mask = 16'h0040;
defparam \rtl~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y65_N4
cycloneiv_lcell_comb \trueDualPortRam0|ram~70 (
// Equation(s):
// \trueDualPortRam0|ram~70_combout  = (\rtl~12_combout  & (\din_aReal[0]~input_o )) # (!\rtl~12_combout  & ((\trueDualPortRam0|ram~32_q )))

	.dataa(\din_aReal[0]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~32_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~70_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~70 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam0|ram~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y64_N10
cycloneiv_lcell_comb \rtl~13 (
// Equation(s):
// \rtl~13_combout  = (!\w_addr_aImag[0]~input_o  & (!\w_addr_aImag[1]~input_o  & (\w_addr_aImag[2]~input_o  & \we_aImag~input_o )))

	.dataa(\w_addr_aImag[0]~input_o ),
	.datab(\w_addr_aImag[1]~input_o ),
	.datac(\w_addr_aImag[2]~input_o ),
	.datad(\we_aImag~input_o ),
	.cin(gnd),
	.combout(\rtl~13_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~13 .lut_mask = 16'h1000;
defparam \rtl~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y65_N5
dffeas \trueDualPortRam0|ram~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~70_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~32 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y64_N8
cycloneiv_lcell_comb \rtl~10 (
// Equation(s):
// \rtl~10_combout  = (!\w_addr_aReal[0]~input_o  & (\we_aReal~input_o  & (\w_addr_aReal[2]~input_o  & \w_addr_aReal[1]~input_o )))

	.dataa(\w_addr_aReal[0]~input_o ),
	.datab(\we_aReal~input_o ),
	.datac(\w_addr_aReal[2]~input_o ),
	.datad(\w_addr_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~10_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~10 .lut_mask = 16'h4000;
defparam \rtl~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y64_N16
cycloneiv_lcell_comb \trueDualPortRam0|ram~69 (
// Equation(s):
// \trueDualPortRam0|ram~69_combout  = (\rtl~10_combout  & (\din_aReal[0]~input_o )) # (!\rtl~10_combout  & ((\trueDualPortRam0|ram~48_q )))

	.dataa(\din_aReal[0]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~48_q ),
	.datad(\rtl~10_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~69_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~69 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam0|ram~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y64_N12
cycloneiv_lcell_comb \rtl~11 (
// Equation(s):
// \rtl~11_combout  = (!\w_addr_aImag[0]~input_o  & (\w_addr_aImag[1]~input_o  & (\w_addr_aImag[2]~input_o  & \we_aImag~input_o )))

	.dataa(\w_addr_aImag[0]~input_o ),
	.datab(\w_addr_aImag[1]~input_o ),
	.datac(\w_addr_aImag[2]~input_o ),
	.datad(\we_aImag~input_o ),
	.cin(gnd),
	.combout(\rtl~11_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~11 .lut_mask = 16'h4000;
defparam \rtl~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y64_N17
dffeas \trueDualPortRam0|ram~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~69_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~48 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N20
cycloneiv_lcell_comb \trueDualPortRam0|ram~128 (
// Equation(s):
// \trueDualPortRam0|ram~128_combout  = (\r_addr_aReal[1]~input_o  & ((\r_addr_aReal[0]~input_o ) # ((\trueDualPortRam0|ram~48_q )))) # (!\r_addr_aReal[1]~input_o  & (!\r_addr_aReal[0]~input_o  & (\trueDualPortRam0|ram~32_q )))

	.dataa(\r_addr_aReal[1]~input_o ),
	.datab(\r_addr_aReal[0]~input_o ),
	.datac(\trueDualPortRam0|ram~32_q ),
	.datad(\trueDualPortRam0|ram~48_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~128_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~128 .lut_mask = 16'hBA98;
defparam \trueDualPortRam0|ram~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N2
cycloneiv_lcell_comb \trueDualPortRam0|ram~129 (
// Equation(s):
// \trueDualPortRam0|ram~129_combout  = (\r_addr_aReal[0]~input_o  & ((\trueDualPortRam0|ram~128_combout  & ((\trueDualPortRam0|ram~56_q ))) # (!\trueDualPortRam0|ram~128_combout  & (\trueDualPortRam0|ram~40_q )))) # (!\r_addr_aReal[0]~input_o  & 
// (((\trueDualPortRam0|ram~128_combout ))))

	.dataa(\trueDualPortRam0|ram~40_q ),
	.datab(\r_addr_aReal[0]~input_o ),
	.datac(\trueDualPortRam0|ram~56_q ),
	.datad(\trueDualPortRam0|ram~128_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~129_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~129 .lut_mask = 16'hF388;
defparam \trueDualPortRam0|ram~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N10
cycloneiv_lcell_comb \trueDualPortRam0|ram~132 (
// Equation(s):
// \trueDualPortRam0|ram~132_combout  = (\r_addr_aReal[2]~input_o  & ((\trueDualPortRam0|ram~129_combout ))) # (!\r_addr_aReal[2]~input_o  & (\trueDualPortRam0|ram~131_combout ))

	.dataa(gnd),
	.datab(\r_addr_aReal[2]~input_o ),
	.datac(\trueDualPortRam0|ram~131_combout ),
	.datad(\trueDualPortRam0|ram~129_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~132_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~132 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y65_N11
dffeas \trueDualPortRam0|dout_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_a[0] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y66_N30
cycloneiv_lcell_comb \trueDualPortRam0|ram~79 (
// Equation(s):
// \trueDualPortRam0|ram~79_combout  = (\rtl~14_combout  & (\din_aReal[1]~input_o )) # (!\rtl~14_combout  & ((\trueDualPortRam0|ram~57_q )))

	.dataa(\din_aReal[1]~input_o ),
	.datab(\rtl~14_combout ),
	.datac(\trueDualPortRam0|ram~57_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~79_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~79 .lut_mask = 16'hB8B8;
defparam \trueDualPortRam0|ram~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y67_N22
cycloneiv_io_ibuf \din_aImag[1]~input (
	.i(din_aImag[1]),
	.ibar(gnd),
	.o(\din_aImag[1]~input_o ));
// synopsys translate_off
defparam \din_aImag[1]~input .bus_hold = "false";
defparam \din_aImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y66_N31
dffeas \trueDualPortRam0|ram~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~79_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~57 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~57 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
cycloneiv_io_ibuf \din_aReal[1]~input (
	.i(din_aReal[1]),
	.ibar(gnd),
	.o(\din_aReal[1]~input_o ));
// synopsys translate_off
defparam \din_aReal[1]~input .bus_hold = "false";
defparam \din_aReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y64_N0
cycloneiv_lcell_comb \trueDualPortRam0|ram~78 (
// Equation(s):
// \trueDualPortRam0|ram~78_combout  = (\rtl~12_combout  & (\din_aReal[1]~input_o )) # (!\rtl~12_combout  & ((\trueDualPortRam0|ram~33_q )))

	.dataa(gnd),
	.datab(\din_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~33_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~78_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~78 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam0|ram~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y64_N1
dffeas \trueDualPortRam0|ram~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~78_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~33 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y64_N14
cycloneiv_lcell_comb \trueDualPortRam0|ram~77 (
// Equation(s):
// \trueDualPortRam0|ram~77_combout  = (\rtl~10_combout  & (\din_aReal[1]~input_o )) # (!\rtl~10_combout  & ((\trueDualPortRam0|ram~49_q )))

	.dataa(gnd),
	.datab(\din_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~49_q ),
	.datad(\rtl~10_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~77_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~77 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam0|ram~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y64_N15
dffeas \trueDualPortRam0|ram~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~77_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~49 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N28
cycloneiv_lcell_comb \trueDualPortRam0|ram~133 (
// Equation(s):
// \trueDualPortRam0|ram~133_combout  = (\r_addr_aReal[1]~input_o  & ((\r_addr_aReal[0]~input_o ) # ((\trueDualPortRam0|ram~49_q )))) # (!\r_addr_aReal[1]~input_o  & (!\r_addr_aReal[0]~input_o  & (\trueDualPortRam0|ram~33_q )))

	.dataa(\r_addr_aReal[1]~input_o ),
	.datab(\r_addr_aReal[0]~input_o ),
	.datac(\trueDualPortRam0|ram~33_q ),
	.datad(\trueDualPortRam0|ram~49_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~133_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~133 .lut_mask = 16'hBA98;
defparam \trueDualPortRam0|ram~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N26
cycloneiv_lcell_comb \trueDualPortRam0|ram~134 (
// Equation(s):
// \trueDualPortRam0|ram~134_combout  = (\r_addr_aReal[0]~input_o  & ((\trueDualPortRam0|ram~133_combout  & ((\trueDualPortRam0|ram~57_q ))) # (!\trueDualPortRam0|ram~133_combout  & (\trueDualPortRam0|ram~41_q )))) # (!\r_addr_aReal[0]~input_o  & 
// (((\trueDualPortRam0|ram~133_combout ))))

	.dataa(\trueDualPortRam0|ram~41_q ),
	.datab(\r_addr_aReal[0]~input_o ),
	.datac(\trueDualPortRam0|ram~57_q ),
	.datad(\trueDualPortRam0|ram~133_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~134_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~134 .lut_mask = 16'hF388;
defparam \trueDualPortRam0|ram~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N8
cycloneiv_lcell_comb \trueDualPortRam0|ram~137 (
// Equation(s):
// \trueDualPortRam0|ram~137_combout  = (\r_addr_aReal[2]~input_o  & ((\trueDualPortRam0|ram~134_combout ))) # (!\r_addr_aReal[2]~input_o  & (\trueDualPortRam0|ram~136_combout ))

	.dataa(\trueDualPortRam0|ram~136_combout ),
	.datab(\r_addr_aReal[2]~input_o ),
	.datac(\trueDualPortRam0|ram~134_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~137_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~137 .lut_mask = 16'hE2E2;
defparam \trueDualPortRam0|ram~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y65_N9
dffeas \trueDualPortRam0|dout_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_a[1] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y67_N15
cycloneiv_io_ibuf \din_aReal[2]~input (
	.i(din_aReal[2]),
	.ibar(gnd),
	.o(\din_aReal[2]~input_o ));
// synopsys translate_off
defparam \din_aReal[2]~input .bus_hold = "false";
defparam \din_aReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y65_N0
cycloneiv_lcell_comb \trueDualPortRam0|ram~84 (
// Equation(s):
// \trueDualPortRam0|ram~84_combout  = (\rtl~8_combout  & ((\din_aReal[2]~input_o ))) # (!\rtl~8_combout  & (\trueDualPortRam0|ram~42_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~42_q ),
	.datad(\din_aReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~84_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~84 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y67_N15
cycloneiv_io_ibuf \din_aImag[2]~input (
	.i(din_aImag[2]),
	.ibar(gnd),
	.o(\din_aImag[2]~input_o ));
// synopsys translate_off
defparam \din_aImag[2]~input .bus_hold = "false";
defparam \din_aImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y64_N26
cycloneiv_lcell_comb \rtl~9 (
// Equation(s):
// \rtl~9_combout  = (\w_addr_aImag[0]~input_o  & (!\w_addr_aImag[1]~input_o  & (\w_addr_aImag[2]~input_o  & \we_aImag~input_o )))

	.dataa(\w_addr_aImag[0]~input_o ),
	.datab(\w_addr_aImag[1]~input_o ),
	.datac(\w_addr_aImag[2]~input_o ),
	.datad(\we_aImag~input_o ),
	.cin(gnd),
	.combout(\rtl~9_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~9 .lut_mask = 16'h2000;
defparam \rtl~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y65_N1
dffeas \trueDualPortRam0|ram~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~84_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~42 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y66_N24
cycloneiv_lcell_comb \trueDualPortRam0|ram~87 (
// Equation(s):
// \trueDualPortRam0|ram~87_combout  = (\rtl~14_combout  & ((\din_aReal[2]~input_o ))) # (!\rtl~14_combout  & (\trueDualPortRam0|ram~58_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\trueDualPortRam0|ram~58_q ),
	.datad(\din_aReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~87_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~87 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y66_N25
dffeas \trueDualPortRam0|ram~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~87_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~58 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N8
cycloneiv_lcell_comb \trueDualPortRam0|ram~85 (
// Equation(s):
// \trueDualPortRam0|ram~85_combout  = (\rtl~10_combout  & (\din_aReal[2]~input_o )) # (!\rtl~10_combout  & ((\trueDualPortRam0|ram~50_q )))

	.dataa(\din_aReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~50_q ),
	.datad(\rtl~10_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~85_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~85 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam0|ram~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y66_N9
dffeas \trueDualPortRam0|ram~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~85_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~50 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y66_N28
cycloneiv_lcell_comb \trueDualPortRam0|ram~86 (
// Equation(s):
// \trueDualPortRam0|ram~86_combout  = (\rtl~12_combout  & ((\din_aReal[2]~input_o ))) # (!\rtl~12_combout  & (\trueDualPortRam0|ram~34_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~34_q ),
	.datad(\din_aReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~86_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~86 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y66_N29
dffeas \trueDualPortRam0|ram~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~86_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~34 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N14
cycloneiv_lcell_comb \trueDualPortRam0|ram~138 (
// Equation(s):
// \trueDualPortRam0|ram~138_combout  = (\r_addr_aReal[0]~input_o  & (\r_addr_aReal[1]~input_o )) # (!\r_addr_aReal[0]~input_o  & ((\r_addr_aReal[1]~input_o  & (\trueDualPortRam0|ram~50_q )) # (!\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~34_q )))))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~50_q ),
	.datad(\trueDualPortRam0|ram~34_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~138_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~138 .lut_mask = 16'hD9C8;
defparam \trueDualPortRam0|ram~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y66_N14
cycloneiv_lcell_comb \trueDualPortRam0|ram~139 (
// Equation(s):
// \trueDualPortRam0|ram~139_combout  = (\r_addr_aReal[0]~input_o  & ((\trueDualPortRam0|ram~138_combout  & ((\trueDualPortRam0|ram~58_q ))) # (!\trueDualPortRam0|ram~138_combout  & (\trueDualPortRam0|ram~42_q )))) # (!\r_addr_aReal[0]~input_o  & 
// (((\trueDualPortRam0|ram~138_combout ))))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\trueDualPortRam0|ram~42_q ),
	.datac(\trueDualPortRam0|ram~58_q ),
	.datad(\trueDualPortRam0|ram~138_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~139_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~139 .lut_mask = 16'hF588;
defparam \trueDualPortRam0|ram~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y64_N22
cycloneiv_lcell_comb \trueDualPortRam0|ram~83 (
// Equation(s):
// \trueDualPortRam0|ram~83_combout  = (\rtl~6_combout  & ((\din_aReal[2]~input_o ))) # (!\rtl~6_combout  & (\trueDualPortRam0|ram~26_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\trueDualPortRam0|ram~26_q ),
	.datad(\din_aReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~83_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~83 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y64_N23
dffeas \trueDualPortRam0|ram~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~83_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~26 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y65_N28
cycloneiv_lcell_comb \trueDualPortRam0|ram~80 (
// Equation(s):
// \trueDualPortRam0|ram~80_combout  = (\rtl~0_combout  & ((\din_aReal[2]~input_o ))) # (!\rtl~0_combout  & (\trueDualPortRam0|ram~18_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~18_q ),
	.datad(\din_aReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~80_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~80 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y65_N29
dffeas \trueDualPortRam0|ram~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~80_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~18 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y64_N10
cycloneiv_lcell_comb \rtl~4 (
// Equation(s):
// \rtl~4_combout  = (!\w_addr_aReal[0]~input_o  & (\we_aReal~input_o  & (!\w_addr_aReal[2]~input_o  & !\w_addr_aReal[1]~input_o )))

	.dataa(\w_addr_aReal[0]~input_o ),
	.datab(\we_aReal~input_o ),
	.datac(\w_addr_aReal[2]~input_o ),
	.datad(\w_addr_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~4_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~4 .lut_mask = 16'h0004;
defparam \rtl~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y66_N8
cycloneiv_lcell_comb \trueDualPortRam0|ram~82 (
// Equation(s):
// \trueDualPortRam0|ram~82_combout  = (\rtl~4_combout  & ((\din_aReal[2]~input_o ))) # (!\rtl~4_combout  & (\trueDualPortRam0|ram~2_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\trueDualPortRam0|ram~2_q ),
	.datad(\din_aReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~82_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~82 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y64_N18
cycloneiv_lcell_comb \rtl~5 (
// Equation(s):
// \rtl~5_combout  = (!\w_addr_aImag[0]~input_o  & (!\w_addr_aImag[1]~input_o  & (!\w_addr_aImag[2]~input_o  & \we_aImag~input_o )))

	.dataa(\w_addr_aImag[0]~input_o ),
	.datab(\w_addr_aImag[1]~input_o ),
	.datac(\w_addr_aImag[2]~input_o ),
	.datad(\we_aImag~input_o ),
	.cin(gnd),
	.combout(\rtl~5_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~5 .lut_mask = 16'h0100;
defparam \rtl~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y66_N9
dffeas \trueDualPortRam0|ram~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~82_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~2 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y64_N12
cycloneiv_lcell_comb \rtl~2 (
// Equation(s):
// \rtl~2_combout  = (\w_addr_aReal[0]~input_o  & (\we_aReal~input_o  & (!\w_addr_aReal[2]~input_o  & !\w_addr_aReal[1]~input_o )))

	.dataa(\w_addr_aReal[0]~input_o ),
	.datab(\we_aReal~input_o ),
	.datac(\w_addr_aReal[2]~input_o ),
	.datad(\w_addr_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~2 .lut_mask = 16'h0008;
defparam \rtl~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y66_N28
cycloneiv_lcell_comb \trueDualPortRam0|ram~81 (
// Equation(s):
// \trueDualPortRam0|ram~81_combout  = (\rtl~2_combout  & (\din_aReal[2]~input_o )) # (!\rtl~2_combout  & ((\trueDualPortRam0|ram~10_q )))

	.dataa(\din_aReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~10_q ),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~81_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~81 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam0|ram~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y64_N16
cycloneiv_lcell_comb \rtl~3 (
// Equation(s):
// \rtl~3_combout  = (\w_addr_aImag[0]~input_o  & (!\w_addr_aImag[1]~input_o  & (!\w_addr_aImag[2]~input_o  & \we_aImag~input_o )))

	.dataa(\w_addr_aImag[0]~input_o ),
	.datab(\w_addr_aImag[1]~input_o ),
	.datac(\w_addr_aImag[2]~input_o ),
	.datad(\we_aImag~input_o ),
	.cin(gnd),
	.combout(\rtl~3_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~3 .lut_mask = 16'h0200;
defparam \rtl~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y66_N29
dffeas \trueDualPortRam0|ram~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~81_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~10 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y66_N24
cycloneiv_lcell_comb \trueDualPortRam0|ram~140 (
// Equation(s):
// \trueDualPortRam0|ram~140_combout  = (\r_addr_aReal[0]~input_o  & ((\r_addr_aReal[1]~input_o ) # ((\trueDualPortRam0|ram~10_q )))) # (!\r_addr_aReal[0]~input_o  & (!\r_addr_aReal[1]~input_o  & (\trueDualPortRam0|ram~2_q )))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~2_q ),
	.datad(\trueDualPortRam0|ram~10_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~140_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~140 .lut_mask = 16'hBA98;
defparam \trueDualPortRam0|ram~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y66_N18
cycloneiv_lcell_comb \trueDualPortRam0|ram~141 (
// Equation(s):
// \trueDualPortRam0|ram~141_combout  = (\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~140_combout  & (\trueDualPortRam0|ram~26_q )) # (!\trueDualPortRam0|ram~140_combout  & ((\trueDualPortRam0|ram~18_q ))))) # (!\r_addr_aReal[1]~input_o  & 
// (((\trueDualPortRam0|ram~140_combout ))))

	.dataa(\r_addr_aReal[1]~input_o ),
	.datab(\trueDualPortRam0|ram~26_q ),
	.datac(\trueDualPortRam0|ram~18_q ),
	.datad(\trueDualPortRam0|ram~140_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~141_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~141 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam0|ram~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y66_N0
cycloneiv_lcell_comb \trueDualPortRam0|ram~142 (
// Equation(s):
// \trueDualPortRam0|ram~142_combout  = (\r_addr_aReal[2]~input_o  & (\trueDualPortRam0|ram~139_combout )) # (!\r_addr_aReal[2]~input_o  & ((\trueDualPortRam0|ram~141_combout )))

	.dataa(\r_addr_aReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~139_combout ),
	.datad(\trueDualPortRam0|ram~141_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~142_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~142 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam0|ram~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y66_N1
dffeas \trueDualPortRam0|dout_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_a[2] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y67_N8
cycloneiv_io_ibuf \din_aReal[3]~input (
	.i(din_aReal[3]),
	.ibar(gnd),
	.o(\din_aReal[3]~input_o ));
// synopsys translate_off
defparam \din_aReal[3]~input .bus_hold = "false";
defparam \din_aReal[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y66_N14
cycloneiv_lcell_comb \trueDualPortRam0|ram~95 (
// Equation(s):
// \trueDualPortRam0|ram~95_combout  = (\rtl~14_combout  & ((\din_aReal[3]~input_o ))) # (!\rtl~14_combout  & (\trueDualPortRam0|ram~59_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\trueDualPortRam0|ram~59_q ),
	.datad(\din_aReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~95_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~95 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y67_N22
cycloneiv_io_ibuf \din_aImag[3]~input (
	.i(din_aImag[3]),
	.ibar(gnd),
	.o(\din_aImag[3]~input_o ));
// synopsys translate_off
defparam \din_aImag[3]~input .bus_hold = "false";
defparam \din_aImag[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y66_N15
dffeas \trueDualPortRam0|ram~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~95_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~59 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y65_N2
cycloneiv_lcell_comb \trueDualPortRam0|ram~92 (
// Equation(s):
// \trueDualPortRam0|ram~92_combout  = (\rtl~8_combout  & ((\din_aReal[3]~input_o ))) # (!\rtl~8_combout  & (\trueDualPortRam0|ram~43_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~43_q ),
	.datad(\din_aReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~92_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~92 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y65_N3
dffeas \trueDualPortRam0|ram~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~92_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~43 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N22
cycloneiv_lcell_comb \trueDualPortRam0|ram~93 (
// Equation(s):
// \trueDualPortRam0|ram~93_combout  = (\rtl~10_combout  & (\din_aReal[3]~input_o )) # (!\rtl~10_combout  & ((\trueDualPortRam0|ram~51_q )))

	.dataa(gnd),
	.datab(\din_aReal[3]~input_o ),
	.datac(\trueDualPortRam0|ram~51_q ),
	.datad(\rtl~10_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~93_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~93 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam0|ram~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y66_N23
dffeas \trueDualPortRam0|ram~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~93_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~51 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y66_N30
cycloneiv_lcell_comb \trueDualPortRam0|ram~94 (
// Equation(s):
// \trueDualPortRam0|ram~94_combout  = (\rtl~12_combout  & (\din_aReal[3]~input_o )) # (!\rtl~12_combout  & ((\trueDualPortRam0|ram~35_q )))

	.dataa(\rtl~12_combout ),
	.datab(\din_aReal[3]~input_o ),
	.datac(\trueDualPortRam0|ram~35_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~94_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~94 .lut_mask = 16'hD8D8;
defparam \trueDualPortRam0|ram~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y66_N31
dffeas \trueDualPortRam0|ram~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~94_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~35 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N12
cycloneiv_lcell_comb \trueDualPortRam0|ram~143 (
// Equation(s):
// \trueDualPortRam0|ram~143_combout  = (\r_addr_aReal[0]~input_o  & (\r_addr_aReal[1]~input_o )) # (!\r_addr_aReal[0]~input_o  & ((\r_addr_aReal[1]~input_o  & (\trueDualPortRam0|ram~51_q )) # (!\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~35_q )))))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~51_q ),
	.datad(\trueDualPortRam0|ram~35_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~143_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~143 .lut_mask = 16'hD9C8;
defparam \trueDualPortRam0|ram~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y66_N4
cycloneiv_lcell_comb \trueDualPortRam0|ram~144 (
// Equation(s):
// \trueDualPortRam0|ram~144_combout  = (\r_addr_aReal[0]~input_o  & ((\trueDualPortRam0|ram~143_combout  & (\trueDualPortRam0|ram~59_q )) # (!\trueDualPortRam0|ram~143_combout  & ((\trueDualPortRam0|ram~43_q ))))) # (!\r_addr_aReal[0]~input_o  & 
// (((\trueDualPortRam0|ram~143_combout ))))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\trueDualPortRam0|ram~59_q ),
	.datac(\trueDualPortRam0|ram~43_q ),
	.datad(\trueDualPortRam0|ram~143_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~144_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~144 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam0|ram~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y65_N22
cycloneiv_lcell_comb \trueDualPortRam0|ram~88 (
// Equation(s):
// \trueDualPortRam0|ram~88_combout  = (\rtl~0_combout  & ((\din_aReal[3]~input_o ))) # (!\rtl~0_combout  & (\trueDualPortRam0|ram~19_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~19_q ),
	.datad(\din_aReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~88_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~88 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y65_N23
dffeas \trueDualPortRam0|ram~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~88_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~19 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y66_N30
cycloneiv_lcell_comb \trueDualPortRam0|ram~90 (
// Equation(s):
// \trueDualPortRam0|ram~90_combout  = (\rtl~4_combout  & (\din_aReal[3]~input_o )) # (!\rtl~4_combout  & ((\trueDualPortRam0|ram~3_q )))

	.dataa(gnd),
	.datab(\din_aReal[3]~input_o ),
	.datac(\trueDualPortRam0|ram~3_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~90_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~90 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam0|ram~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y66_N31
dffeas \trueDualPortRam0|ram~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~90_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~3 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y66_N14
cycloneiv_lcell_comb \trueDualPortRam0|ram~89 (
// Equation(s):
// \trueDualPortRam0|ram~89_combout  = (\rtl~2_combout  & (\din_aReal[3]~input_o )) # (!\rtl~2_combout  & ((\trueDualPortRam0|ram~11_q )))

	.dataa(\din_aReal[3]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~11_q ),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~89_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~89 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam0|ram~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y66_N15
dffeas \trueDualPortRam0|ram~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~89_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~11 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y66_N10
cycloneiv_lcell_comb \trueDualPortRam0|ram~145 (
// Equation(s):
// \trueDualPortRam0|ram~145_combout  = (\r_addr_aReal[0]~input_o  & ((\r_addr_aReal[1]~input_o ) # ((\trueDualPortRam0|ram~11_q )))) # (!\r_addr_aReal[0]~input_o  & (!\r_addr_aReal[1]~input_o  & (\trueDualPortRam0|ram~3_q )))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~3_q ),
	.datad(\trueDualPortRam0|ram~11_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~145_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~145 .lut_mask = 16'hBA98;
defparam \trueDualPortRam0|ram~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y66_N16
cycloneiv_lcell_comb \trueDualPortRam0|ram~146 (
// Equation(s):
// \trueDualPortRam0|ram~146_combout  = (\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~145_combout  & (\trueDualPortRam0|ram~27_q )) # (!\trueDualPortRam0|ram~145_combout  & ((\trueDualPortRam0|ram~19_q ))))) # (!\r_addr_aReal[1]~input_o  & 
// (((\trueDualPortRam0|ram~145_combout ))))

	.dataa(\trueDualPortRam0|ram~27_q ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~19_q ),
	.datad(\trueDualPortRam0|ram~145_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~146_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~146 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam0|ram~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y66_N26
cycloneiv_lcell_comb \trueDualPortRam0|ram~147 (
// Equation(s):
// \trueDualPortRam0|ram~147_combout  = (\r_addr_aReal[2]~input_o  & (\trueDualPortRam0|ram~144_combout )) # (!\r_addr_aReal[2]~input_o  & ((\trueDualPortRam0|ram~146_combout )))

	.dataa(\r_addr_aReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~144_combout ),
	.datad(\trueDualPortRam0|ram~146_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~147_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~147 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam0|ram~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y66_N27
dffeas \trueDualPortRam0|dout_a[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_a[3] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_a[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y67_N8
cycloneiv_io_ibuf \din_aReal[4]~input (
	.i(din_aReal[4]),
	.ibar(gnd),
	.o(\din_aReal[4]~input_o ));
// synopsys translate_off
defparam \din_aReal[4]~input .bus_hold = "false";
defparam \din_aReal[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y66_N16
cycloneiv_lcell_comb \trueDualPortRam0|ram~99 (
// Equation(s):
// \trueDualPortRam0|ram~99_combout  = (\rtl~6_combout  & ((\din_aReal[4]~input_o ))) # (!\rtl~6_combout  & (\trueDualPortRam0|ram~28_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\trueDualPortRam0|ram~28_q ),
	.datad(\din_aReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~99_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~99 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y67_N1
cycloneiv_io_ibuf \din_aImag[4]~input (
	.i(din_aImag[4]),
	.ibar(gnd),
	.o(\din_aImag[4]~input_o ));
// synopsys translate_off
defparam \din_aImag[4]~input .bus_hold = "false";
defparam \din_aImag[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y66_N17
dffeas \trueDualPortRam0|ram~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~99_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~28 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N4
cycloneiv_lcell_comb \trueDualPortRam0|ram~98 (
// Equation(s):
// \trueDualPortRam0|ram~98_combout  = (\rtl~4_combout  & ((\din_aReal[4]~input_o ))) # (!\rtl~4_combout  & (\trueDualPortRam0|ram~4_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~4_q ),
	.datad(\din_aReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~98_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~98 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y66_N5
dffeas \trueDualPortRam0|ram~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~98_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~4 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y65_N12
cycloneiv_lcell_comb \trueDualPortRam0|ram~97 (
// Equation(s):
// \trueDualPortRam0|ram~97_combout  = (\rtl~2_combout  & ((\din_aReal[4]~input_o ))) # (!\rtl~2_combout  & (\trueDualPortRam0|ram~12_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\trueDualPortRam0|ram~12_q ),
	.datad(\din_aReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~97_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~97 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y65_N13
dffeas \trueDualPortRam0|ram~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~97_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~12 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N20
cycloneiv_lcell_comb \trueDualPortRam0|ram~150 (
// Equation(s):
// \trueDualPortRam0|ram~150_combout  = (\r_addr_aReal[0]~input_o  & ((\r_addr_aReal[1]~input_o ) # ((\trueDualPortRam0|ram~12_q )))) # (!\r_addr_aReal[0]~input_o  & (!\r_addr_aReal[1]~input_o  & (\trueDualPortRam0|ram~4_q )))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~4_q ),
	.datad(\trueDualPortRam0|ram~12_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~150_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~150 .lut_mask = 16'hBA98;
defparam \trueDualPortRam0|ram~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N30
cycloneiv_lcell_comb \trueDualPortRam0|ram~151 (
// Equation(s):
// \trueDualPortRam0|ram~151_combout  = (\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~150_combout  & ((\trueDualPortRam0|ram~28_q ))) # (!\trueDualPortRam0|ram~150_combout  & (\trueDualPortRam0|ram~20_q )))) # (!\r_addr_aReal[1]~input_o  & 
// (((\trueDualPortRam0|ram~150_combout ))))

	.dataa(\trueDualPortRam0|ram~20_q ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~28_q ),
	.datad(\trueDualPortRam0|ram~150_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~151_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~151 .lut_mask = 16'hF388;
defparam \trueDualPortRam0|ram~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y66_N20
cycloneiv_lcell_comb \trueDualPortRam0|ram~103 (
// Equation(s):
// \trueDualPortRam0|ram~103_combout  = (\rtl~14_combout  & ((\din_aReal[4]~input_o ))) # (!\rtl~14_combout  & (\trueDualPortRam0|ram~60_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\trueDualPortRam0|ram~60_q ),
	.datad(\din_aReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~103_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~103 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y66_N21
dffeas \trueDualPortRam0|ram~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~103_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~60 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y66_N8
cycloneiv_lcell_comb \trueDualPortRam0|ram~102 (
// Equation(s):
// \trueDualPortRam0|ram~102_combout  = (\rtl~12_combout  & ((\din_aReal[4]~input_o ))) # (!\rtl~12_combout  & (\trueDualPortRam0|ram~36_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~36_q ),
	.datad(\din_aReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~102_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~102 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y66_N9
dffeas \trueDualPortRam0|ram~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~102_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~36 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y64_N4
cycloneiv_lcell_comb \trueDualPortRam0|ram~101 (
// Equation(s):
// \trueDualPortRam0|ram~101_combout  = (\rtl~10_combout  & ((\din_aReal[4]~input_o ))) # (!\rtl~10_combout  & (\trueDualPortRam0|ram~52_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~52_q ),
	.datad(\din_aReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~101_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~101 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y64_N5
dffeas \trueDualPortRam0|ram~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~101_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~52 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N24
cycloneiv_lcell_comb \trueDualPortRam0|ram~148 (
// Equation(s):
// \trueDualPortRam0|ram~148_combout  = (\r_addr_aReal[0]~input_o  & (\r_addr_aReal[1]~input_o )) # (!\r_addr_aReal[0]~input_o  & ((\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~52_q ))) # (!\r_addr_aReal[1]~input_o  & (\trueDualPortRam0|ram~36_q ))))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~36_q ),
	.datad(\trueDualPortRam0|ram~52_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~148_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~148 .lut_mask = 16'hDC98;
defparam \trueDualPortRam0|ram~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N2
cycloneiv_lcell_comb \trueDualPortRam0|ram~149 (
// Equation(s):
// \trueDualPortRam0|ram~149_combout  = (\r_addr_aReal[0]~input_o  & ((\trueDualPortRam0|ram~148_combout  & ((\trueDualPortRam0|ram~60_q ))) # (!\trueDualPortRam0|ram~148_combout  & (\trueDualPortRam0|ram~44_q )))) # (!\r_addr_aReal[0]~input_o  & 
// (((\trueDualPortRam0|ram~148_combout ))))

	.dataa(\trueDualPortRam0|ram~44_q ),
	.datab(\r_addr_aReal[0]~input_o ),
	.datac(\trueDualPortRam0|ram~60_q ),
	.datad(\trueDualPortRam0|ram~148_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~149_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~149 .lut_mask = 16'hF388;
defparam \trueDualPortRam0|ram~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N18
cycloneiv_lcell_comb \trueDualPortRam0|ram~152 (
// Equation(s):
// \trueDualPortRam0|ram~152_combout  = (\r_addr_aReal[2]~input_o  & ((\trueDualPortRam0|ram~149_combout ))) # (!\r_addr_aReal[2]~input_o  & (\trueDualPortRam0|ram~151_combout ))

	.dataa(gnd),
	.datab(\r_addr_aReal[2]~input_o ),
	.datac(\trueDualPortRam0|ram~151_combout ),
	.datad(\trueDualPortRam0|ram~149_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~152_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~152 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y66_N19
dffeas \trueDualPortRam0|dout_a[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_a[4] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_a[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y67_N22
cycloneiv_io_ibuf \din_aReal[5]~input (
	.i(din_aReal[5]),
	.ibar(gnd),
	.o(\din_aReal[5]~input_o ));
// synopsys translate_off
defparam \din_aReal[5]~input .bus_hold = "false";
defparam \din_aReal[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y66_N22
cycloneiv_lcell_comb \trueDualPortRam0|ram~111 (
// Equation(s):
// \trueDualPortRam0|ram~111_combout  = (\rtl~14_combout  & ((\din_aReal[5]~input_o ))) # (!\rtl~14_combout  & (\trueDualPortRam0|ram~61_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\trueDualPortRam0|ram~61_q ),
	.datad(\din_aReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~111_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~111 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y67_N15
cycloneiv_io_ibuf \din_aImag[5]~input (
	.i(din_aImag[5]),
	.ibar(gnd),
	.o(\din_aImag[5]~input_o ));
// synopsys translate_off
defparam \din_aImag[5]~input .bus_hold = "false";
defparam \din_aImag[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y66_N23
dffeas \trueDualPortRam0|ram~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~111_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~61 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y64_N26
cycloneiv_lcell_comb \rtl~8 (
// Equation(s):
// \rtl~8_combout  = (\w_addr_aReal[0]~input_o  & (\we_aReal~input_o  & (\w_addr_aReal[2]~input_o  & !\w_addr_aReal[1]~input_o )))

	.dataa(\w_addr_aReal[0]~input_o ),
	.datab(\we_aReal~input_o ),
	.datac(\w_addr_aReal[2]~input_o ),
	.datad(\w_addr_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~8_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~8 .lut_mask = 16'h0080;
defparam \rtl~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y64_N10
cycloneiv_lcell_comb \trueDualPortRam0|ram~108 (
// Equation(s):
// \trueDualPortRam0|ram~108_combout  = (\rtl~8_combout  & (\din_aReal[5]~input_o )) # (!\rtl~8_combout  & ((\trueDualPortRam0|ram~45_q )))

	.dataa(gnd),
	.datab(\din_aReal[5]~input_o ),
	.datac(\trueDualPortRam0|ram~45_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~108_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~108 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam0|ram~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y64_N11
dffeas \trueDualPortRam0|ram~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~108_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~45 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y64_N22
cycloneiv_lcell_comb \trueDualPortRam0|ram~109 (
// Equation(s):
// \trueDualPortRam0|ram~109_combout  = (\rtl~10_combout  & (\din_aReal[5]~input_o )) # (!\rtl~10_combout  & ((\trueDualPortRam0|ram~53_q )))

	.dataa(\din_aReal[5]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~53_q ),
	.datad(\rtl~10_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~109_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~109 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam0|ram~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y64_N23
dffeas \trueDualPortRam0|ram~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~109_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~53 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y66_N26
cycloneiv_lcell_comb \trueDualPortRam0|ram~110 (
// Equation(s):
// \trueDualPortRam0|ram~110_combout  = (\rtl~12_combout  & (\din_aReal[5]~input_o )) # (!\rtl~12_combout  & ((\trueDualPortRam0|ram~37_q )))

	.dataa(\rtl~12_combout ),
	.datab(\din_aReal[5]~input_o ),
	.datac(\trueDualPortRam0|ram~37_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~110_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~110 .lut_mask = 16'hD8D8;
defparam \trueDualPortRam0|ram~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y66_N27
dffeas \trueDualPortRam0|ram~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~110_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~37 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N16
cycloneiv_lcell_comb \trueDualPortRam0|ram~153 (
// Equation(s):
// \trueDualPortRam0|ram~153_combout  = (\r_addr_aReal[0]~input_o  & (\r_addr_aReal[1]~input_o )) # (!\r_addr_aReal[0]~input_o  & ((\r_addr_aReal[1]~input_o  & (\trueDualPortRam0|ram~53_q )) # (!\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~37_q )))))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~53_q ),
	.datad(\trueDualPortRam0|ram~37_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~153_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~153 .lut_mask = 16'hD9C8;
defparam \trueDualPortRam0|ram~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N26
cycloneiv_lcell_comb \trueDualPortRam0|ram~154 (
// Equation(s):
// \trueDualPortRam0|ram~154_combout  = (\r_addr_aReal[0]~input_o  & ((\trueDualPortRam0|ram~153_combout  & (\trueDualPortRam0|ram~61_q )) # (!\trueDualPortRam0|ram~153_combout  & ((\trueDualPortRam0|ram~45_q ))))) # (!\r_addr_aReal[0]~input_o  & 
// (((\trueDualPortRam0|ram~153_combout ))))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\trueDualPortRam0|ram~61_q ),
	.datac(\trueDualPortRam0|ram~45_q ),
	.datad(\trueDualPortRam0|ram~153_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~154_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~154 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam0|ram~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y64_N28
cycloneiv_lcell_comb \trueDualPortRam0|ram~107 (
// Equation(s):
// \trueDualPortRam0|ram~107_combout  = (\rtl~6_combout  & (\din_aReal[5]~input_o )) # (!\rtl~6_combout  & ((\trueDualPortRam0|ram~29_q )))

	.dataa(\din_aReal[5]~input_o ),
	.datab(\rtl~6_combout ),
	.datac(\trueDualPortRam0|ram~29_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~107_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~107 .lut_mask = 16'hB8B8;
defparam \trueDualPortRam0|ram~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y64_N29
dffeas \trueDualPortRam0|ram~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~107_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~29 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y65_N18
cycloneiv_lcell_comb \trueDualPortRam0|ram~105 (
// Equation(s):
// \trueDualPortRam0|ram~105_combout  = (\rtl~2_combout  & (\din_aReal[5]~input_o )) # (!\rtl~2_combout  & ((\trueDualPortRam0|ram~13_q )))

	.dataa(\din_aReal[5]~input_o ),
	.datab(\rtl~2_combout ),
	.datac(\trueDualPortRam0|ram~13_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~105_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~105 .lut_mask = 16'hB8B8;
defparam \trueDualPortRam0|ram~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y65_N19
dffeas \trueDualPortRam0|ram~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~105_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~13 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y64_N22
cycloneiv_lcell_comb \trueDualPortRam0|ram~106 (
// Equation(s):
// \trueDualPortRam0|ram~106_combout  = (\rtl~4_combout  & ((\din_aReal[5]~input_o ))) # (!\rtl~4_combout  & (\trueDualPortRam0|ram~5_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\trueDualPortRam0|ram~5_q ),
	.datad(\din_aReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~106_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~106 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y64_N23
dffeas \trueDualPortRam0|ram~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~106_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~5 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N28
cycloneiv_lcell_comb \trueDualPortRam0|ram~155 (
// Equation(s):
// \trueDualPortRam0|ram~155_combout  = (\r_addr_aReal[0]~input_o  & ((\r_addr_aReal[1]~input_o ) # ((\trueDualPortRam0|ram~13_q )))) # (!\r_addr_aReal[0]~input_o  & (!\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~5_q ))))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~13_q ),
	.datad(\trueDualPortRam0|ram~5_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~155_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~155 .lut_mask = 16'hB9A8;
defparam \trueDualPortRam0|ram~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N6
cycloneiv_lcell_comb \trueDualPortRam0|ram~156 (
// Equation(s):
// \trueDualPortRam0|ram~156_combout  = (\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~155_combout  & ((\trueDualPortRam0|ram~29_q ))) # (!\trueDualPortRam0|ram~155_combout  & (\trueDualPortRam0|ram~21_q )))) # (!\r_addr_aReal[1]~input_o  & 
// (((\trueDualPortRam0|ram~155_combout ))))

	.dataa(\trueDualPortRam0|ram~21_q ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~29_q ),
	.datad(\trueDualPortRam0|ram~155_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~156_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~156 .lut_mask = 16'hF388;
defparam \trueDualPortRam0|ram~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N8
cycloneiv_lcell_comb \trueDualPortRam0|ram~157 (
// Equation(s):
// \trueDualPortRam0|ram~157_combout  = (\r_addr_aReal[2]~input_o  & (\trueDualPortRam0|ram~154_combout )) # (!\r_addr_aReal[2]~input_o  & ((\trueDualPortRam0|ram~156_combout )))

	.dataa(gnd),
	.datab(\r_addr_aReal[2]~input_o ),
	.datac(\trueDualPortRam0|ram~154_combout ),
	.datad(\trueDualPortRam0|ram~156_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~157_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~157 .lut_mask = 16'hF3C0;
defparam \trueDualPortRam0|ram~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y66_N9
dffeas \trueDualPortRam0|dout_a[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_a[5] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_a[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y67_N8
cycloneiv_io_ibuf \din_aReal[6]~input (
	.i(din_aReal[6]),
	.ibar(gnd),
	.o(\din_aReal[6]~input_o ));
// synopsys translate_off
defparam \din_aReal[6]~input .bus_hold = "false";
defparam \din_aReal[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y64_N2
cycloneiv_lcell_comb \trueDualPortRam0|ram~115 (
// Equation(s):
// \trueDualPortRam0|ram~115_combout  = (\rtl~6_combout  & ((\din_aReal[6]~input_o ))) # (!\rtl~6_combout  & (\trueDualPortRam0|ram~30_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\trueDualPortRam0|ram~30_q ),
	.datad(\din_aReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~115_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~115 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y67_N8
cycloneiv_io_ibuf \din_aImag[6]~input (
	.i(din_aImag[6]),
	.ibar(gnd),
	.o(\din_aImag[6]~input_o ));
// synopsys translate_off
defparam \din_aImag[6]~input .bus_hold = "false";
defparam \din_aImag[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y64_N3
dffeas \trueDualPortRam0|ram~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~115_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~30 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N8
cycloneiv_lcell_comb \trueDualPortRam0|ram~114 (
// Equation(s):
// \trueDualPortRam0|ram~114_combout  = (\rtl~4_combout  & ((\din_aReal[6]~input_o ))) # (!\rtl~4_combout  & (\trueDualPortRam0|ram~6_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~6_q ),
	.datad(\din_aReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~114_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~114 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y65_N9
dffeas \trueDualPortRam0|ram~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~114_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~6 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y65_N28
cycloneiv_lcell_comb \trueDualPortRam0|ram~113 (
// Equation(s):
// \trueDualPortRam0|ram~113_combout  = (\rtl~2_combout  & ((\din_aReal[6]~input_o ))) # (!\rtl~2_combout  & (\trueDualPortRam0|ram~14_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\trueDualPortRam0|ram~14_q ),
	.datad(\din_aReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~113_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~113 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y65_N29
dffeas \trueDualPortRam0|ram~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~113_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~14 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N20
cycloneiv_lcell_comb \trueDualPortRam0|ram~160 (
// Equation(s):
// \trueDualPortRam0|ram~160_combout  = (\r_addr_aReal[0]~input_o  & ((\r_addr_aReal[1]~input_o ) # ((\trueDualPortRam0|ram~14_q )))) # (!\r_addr_aReal[0]~input_o  & (!\r_addr_aReal[1]~input_o  & (\trueDualPortRam0|ram~6_q )))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~6_q ),
	.datad(\trueDualPortRam0|ram~14_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~160_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~160 .lut_mask = 16'hBA98;
defparam \trueDualPortRam0|ram~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N30
cycloneiv_lcell_comb \trueDualPortRam0|ram~161 (
// Equation(s):
// \trueDualPortRam0|ram~161_combout  = (\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~160_combout  & ((\trueDualPortRam0|ram~30_q ))) # (!\trueDualPortRam0|ram~160_combout  & (\trueDualPortRam0|ram~22_q )))) # (!\r_addr_aReal[1]~input_o  & 
// (((\trueDualPortRam0|ram~160_combout ))))

	.dataa(\trueDualPortRam0|ram~22_q ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~30_q ),
	.datad(\trueDualPortRam0|ram~160_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~161_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~161 .lut_mask = 16'hF388;
defparam \trueDualPortRam0|ram~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y66_N8
cycloneiv_lcell_comb \trueDualPortRam0|ram~119 (
// Equation(s):
// \trueDualPortRam0|ram~119_combout  = (\rtl~14_combout  & (\din_aReal[6]~input_o )) # (!\rtl~14_combout  & ((\trueDualPortRam0|ram~62_q )))

	.dataa(\din_aReal[6]~input_o ),
	.datab(\rtl~14_combout ),
	.datac(\trueDualPortRam0|ram~62_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~119_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~119 .lut_mask = 16'hB8B8;
defparam \trueDualPortRam0|ram~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y66_N9
dffeas \trueDualPortRam0|ram~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~119_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~62 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y64_N0
cycloneiv_lcell_comb \trueDualPortRam0|ram~116 (
// Equation(s):
// \trueDualPortRam0|ram~116_combout  = (\rtl~8_combout  & (\din_aReal[6]~input_o )) # (!\rtl~8_combout  & ((\trueDualPortRam0|ram~46_q )))

	.dataa(gnd),
	.datab(\din_aReal[6]~input_o ),
	.datac(\trueDualPortRam0|ram~46_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~116_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~116 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam0|ram~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y64_N1
dffeas \trueDualPortRam0|ram~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~116_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~46 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y65_N6
cycloneiv_lcell_comb \trueDualPortRam0|ram~118 (
// Equation(s):
// \trueDualPortRam0|ram~118_combout  = (\rtl~12_combout  & (\din_aReal[6]~input_o )) # (!\rtl~12_combout  & ((\trueDualPortRam0|ram~38_q )))

	.dataa(gnd),
	.datab(\din_aReal[6]~input_o ),
	.datac(\trueDualPortRam0|ram~38_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~118_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~118 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam0|ram~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y65_N7
dffeas \trueDualPortRam0|ram~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~118_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~38 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y64_N0
cycloneiv_lcell_comb \trueDualPortRam0|ram~117 (
// Equation(s):
// \trueDualPortRam0|ram~117_combout  = (\rtl~10_combout  & (\din_aReal[6]~input_o )) # (!\rtl~10_combout  & ((\trueDualPortRam0|ram~54_q )))

	.dataa(gnd),
	.datab(\din_aReal[6]~input_o ),
	.datac(\trueDualPortRam0|ram~54_q ),
	.datad(\rtl~10_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~117_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~117 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam0|ram~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y64_N1
dffeas \trueDualPortRam0|ram~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~117_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~54 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N16
cycloneiv_lcell_comb \trueDualPortRam0|ram~158 (
// Equation(s):
// \trueDualPortRam0|ram~158_combout  = (\r_addr_aReal[0]~input_o  & (\r_addr_aReal[1]~input_o )) # (!\r_addr_aReal[0]~input_o  & ((\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~54_q ))) # (!\r_addr_aReal[1]~input_o  & (\trueDualPortRam0|ram~38_q ))))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~38_q ),
	.datad(\trueDualPortRam0|ram~54_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~158_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~158 .lut_mask = 16'hDC98;
defparam \trueDualPortRam0|ram~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N18
cycloneiv_lcell_comb \trueDualPortRam0|ram~159 (
// Equation(s):
// \trueDualPortRam0|ram~159_combout  = (\r_addr_aReal[0]~input_o  & ((\trueDualPortRam0|ram~158_combout  & (\trueDualPortRam0|ram~62_q )) # (!\trueDualPortRam0|ram~158_combout  & ((\trueDualPortRam0|ram~46_q ))))) # (!\r_addr_aReal[0]~input_o  & 
// (((\trueDualPortRam0|ram~158_combout ))))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\trueDualPortRam0|ram~62_q ),
	.datac(\trueDualPortRam0|ram~46_q ),
	.datad(\trueDualPortRam0|ram~158_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~159_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~159 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam0|ram~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N6
cycloneiv_lcell_comb \trueDualPortRam0|ram~162 (
// Equation(s):
// \trueDualPortRam0|ram~162_combout  = (\r_addr_aReal[2]~input_o  & ((\trueDualPortRam0|ram~159_combout ))) # (!\r_addr_aReal[2]~input_o  & (\trueDualPortRam0|ram~161_combout ))

	.dataa(\r_addr_aReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~161_combout ),
	.datad(\trueDualPortRam0|ram~159_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~162_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~162 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y65_N7
dffeas \trueDualPortRam0|dout_a[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_a[6] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_a[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y67_N1
cycloneiv_io_ibuf \din_aReal[7]~input (
	.i(din_aReal[7]),
	.ibar(gnd),
	.o(\din_aReal[7]~input_o ));
// synopsys translate_off
defparam \din_aReal[7]~input .bus_hold = "false";
defparam \din_aReal[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y65_N10
cycloneiv_lcell_comb \trueDualPortRam0|ram~120 (
// Equation(s):
// \trueDualPortRam0|ram~120_combout  = (\rtl~0_combout  & ((\din_aReal[7]~input_o ))) # (!\rtl~0_combout  & (\trueDualPortRam0|ram~23_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~23_q ),
	.datad(\din_aReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~120_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~120 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y67_N8
cycloneiv_io_ibuf \din_aImag[7]~input (
	.i(din_aImag[7]),
	.ibar(gnd),
	.o(\din_aImag[7]~input_o ));
// synopsys translate_off
defparam \din_aImag[7]~input .bus_hold = "false";
defparam \din_aImag[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y65_N11
dffeas \trueDualPortRam0|ram~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~120_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~23 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y65_N26
cycloneiv_lcell_comb \trueDualPortRam0|ram~121 (
// Equation(s):
// \trueDualPortRam0|ram~121_combout  = (\rtl~2_combout  & ((\din_aReal[7]~input_o ))) # (!\rtl~2_combout  & (\trueDualPortRam0|ram~15_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\trueDualPortRam0|ram~15_q ),
	.datad(\din_aReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~121_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~121 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y65_N27
dffeas \trueDualPortRam0|ram~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~121_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~15 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y64_N4
cycloneiv_lcell_comb \trueDualPortRam0|ram~122 (
// Equation(s):
// \trueDualPortRam0|ram~122_combout  = (\rtl~4_combout  & ((\din_aReal[7]~input_o ))) # (!\rtl~4_combout  & (\trueDualPortRam0|ram~7_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\trueDualPortRam0|ram~7_q ),
	.datad(\din_aReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~122_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~122 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y64_N5
dffeas \trueDualPortRam0|ram~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~122_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~7 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N0
cycloneiv_lcell_comb \trueDualPortRam0|ram~165 (
// Equation(s):
// \trueDualPortRam0|ram~165_combout  = (\r_addr_aReal[0]~input_o  & ((\r_addr_aReal[1]~input_o ) # ((\trueDualPortRam0|ram~15_q )))) # (!\r_addr_aReal[0]~input_o  & (!\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~7_q ))))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~15_q ),
	.datad(\trueDualPortRam0|ram~7_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~165_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~165 .lut_mask = 16'hB9A8;
defparam \trueDualPortRam0|ram~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N26
cycloneiv_lcell_comb \trueDualPortRam0|ram~166 (
// Equation(s):
// \trueDualPortRam0|ram~166_combout  = (\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~165_combout  & (\trueDualPortRam0|ram~31_q )) # (!\trueDualPortRam0|ram~165_combout  & ((\trueDualPortRam0|ram~23_q ))))) # (!\r_addr_aReal[1]~input_o  & 
// (((\trueDualPortRam0|ram~165_combout ))))

	.dataa(\trueDualPortRam0|ram~31_q ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~23_q ),
	.datad(\trueDualPortRam0|ram~165_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~166_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~166 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam0|ram~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y66_N18
cycloneiv_lcell_comb \trueDualPortRam0|ram~127 (
// Equation(s):
// \trueDualPortRam0|ram~127_combout  = (\rtl~14_combout  & ((\din_aReal[7]~input_o ))) # (!\rtl~14_combout  & (\trueDualPortRam0|ram~63_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\trueDualPortRam0|ram~63_q ),
	.datad(\din_aReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~127_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~127 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y66_N19
dffeas \trueDualPortRam0|ram~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~127_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~63 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y64_N14
cycloneiv_lcell_comb \trueDualPortRam0|ram~124 (
// Equation(s):
// \trueDualPortRam0|ram~124_combout  = (\rtl~8_combout  & ((\din_aReal[7]~input_o ))) # (!\rtl~8_combout  & (\trueDualPortRam0|ram~47_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\trueDualPortRam0|ram~47_q ),
	.datad(\din_aReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~124_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~124 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y64_N15
dffeas \trueDualPortRam0|ram~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~124_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~47 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y66_N12
cycloneiv_lcell_comb \trueDualPortRam0|ram~126 (
// Equation(s):
// \trueDualPortRam0|ram~126_combout  = (\rtl~12_combout  & ((\din_aReal[7]~input_o ))) # (!\rtl~12_combout  & (\trueDualPortRam0|ram~39_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~39_q ),
	.datad(\din_aReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~126_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~126 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y66_N13
dffeas \trueDualPortRam0|ram~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~126_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~39 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N16
cycloneiv_lcell_comb \trueDualPortRam0|ram~125 (
// Equation(s):
// \trueDualPortRam0|ram~125_combout  = (\rtl~10_combout  & ((\din_aReal[7]~input_o ))) # (!\rtl~10_combout  & (\trueDualPortRam0|ram~55_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~55_q ),
	.datad(\din_aReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~125_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~125 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y66_N17
dffeas \trueDualPortRam0|ram~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~125_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~55 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N24
cycloneiv_lcell_comb \trueDualPortRam0|ram~163 (
// Equation(s):
// \trueDualPortRam0|ram~163_combout  = (\r_addr_aReal[0]~input_o  & (\r_addr_aReal[1]~input_o )) # (!\r_addr_aReal[0]~input_o  & ((\r_addr_aReal[1]~input_o  & ((\trueDualPortRam0|ram~55_q ))) # (!\r_addr_aReal[1]~input_o  & (\trueDualPortRam0|ram~39_q ))))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\r_addr_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~39_q ),
	.datad(\trueDualPortRam0|ram~55_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~163_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~163 .lut_mask = 16'hDC98;
defparam \trueDualPortRam0|ram~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N10
cycloneiv_lcell_comb \trueDualPortRam0|ram~164 (
// Equation(s):
// \trueDualPortRam0|ram~164_combout  = (\r_addr_aReal[0]~input_o  & ((\trueDualPortRam0|ram~163_combout  & (\trueDualPortRam0|ram~63_q )) # (!\trueDualPortRam0|ram~163_combout  & ((\trueDualPortRam0|ram~47_q ))))) # (!\r_addr_aReal[0]~input_o  & 
// (((\trueDualPortRam0|ram~163_combout ))))

	.dataa(\r_addr_aReal[0]~input_o ),
	.datab(\trueDualPortRam0|ram~63_q ),
	.datac(\trueDualPortRam0|ram~47_q ),
	.datad(\trueDualPortRam0|ram~163_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~164_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~164 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam0|ram~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N4
cycloneiv_lcell_comb \trueDualPortRam0|ram~167 (
// Equation(s):
// \trueDualPortRam0|ram~167_combout  = (\r_addr_aReal[2]~input_o  & ((\trueDualPortRam0|ram~164_combout ))) # (!\r_addr_aReal[2]~input_o  & (\trueDualPortRam0|ram~166_combout ))

	.dataa(\r_addr_aReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~166_combout ),
	.datad(\trueDualPortRam0|ram~164_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~167_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~167 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y65_N5
dffeas \trueDualPortRam0|dout_a[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_a[7] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_a[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y67_N1
cycloneiv_io_ibuf \r_addr_aImag[1]~input (
	.i(r_addr_aImag[1]),
	.ibar(gnd),
	.o(\r_addr_aImag[1]~input_o ));
// synopsys translate_off
defparam \r_addr_aImag[1]~input .bus_hold = "false";
defparam \r_addr_aImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N4
cycloneiv_lcell_comb \trueDualPortRam0|ram~66 (
// Equation(s):
// \trueDualPortRam0|ram~66_combout  = (\rtl~4_combout  & ((\din_aReal[0]~input_o ))) # (!\rtl~4_combout  & (\trueDualPortRam0|ram~0_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\trueDualPortRam0|ram~0_q ),
	.datad(\din_aReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~66_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~66 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y65_N5
dffeas \trueDualPortRam0|ram~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~66_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~0 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y65_N24
cycloneiv_lcell_comb \trueDualPortRam0|ram~65 (
// Equation(s):
// \trueDualPortRam0|ram~65_combout  = (\rtl~2_combout  & ((\din_aReal[0]~input_o ))) # (!\rtl~2_combout  & (\trueDualPortRam0|ram~8_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\trueDualPortRam0|ram~8_q ),
	.datad(\din_aReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~65_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~65 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y65_N25
dffeas \trueDualPortRam0|ram~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~65_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~8 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N24
cycloneiv_lcell_comb \trueDualPortRam0|ram~170 (
// Equation(s):
// \trueDualPortRam0|ram~170_combout  = (\r_addr_aImag[0]~input_o  & ((\r_addr_aImag[1]~input_o ) # ((\trueDualPortRam0|ram~8_q )))) # (!\r_addr_aImag[0]~input_o  & (!\r_addr_aImag[1]~input_o  & (\trueDualPortRam0|ram~0_q )))

	.dataa(\r_addr_aImag[0]~input_o ),
	.datab(\r_addr_aImag[1]~input_o ),
	.datac(\trueDualPortRam0|ram~0_q ),
	.datad(\trueDualPortRam0|ram~8_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~170_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~170 .lut_mask = 16'hBA98;
defparam \trueDualPortRam0|ram~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N22
cycloneiv_lcell_comb \trueDualPortRam0|ram~171 (
// Equation(s):
// \trueDualPortRam0|ram~171_combout  = (\r_addr_aImag[1]~input_o  & ((\trueDualPortRam0|ram~170_combout  & (\trueDualPortRam0|ram~24_q )) # (!\trueDualPortRam0|ram~170_combout  & ((\trueDualPortRam0|ram~16_q ))))) # (!\r_addr_aImag[1]~input_o  & 
// (\trueDualPortRam0|ram~170_combout ))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\trueDualPortRam0|ram~170_combout ),
	.datac(\trueDualPortRam0|ram~24_q ),
	.datad(\trueDualPortRam0|ram~16_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~171_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~171 .lut_mask = 16'hE6C4;
defparam \trueDualPortRam0|ram~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y67_N8
cycloneiv_io_ibuf \r_addr_aImag[0]~input (
	.i(r_addr_aImag[0]),
	.ibar(gnd),
	.o(\r_addr_aImag[0]~input_o ));
// synopsys translate_off
defparam \r_addr_aImag[0]~input .bus_hold = "false";
defparam \r_addr_aImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N0
cycloneiv_lcell_comb \trueDualPortRam0|ram~168 (
// Equation(s):
// \trueDualPortRam0|ram~168_combout  = (\r_addr_aImag[0]~input_o  & (\r_addr_aImag[1]~input_o )) # (!\r_addr_aImag[0]~input_o  & ((\r_addr_aImag[1]~input_o  & ((\trueDualPortRam0|ram~48_q ))) # (!\r_addr_aImag[1]~input_o  & (\trueDualPortRam0|ram~32_q ))))

	.dataa(\r_addr_aImag[0]~input_o ),
	.datab(\r_addr_aImag[1]~input_o ),
	.datac(\trueDualPortRam0|ram~32_q ),
	.datad(\trueDualPortRam0|ram~48_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~168_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~168 .lut_mask = 16'hDC98;
defparam \trueDualPortRam0|ram~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N18
cycloneiv_lcell_comb \trueDualPortRam0|ram~169 (
// Equation(s):
// \trueDualPortRam0|ram~169_combout  = (\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~168_combout  & ((\trueDualPortRam0|ram~56_q ))) # (!\trueDualPortRam0|ram~168_combout  & (\trueDualPortRam0|ram~40_q )))) # (!\r_addr_aImag[0]~input_o  & 
// (((\trueDualPortRam0|ram~168_combout ))))

	.dataa(\trueDualPortRam0|ram~40_q ),
	.datab(\r_addr_aImag[0]~input_o ),
	.datac(\trueDualPortRam0|ram~56_q ),
	.datad(\trueDualPortRam0|ram~168_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~169_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~169 .lut_mask = 16'hF388;
defparam \trueDualPortRam0|ram~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y65_N6
cycloneiv_lcell_comb \trueDualPortRam0|ram~172 (
// Equation(s):
// \trueDualPortRam0|ram~172_combout  = (\r_addr_aImag[2]~input_o  & ((\trueDualPortRam0|ram~169_combout ))) # (!\r_addr_aImag[2]~input_o  & (\trueDualPortRam0|ram~171_combout ))

	.dataa(\r_addr_aImag[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~171_combout ),
	.datad(\trueDualPortRam0|ram~169_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~172_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~172 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y65_N7
dffeas \trueDualPortRam0|dout_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_b[0] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_b[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y67_N15
cycloneiv_io_ibuf \r_addr_aImag[2]~input (
	.i(r_addr_aImag[2]),
	.ibar(gnd),
	.o(\r_addr_aImag[2]~input_o ));
// synopsys translate_off
defparam \r_addr_aImag[2]~input .bus_hold = "false";
defparam \r_addr_aImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y64_N18
cycloneiv_lcell_comb \trueDualPortRam0|ram~76 (
// Equation(s):
// \trueDualPortRam0|ram~76_combout  = (\rtl~8_combout  & (\din_aReal[1]~input_o )) # (!\rtl~8_combout  & ((\trueDualPortRam0|ram~41_q )))

	.dataa(gnd),
	.datab(\din_aReal[1]~input_o ),
	.datac(\trueDualPortRam0|ram~41_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~76_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~76 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam0|ram~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y64_N19
dffeas \trueDualPortRam0|ram~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~76_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~41 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y64_N18
cycloneiv_lcell_comb \trueDualPortRam0|ram~173 (
// Equation(s):
// \trueDualPortRam0|ram~173_combout  = (\r_addr_aImag[0]~input_o  & (\r_addr_aImag[1]~input_o )) # (!\r_addr_aImag[0]~input_o  & ((\r_addr_aImag[1]~input_o  & (\trueDualPortRam0|ram~49_q )) # (!\r_addr_aImag[1]~input_o  & ((\trueDualPortRam0|ram~33_q )))))

	.dataa(\r_addr_aImag[0]~input_o ),
	.datab(\r_addr_aImag[1]~input_o ),
	.datac(\trueDualPortRam0|ram~49_q ),
	.datad(\trueDualPortRam0|ram~33_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~173_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~173 .lut_mask = 16'hD9C8;
defparam \trueDualPortRam0|ram~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y64_N8
cycloneiv_lcell_comb \trueDualPortRam0|ram~174 (
// Equation(s):
// \trueDualPortRam0|ram~174_combout  = (\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~173_combout  & ((\trueDualPortRam0|ram~57_q ))) # (!\trueDualPortRam0|ram~173_combout  & (\trueDualPortRam0|ram~41_q )))) # (!\r_addr_aImag[0]~input_o  & 
// (((\trueDualPortRam0|ram~173_combout ))))

	.dataa(\r_addr_aImag[0]~input_o ),
	.datab(\trueDualPortRam0|ram~41_q ),
	.datac(\trueDualPortRam0|ram~57_q ),
	.datad(\trueDualPortRam0|ram~173_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~174_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~174 .lut_mask = 16'hF588;
defparam \trueDualPortRam0|ram~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y65_N30
cycloneiv_lcell_comb \trueDualPortRam0|ram~72 (
// Equation(s):
// \trueDualPortRam0|ram~72_combout  = (\rtl~0_combout  & (\din_aReal[1]~input_o )) # (!\rtl~0_combout  & ((\trueDualPortRam0|ram~17_q )))

	.dataa(\din_aReal[1]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~17_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~72_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~72 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam0|ram~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y65_N31
dffeas \trueDualPortRam0|ram~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~72_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~17 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y66_N4
cycloneiv_lcell_comb \trueDualPortRam0|ram~75 (
// Equation(s):
// \trueDualPortRam0|ram~75_combout  = (\rtl~6_combout  & (\din_aReal[1]~input_o )) # (!\rtl~6_combout  & ((\trueDualPortRam0|ram~25_q )))

	.dataa(\din_aReal[1]~input_o ),
	.datab(\rtl~6_combout ),
	.datac(\trueDualPortRam0|ram~25_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~75_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~75 .lut_mask = 16'hB8B8;
defparam \trueDualPortRam0|ram~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y66_N5
dffeas \trueDualPortRam0|ram~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~75_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~25 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y64_N12
cycloneiv_lcell_comb \trueDualPortRam0|ram~176 (
// Equation(s):
// \trueDualPortRam0|ram~176_combout  = (\trueDualPortRam0|ram~175_combout  & (((\trueDualPortRam0|ram~25_q )) # (!\r_addr_aImag[1]~input_o ))) # (!\trueDualPortRam0|ram~175_combout  & (\r_addr_aImag[1]~input_o  & (\trueDualPortRam0|ram~17_q )))

	.dataa(\trueDualPortRam0|ram~175_combout ),
	.datab(\r_addr_aImag[1]~input_o ),
	.datac(\trueDualPortRam0|ram~17_q ),
	.datad(\trueDualPortRam0|ram~25_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~176_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~176 .lut_mask = 16'hEA62;
defparam \trueDualPortRam0|ram~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y64_N26
cycloneiv_lcell_comb \trueDualPortRam0|ram~177 (
// Equation(s):
// \trueDualPortRam0|ram~177_combout  = (\r_addr_aImag[2]~input_o  & (\trueDualPortRam0|ram~174_combout )) # (!\r_addr_aImag[2]~input_o  & ((\trueDualPortRam0|ram~176_combout )))

	.dataa(gnd),
	.datab(\r_addr_aImag[2]~input_o ),
	.datac(\trueDualPortRam0|ram~174_combout ),
	.datad(\trueDualPortRam0|ram~176_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~177_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~177 .lut_mask = 16'hF3C0;
defparam \trueDualPortRam0|ram~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y64_N27
dffeas \trueDualPortRam0|dout_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_b[1] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N2
cycloneiv_lcell_comb \trueDualPortRam0|ram~178 (
// Equation(s):
// \trueDualPortRam0|ram~178_combout  = (\r_addr_aImag[1]~input_o  & ((\r_addr_aImag[0]~input_o ) # ((\trueDualPortRam0|ram~50_q )))) # (!\r_addr_aImag[1]~input_o  & (!\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~34_q ))))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\r_addr_aImag[0]~input_o ),
	.datac(\trueDualPortRam0|ram~50_q ),
	.datad(\trueDualPortRam0|ram~34_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~178_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~178 .lut_mask = 16'hB9A8;
defparam \trueDualPortRam0|ram~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y66_N22
cycloneiv_lcell_comb \trueDualPortRam0|ram~179 (
// Equation(s):
// \trueDualPortRam0|ram~179_combout  = (\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~178_combout  & ((\trueDualPortRam0|ram~58_q ))) # (!\trueDualPortRam0|ram~178_combout  & (\trueDualPortRam0|ram~42_q )))) # (!\r_addr_aImag[0]~input_o  & 
// (((\trueDualPortRam0|ram~178_combout ))))

	.dataa(\r_addr_aImag[0]~input_o ),
	.datab(\trueDualPortRam0|ram~42_q ),
	.datac(\trueDualPortRam0|ram~58_q ),
	.datad(\trueDualPortRam0|ram~178_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~179_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~179 .lut_mask = 16'hF588;
defparam \trueDualPortRam0|ram~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y66_N28
cycloneiv_lcell_comb \trueDualPortRam0|ram~180 (
// Equation(s):
// \trueDualPortRam0|ram~180_combout  = (\r_addr_aImag[1]~input_o  & (\r_addr_aImag[0]~input_o )) # (!\r_addr_aImag[1]~input_o  & ((\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~10_q ))) # (!\r_addr_aImag[0]~input_o  & (\trueDualPortRam0|ram~2_q ))))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\r_addr_aImag[0]~input_o ),
	.datac(\trueDualPortRam0|ram~2_q ),
	.datad(\trueDualPortRam0|ram~10_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~180_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~180 .lut_mask = 16'hDC98;
defparam \trueDualPortRam0|ram~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y66_N2
cycloneiv_lcell_comb \trueDualPortRam0|ram~181 (
// Equation(s):
// \trueDualPortRam0|ram~181_combout  = (\r_addr_aImag[1]~input_o  & ((\trueDualPortRam0|ram~180_combout  & ((\trueDualPortRam0|ram~26_q ))) # (!\trueDualPortRam0|ram~180_combout  & (\trueDualPortRam0|ram~18_q )))) # (!\r_addr_aImag[1]~input_o  & 
// (((\trueDualPortRam0|ram~180_combout ))))

	.dataa(\trueDualPortRam0|ram~18_q ),
	.datab(\r_addr_aImag[1]~input_o ),
	.datac(\trueDualPortRam0|ram~26_q ),
	.datad(\trueDualPortRam0|ram~180_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~181_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~181 .lut_mask = 16'hF388;
defparam \trueDualPortRam0|ram~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y66_N20
cycloneiv_lcell_comb \trueDualPortRam0|ram~182 (
// Equation(s):
// \trueDualPortRam0|ram~182_combout  = (\r_addr_aImag[2]~input_o  & (\trueDualPortRam0|ram~179_combout )) # (!\r_addr_aImag[2]~input_o  & ((\trueDualPortRam0|ram~181_combout )))

	.dataa(gnd),
	.datab(\r_addr_aImag[2]~input_o ),
	.datac(\trueDualPortRam0|ram~179_combout ),
	.datad(\trueDualPortRam0|ram~181_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~182_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~182 .lut_mask = 16'hF3C0;
defparam \trueDualPortRam0|ram~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y66_N21
dffeas \trueDualPortRam0|dout_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_b[2] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N4
cycloneiv_lcell_comb \trueDualPortRam0|ram~183 (
// Equation(s):
// \trueDualPortRam0|ram~183_combout  = (\r_addr_aImag[1]~input_o  & ((\r_addr_aImag[0]~input_o ) # ((\trueDualPortRam0|ram~51_q )))) # (!\r_addr_aImag[1]~input_o  & (!\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~35_q ))))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\r_addr_aImag[0]~input_o ),
	.datac(\trueDualPortRam0|ram~51_q ),
	.datad(\trueDualPortRam0|ram~35_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~183_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~183 .lut_mask = 16'hB9A8;
defparam \trueDualPortRam0|ram~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N26
cycloneiv_lcell_comb \trueDualPortRam0|ram~184 (
// Equation(s):
// \trueDualPortRam0|ram~184_combout  = (\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~183_combout  & (\trueDualPortRam0|ram~59_q )) # (!\trueDualPortRam0|ram~183_combout  & ((\trueDualPortRam0|ram~43_q ))))) # (!\r_addr_aImag[0]~input_o  & 
// (((\trueDualPortRam0|ram~183_combout ))))

	.dataa(\trueDualPortRam0|ram~59_q ),
	.datab(\r_addr_aImag[0]~input_o ),
	.datac(\trueDualPortRam0|ram~183_combout ),
	.datad(\trueDualPortRam0|ram~43_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~184_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~184 .lut_mask = 16'hBCB0;
defparam \trueDualPortRam0|ram~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y66_N10
cycloneiv_lcell_comb \trueDualPortRam0|ram~91 (
// Equation(s):
// \trueDualPortRam0|ram~91_combout  = (\rtl~6_combout  & ((\din_aReal[3]~input_o ))) # (!\rtl~6_combout  & (\trueDualPortRam0|ram~27_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\trueDualPortRam0|ram~27_q ),
	.datad(\din_aReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~91_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~91 .lut_mask = 16'hFC30;
defparam \trueDualPortRam0|ram~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y66_N11
dffeas \trueDualPortRam0|ram~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~91_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~27 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N28
cycloneiv_lcell_comb \trueDualPortRam0|ram~185 (
// Equation(s):
// \trueDualPortRam0|ram~185_combout  = (\r_addr_aImag[1]~input_o  & (\r_addr_aImag[0]~input_o )) # (!\r_addr_aImag[1]~input_o  & ((\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~11_q ))) # (!\r_addr_aImag[0]~input_o  & (\trueDualPortRam0|ram~3_q ))))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\r_addr_aImag[0]~input_o ),
	.datac(\trueDualPortRam0|ram~3_q ),
	.datad(\trueDualPortRam0|ram~11_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~185_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~185 .lut_mask = 16'hDC98;
defparam \trueDualPortRam0|ram~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N6
cycloneiv_lcell_comb \trueDualPortRam0|ram~186 (
// Equation(s):
// \trueDualPortRam0|ram~186_combout  = (\r_addr_aImag[1]~input_o  & ((\trueDualPortRam0|ram~185_combout  & (\trueDualPortRam0|ram~27_q )) # (!\trueDualPortRam0|ram~185_combout  & ((\trueDualPortRam0|ram~19_q ))))) # (!\r_addr_aImag[1]~input_o  & 
// (((\trueDualPortRam0|ram~185_combout ))))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\trueDualPortRam0|ram~27_q ),
	.datac(\trueDualPortRam0|ram~19_q ),
	.datad(\trueDualPortRam0|ram~185_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~186_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~186 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam0|ram~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N10
cycloneiv_lcell_comb \trueDualPortRam0|ram~187 (
// Equation(s):
// \trueDualPortRam0|ram~187_combout  = (\r_addr_aImag[2]~input_o  & (\trueDualPortRam0|ram~184_combout )) # (!\r_addr_aImag[2]~input_o  & ((\trueDualPortRam0|ram~186_combout )))

	.dataa(\r_addr_aImag[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~184_combout ),
	.datad(\trueDualPortRam0|ram~186_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~187_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~187 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam0|ram~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y66_N11
dffeas \trueDualPortRam0|dout_b[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_b[3] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N0
cycloneiv_lcell_comb \trueDualPortRam0|ram~188 (
// Equation(s):
// \trueDualPortRam0|ram~188_combout  = (\r_addr_aImag[1]~input_o  & ((\r_addr_aImag[0]~input_o ) # ((\trueDualPortRam0|ram~52_q )))) # (!\r_addr_aImag[1]~input_o  & (!\r_addr_aImag[0]~input_o  & (\trueDualPortRam0|ram~36_q )))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\r_addr_aImag[0]~input_o ),
	.datac(\trueDualPortRam0|ram~36_q ),
	.datad(\trueDualPortRam0|ram~52_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~188_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~188 .lut_mask = 16'hBA98;
defparam \trueDualPortRam0|ram~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N14
cycloneiv_lcell_comb \trueDualPortRam0|ram~189 (
// Equation(s):
// \trueDualPortRam0|ram~189_combout  = (\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~188_combout  & ((\trueDualPortRam0|ram~60_q ))) # (!\trueDualPortRam0|ram~188_combout  & (\trueDualPortRam0|ram~44_q )))) # (!\r_addr_aImag[0]~input_o  & 
// (((\trueDualPortRam0|ram~188_combout ))))

	.dataa(\trueDualPortRam0|ram~44_q ),
	.datab(\r_addr_aImag[0]~input_o ),
	.datac(\trueDualPortRam0|ram~60_q ),
	.datad(\trueDualPortRam0|ram~188_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~189_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~189 .lut_mask = 16'hF388;
defparam \trueDualPortRam0|ram~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y65_N0
cycloneiv_lcell_comb \trueDualPortRam0|ram~96 (
// Equation(s):
// \trueDualPortRam0|ram~96_combout  = (\rtl~0_combout  & ((\din_aReal[4]~input_o ))) # (!\rtl~0_combout  & (\trueDualPortRam0|ram~20_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~20_q ),
	.datad(\din_aReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~96_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~96 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y65_N1
dffeas \trueDualPortRam0|ram~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~96_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~20 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N12
cycloneiv_lcell_comb \trueDualPortRam0|ram~190 (
// Equation(s):
// \trueDualPortRam0|ram~190_combout  = (\r_addr_aImag[1]~input_o  & (\r_addr_aImag[0]~input_o )) # (!\r_addr_aImag[1]~input_o  & ((\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~12_q ))) # (!\r_addr_aImag[0]~input_o  & (\trueDualPortRam0|ram~4_q ))))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\r_addr_aImag[0]~input_o ),
	.datac(\trueDualPortRam0|ram~4_q ),
	.datad(\trueDualPortRam0|ram~12_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~190_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~190 .lut_mask = 16'hDC98;
defparam \trueDualPortRam0|ram~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N10
cycloneiv_lcell_comb \trueDualPortRam0|ram~191 (
// Equation(s):
// \trueDualPortRam0|ram~191_combout  = (\r_addr_aImag[1]~input_o  & ((\trueDualPortRam0|ram~190_combout  & ((\trueDualPortRam0|ram~28_q ))) # (!\trueDualPortRam0|ram~190_combout  & (\trueDualPortRam0|ram~20_q )))) # (!\r_addr_aImag[1]~input_o  & 
// (((\trueDualPortRam0|ram~190_combout ))))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\trueDualPortRam0|ram~20_q ),
	.datac(\trueDualPortRam0|ram~28_q ),
	.datad(\trueDualPortRam0|ram~190_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~191_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~191 .lut_mask = 16'hF588;
defparam \trueDualPortRam0|ram~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y66_N22
cycloneiv_lcell_comb \trueDualPortRam0|ram~192 (
// Equation(s):
// \trueDualPortRam0|ram~192_combout  = (\r_addr_aImag[2]~input_o  & (\trueDualPortRam0|ram~189_combout )) # (!\r_addr_aImag[2]~input_o  & ((\trueDualPortRam0|ram~191_combout )))

	.dataa(\r_addr_aImag[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~189_combout ),
	.datad(\trueDualPortRam0|ram~191_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~192_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~192 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam0|ram~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y66_N23
dffeas \trueDualPortRam0|dout_b[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_b[4] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y64_N6
cycloneiv_lcell_comb \trueDualPortRam0|ram~193 (
// Equation(s):
// \trueDualPortRam0|ram~193_combout  = (\r_addr_aImag[1]~input_o  & ((\trueDualPortRam0|ram~53_q ) # ((\r_addr_aImag[0]~input_o )))) # (!\r_addr_aImag[1]~input_o  & (((!\r_addr_aImag[0]~input_o  & \trueDualPortRam0|ram~37_q ))))

	.dataa(\trueDualPortRam0|ram~53_q ),
	.datab(\r_addr_aImag[1]~input_o ),
	.datac(\r_addr_aImag[0]~input_o ),
	.datad(\trueDualPortRam0|ram~37_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~193_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~193 .lut_mask = 16'hCBC8;
defparam \trueDualPortRam0|ram~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y64_N24
cycloneiv_lcell_comb \trueDualPortRam0|ram~194 (
// Equation(s):
// \trueDualPortRam0|ram~194_combout  = (\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~193_combout  & ((\trueDualPortRam0|ram~61_q ))) # (!\trueDualPortRam0|ram~193_combout  & (\trueDualPortRam0|ram~45_q )))) # (!\r_addr_aImag[0]~input_o  & 
// (((\trueDualPortRam0|ram~193_combout ))))

	.dataa(\trueDualPortRam0|ram~45_q ),
	.datab(\trueDualPortRam0|ram~61_q ),
	.datac(\r_addr_aImag[0]~input_o ),
	.datad(\trueDualPortRam0|ram~193_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~194_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~194 .lut_mask = 16'hCFA0;
defparam \trueDualPortRam0|ram~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y65_N2
cycloneiv_lcell_comb \trueDualPortRam0|ram~104 (
// Equation(s):
// \trueDualPortRam0|ram~104_combout  = (\rtl~0_combout  & (\din_aReal[5]~input_o )) # (!\rtl~0_combout  & ((\trueDualPortRam0|ram~21_q )))

	.dataa(gnd),
	.datab(\din_aReal[5]~input_o ),
	.datac(\trueDualPortRam0|ram~21_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~104_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~104 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam0|ram~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y65_N3
dffeas \trueDualPortRam0|ram~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~104_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~21 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y64_N2
cycloneiv_lcell_comb \trueDualPortRam0|ram~195 (
// Equation(s):
// \trueDualPortRam0|ram~195_combout  = (\r_addr_aImag[1]~input_o  & (\r_addr_aImag[0]~input_o )) # (!\r_addr_aImag[1]~input_o  & ((\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~13_q ))) # (!\r_addr_aImag[0]~input_o  & (\trueDualPortRam0|ram~5_q ))))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\r_addr_aImag[0]~input_o ),
	.datac(\trueDualPortRam0|ram~5_q ),
	.datad(\trueDualPortRam0|ram~13_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~195_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~195 .lut_mask = 16'hDC98;
defparam \trueDualPortRam0|ram~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y64_N24
cycloneiv_lcell_comb \trueDualPortRam0|ram~196 (
// Equation(s):
// \trueDualPortRam0|ram~196_combout  = (\r_addr_aImag[1]~input_o  & ((\trueDualPortRam0|ram~195_combout  & (\trueDualPortRam0|ram~29_q )) # (!\trueDualPortRam0|ram~195_combout  & ((\trueDualPortRam0|ram~21_q ))))) # (!\r_addr_aImag[1]~input_o  & 
// (((\trueDualPortRam0|ram~195_combout ))))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\trueDualPortRam0|ram~29_q ),
	.datac(\trueDualPortRam0|ram~21_q ),
	.datad(\trueDualPortRam0|ram~195_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~196_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~196 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam0|ram~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y64_N20
cycloneiv_lcell_comb \trueDualPortRam0|ram~197 (
// Equation(s):
// \trueDualPortRam0|ram~197_combout  = (\r_addr_aImag[2]~input_o  & (\trueDualPortRam0|ram~194_combout )) # (!\r_addr_aImag[2]~input_o  & ((\trueDualPortRam0|ram~196_combout )))

	.dataa(gnd),
	.datab(\trueDualPortRam0|ram~194_combout ),
	.datac(\r_addr_aImag[2]~input_o ),
	.datad(\trueDualPortRam0|ram~196_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~197_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~197 .lut_mask = 16'hCFC0;
defparam \trueDualPortRam0|ram~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y64_N21
dffeas \trueDualPortRam0|dout_b[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_b[5] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N28
cycloneiv_lcell_comb \trueDualPortRam0|ram~200 (
// Equation(s):
// \trueDualPortRam0|ram~200_combout  = (\r_addr_aImag[1]~input_o  & (\r_addr_aImag[0]~input_o )) # (!\r_addr_aImag[1]~input_o  & ((\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~14_q ))) # (!\r_addr_aImag[0]~input_o  & (\trueDualPortRam0|ram~6_q ))))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\r_addr_aImag[0]~input_o ),
	.datac(\trueDualPortRam0|ram~6_q ),
	.datad(\trueDualPortRam0|ram~14_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~200_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~200 .lut_mask = 16'hDC98;
defparam \trueDualPortRam0|ram~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N22
cycloneiv_lcell_comb \trueDualPortRam0|ram~201 (
// Equation(s):
// \trueDualPortRam0|ram~201_combout  = (\r_addr_aImag[1]~input_o  & ((\trueDualPortRam0|ram~200_combout  & ((\trueDualPortRam0|ram~30_q ))) # (!\trueDualPortRam0|ram~200_combout  & (\trueDualPortRam0|ram~22_q )))) # (!\r_addr_aImag[1]~input_o  & 
// (((\trueDualPortRam0|ram~200_combout ))))

	.dataa(\trueDualPortRam0|ram~22_q ),
	.datab(\r_addr_aImag[1]~input_o ),
	.datac(\trueDualPortRam0|ram~30_q ),
	.datad(\trueDualPortRam0|ram~200_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~201_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~201 .lut_mask = 16'hF388;
defparam \trueDualPortRam0|ram~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N12
cycloneiv_lcell_comb \trueDualPortRam0|ram~198 (
// Equation(s):
// \trueDualPortRam0|ram~198_combout  = (\r_addr_aImag[1]~input_o  & ((\r_addr_aImag[0]~input_o ) # ((\trueDualPortRam0|ram~54_q )))) # (!\r_addr_aImag[1]~input_o  & (!\r_addr_aImag[0]~input_o  & (\trueDualPortRam0|ram~38_q )))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\r_addr_aImag[0]~input_o ),
	.datac(\trueDualPortRam0|ram~38_q ),
	.datad(\trueDualPortRam0|ram~54_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~198_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~198 .lut_mask = 16'hBA98;
defparam \trueDualPortRam0|ram~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N2
cycloneiv_lcell_comb \trueDualPortRam0|ram~199 (
// Equation(s):
// \trueDualPortRam0|ram~199_combout  = (\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~198_combout  & ((\trueDualPortRam0|ram~62_q ))) # (!\trueDualPortRam0|ram~198_combout  & (\trueDualPortRam0|ram~46_q )))) # (!\r_addr_aImag[0]~input_o  & 
// (((\trueDualPortRam0|ram~198_combout ))))

	.dataa(\trueDualPortRam0|ram~46_q ),
	.datab(\trueDualPortRam0|ram~62_q ),
	.datac(\r_addr_aImag[0]~input_o ),
	.datad(\trueDualPortRam0|ram~198_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~199_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~199 .lut_mask = 16'hCFA0;
defparam \trueDualPortRam0|ram~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y65_N14
cycloneiv_lcell_comb \trueDualPortRam0|ram~202 (
// Equation(s):
// \trueDualPortRam0|ram~202_combout  = (\r_addr_aImag[2]~input_o  & ((\trueDualPortRam0|ram~199_combout ))) # (!\r_addr_aImag[2]~input_o  & (\trueDualPortRam0|ram~201_combout ))

	.dataa(\r_addr_aImag[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~201_combout ),
	.datad(\trueDualPortRam0|ram~199_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~202_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~202 .lut_mask = 16'hFA50;
defparam \trueDualPortRam0|ram~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y65_N15
dffeas \trueDualPortRam0|dout_b[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_b[6] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N0
cycloneiv_lcell_comb \trueDualPortRam0|ram~203 (
// Equation(s):
// \trueDualPortRam0|ram~203_combout  = (\r_addr_aImag[1]~input_o  & ((\r_addr_aImag[0]~input_o ) # ((\trueDualPortRam0|ram~55_q )))) # (!\r_addr_aImag[1]~input_o  & (!\r_addr_aImag[0]~input_o  & (\trueDualPortRam0|ram~39_q )))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\r_addr_aImag[0]~input_o ),
	.datac(\trueDualPortRam0|ram~39_q ),
	.datad(\trueDualPortRam0|ram~55_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~203_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~203 .lut_mask = 16'hBA98;
defparam \trueDualPortRam0|ram~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N30
cycloneiv_lcell_comb \trueDualPortRam0|ram~204 (
// Equation(s):
// \trueDualPortRam0|ram~204_combout  = (\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~203_combout  & (\trueDualPortRam0|ram~63_q )) # (!\trueDualPortRam0|ram~203_combout  & ((\trueDualPortRam0|ram~47_q ))))) # (!\r_addr_aImag[0]~input_o  & 
// (((\trueDualPortRam0|ram~203_combout ))))

	.dataa(\trueDualPortRam0|ram~63_q ),
	.datab(\r_addr_aImag[0]~input_o ),
	.datac(\trueDualPortRam0|ram~47_q ),
	.datad(\trueDualPortRam0|ram~203_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~204_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~204 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam0|ram~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y64_N24
cycloneiv_lcell_comb \trueDualPortRam0|ram~123 (
// Equation(s):
// \trueDualPortRam0|ram~123_combout  = (\rtl~6_combout  & (\din_aReal[7]~input_o )) # (!\rtl~6_combout  & ((\trueDualPortRam0|ram~31_q )))

	.dataa(\din_aReal[7]~input_o ),
	.datab(\rtl~6_combout ),
	.datac(\trueDualPortRam0|ram~31_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~123_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~123 .lut_mask = 16'hB8B8;
defparam \trueDualPortRam0|ram~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y64_N25
dffeas \trueDualPortRam0|ram~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~123_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|ram~31 .is_wysiwyg = "true";
defparam \trueDualPortRam0|ram~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N20
cycloneiv_lcell_comb \trueDualPortRam0|ram~205 (
// Equation(s):
// \trueDualPortRam0|ram~205_combout  = (\r_addr_aImag[1]~input_o  & (\r_addr_aImag[0]~input_o )) # (!\r_addr_aImag[1]~input_o  & ((\r_addr_aImag[0]~input_o  & ((\trueDualPortRam0|ram~15_q ))) # (!\r_addr_aImag[0]~input_o  & (\trueDualPortRam0|ram~7_q ))))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\r_addr_aImag[0]~input_o ),
	.datac(\trueDualPortRam0|ram~7_q ),
	.datad(\trueDualPortRam0|ram~15_q ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~205_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~205 .lut_mask = 16'hDC98;
defparam \trueDualPortRam0|ram~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N18
cycloneiv_lcell_comb \trueDualPortRam0|ram~206 (
// Equation(s):
// \trueDualPortRam0|ram~206_combout  = (\r_addr_aImag[1]~input_o  & ((\trueDualPortRam0|ram~205_combout  & ((\trueDualPortRam0|ram~31_q ))) # (!\trueDualPortRam0|ram~205_combout  & (\trueDualPortRam0|ram~23_q )))) # (!\r_addr_aImag[1]~input_o  & 
// (((\trueDualPortRam0|ram~205_combout ))))

	.dataa(\r_addr_aImag[1]~input_o ),
	.datab(\trueDualPortRam0|ram~23_q ),
	.datac(\trueDualPortRam0|ram~31_q ),
	.datad(\trueDualPortRam0|ram~205_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~206_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~206 .lut_mask = 16'hF588;
defparam \trueDualPortRam0|ram~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y66_N24
cycloneiv_lcell_comb \trueDualPortRam0|ram~207 (
// Equation(s):
// \trueDualPortRam0|ram~207_combout  = (\r_addr_aImag[2]~input_o  & (\trueDualPortRam0|ram~204_combout )) # (!\r_addr_aImag[2]~input_o  & ((\trueDualPortRam0|ram~206_combout )))

	.dataa(\r_addr_aImag[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam0|ram~204_combout ),
	.datad(\trueDualPortRam0|ram~206_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam0|ram~207_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam0|ram~207 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam0|ram~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y66_N25
dffeas \trueDualPortRam0|dout_b[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam0|ram~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam0|dout_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam0|dout_b[7] .is_wysiwyg = "true";
defparam \trueDualPortRam0|dout_b[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y61_N8
cycloneiv_io_ibuf \r_addr_bReal[2]~input (
	.i(r_addr_bReal[2]),
	.ibar(gnd),
	.o(\r_addr_bReal[2]~input_o ));
// synopsys translate_off
defparam \r_addr_bReal[2]~input .bus_hold = "false";
defparam \r_addr_bReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y50_N8
cycloneiv_io_ibuf \din_bReal[0]~input (
	.i(din_bReal[0]),
	.ibar(gnd),
	.o(\din_bReal[0]~input_o ));
// synopsys translate_off
defparam \din_bReal[0]~input .bus_hold = "false";
defparam \din_bReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y53_N28
cycloneiv_lcell_comb \trueDualPortRam1|ram~67 (
// Equation(s):
// \trueDualPortRam1|ram~67_combout  = (\rtl~22_combout  & ((\din_bReal[0]~input_o ))) # (!\rtl~22_combout  & (\trueDualPortRam1|ram~24_q ))

	.dataa(\rtl~22_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~24_q ),
	.datad(\din_bReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~67_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~67 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y50_N1
cycloneiv_io_ibuf \din_bImag[0]~input (
	.i(din_bImag[0]),
	.ibar(gnd),
	.o(\din_bImag[0]~input_o ));
// synopsys translate_off
defparam \din_bImag[0]~input .bus_hold = "false";
defparam \din_bImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y46_N8
cycloneiv_io_ibuf \w_addr_bImag[2]~input (
	.i(w_addr_bImag[2]),
	.ibar(gnd),
	.o(\w_addr_bImag[2]~input_o ));
// synopsys translate_off
defparam \w_addr_bImag[2]~input .bus_hold = "false";
defparam \w_addr_bImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y43_N1
cycloneiv_io_ibuf \w_addr_bImag[1]~input (
	.i(w_addr_bImag[1]),
	.ibar(gnd),
	.o(\w_addr_bImag[1]~input_o ));
// synopsys translate_off
defparam \w_addr_bImag[1]~input .bus_hold = "false";
defparam \w_addr_bImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y46_N15
cycloneiv_io_ibuf \w_addr_bImag[0]~input (
	.i(w_addr_bImag[0]),
	.ibar(gnd),
	.o(\w_addr_bImag[0]~input_o ));
// synopsys translate_off
defparam \w_addr_bImag[0]~input .bus_hold = "false";
defparam \w_addr_bImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N30
cycloneiv_lcell_comb \rtl~23 (
// Equation(s):
// \rtl~23_combout  = (\we_bImag~input_o  & (!\w_addr_bImag[2]~input_o  & (\w_addr_bImag[1]~input_o  & \w_addr_bImag[0]~input_o )))

	.dataa(\we_bImag~input_o ),
	.datab(\w_addr_bImag[2]~input_o ),
	.datac(\w_addr_bImag[1]~input_o ),
	.datad(\w_addr_bImag[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~23_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~23 .lut_mask = 16'h2000;
defparam \rtl~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y53_N29
dffeas \trueDualPortRam1|ram~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~67_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~24 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N24
cycloneiv_lcell_comb \trueDualPortRam1|ram~64 (
// Equation(s):
// \trueDualPortRam1|ram~64_combout  = (\rtl~16_combout  & ((\din_bReal[0]~input_o ))) # (!\rtl~16_combout  & (\trueDualPortRam1|ram~16_q ))

	.dataa(\rtl~16_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~16_q ),
	.datad(\din_bReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~64_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~64 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N24
cycloneiv_lcell_comb \rtl~17 (
// Equation(s):
// \rtl~17_combout  = (\we_bImag~input_o  & (!\w_addr_bImag[2]~input_o  & (\w_addr_bImag[1]~input_o  & !\w_addr_bImag[0]~input_o )))

	.dataa(\we_bImag~input_o ),
	.datab(\w_addr_bImag[2]~input_o ),
	.datac(\w_addr_bImag[1]~input_o ),
	.datad(\w_addr_bImag[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~17_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~17 .lut_mask = 16'h0020;
defparam \rtl~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y53_N25
dffeas \trueDualPortRam1|ram~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~64_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~16 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~16 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y44_N1
cycloneiv_io_ibuf \r_addr_bReal[0]~input (
	.i(r_addr_bReal[0]),
	.ibar(gnd),
	.o(\r_addr_bReal[0]~input_o ));
// synopsys translate_off
defparam \r_addr_bReal[0]~input .bus_hold = "false";
defparam \r_addr_bReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y39_N8
cycloneiv_io_ibuf \w_addr_bReal[0]~input (
	.i(w_addr_bReal[0]),
	.ibar(gnd),
	.o(\w_addr_bReal[0]~input_o ));
// synopsys translate_off
defparam \w_addr_bReal[0]~input .bus_hold = "false";
defparam \w_addr_bReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y42_N1
cycloneiv_io_ibuf \we_bReal~input (
	.i(we_bReal),
	.ibar(gnd),
	.o(\we_bReal~input_o ));
// synopsys translate_off
defparam \we_bReal~input .bus_hold = "false";
defparam \we_bReal~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y62_N8
cycloneiv_io_ibuf \w_addr_bReal[2]~input (
	.i(w_addr_bReal[2]),
	.ibar(gnd),
	.o(\w_addr_bReal[2]~input_o ));
// synopsys translate_off
defparam \w_addr_bReal[2]~input .bus_hold = "false";
defparam \w_addr_bReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N12
cycloneiv_lcell_comb \rtl~20 (
// Equation(s):
// \rtl~20_combout  = (!\w_addr_bReal[1]~input_o  & (!\w_addr_bReal[0]~input_o  & (\we_bReal~input_o  & !\w_addr_bReal[2]~input_o )))

	.dataa(\w_addr_bReal[1]~input_o ),
	.datab(\w_addr_bReal[0]~input_o ),
	.datac(\we_bReal~input_o ),
	.datad(\w_addr_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~20_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~20 .lut_mask = 16'h0010;
defparam \rtl~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N20
cycloneiv_lcell_comb \trueDualPortRam1|ram~66 (
// Equation(s):
// \trueDualPortRam1|ram~66_combout  = (\rtl~20_combout  & (\din_bReal[0]~input_o )) # (!\rtl~20_combout  & ((\trueDualPortRam1|ram~0_q )))

	.dataa(\din_bReal[0]~input_o ),
	.datab(\rtl~20_combout ),
	.datac(\trueDualPortRam1|ram~0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~66_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~66 .lut_mask = 16'hB8B8;
defparam \trueDualPortRam1|ram~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N16
cycloneiv_lcell_comb \rtl~21 (
// Equation(s):
// \rtl~21_combout  = (\we_bImag~input_o  & (!\w_addr_bImag[2]~input_o  & (!\w_addr_bImag[1]~input_o  & !\w_addr_bImag[0]~input_o )))

	.dataa(\we_bImag~input_o ),
	.datab(\w_addr_bImag[2]~input_o ),
	.datac(\w_addr_bImag[1]~input_o ),
	.datad(\w_addr_bImag[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~21_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~21 .lut_mask = 16'h0002;
defparam \rtl~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N21
dffeas \trueDualPortRam1|ram~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~66_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~0 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N24
cycloneiv_lcell_comb \trueDualPortRam1|ram~65 (
// Equation(s):
// \trueDualPortRam1|ram~65_combout  = (\rtl~18_combout  & ((\din_bReal[0]~input_o ))) # (!\rtl~18_combout  & (\trueDualPortRam1|ram~8_q ))

	.dataa(\rtl~18_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~8_q ),
	.datad(\din_bReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~65_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~65 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N26
cycloneiv_lcell_comb \rtl~19 (
// Equation(s):
// \rtl~19_combout  = (\we_bImag~input_o  & (!\w_addr_bImag[2]~input_o  & (!\w_addr_bImag[1]~input_o  & \w_addr_bImag[0]~input_o )))

	.dataa(\we_bImag~input_o ),
	.datab(\w_addr_bImag[2]~input_o ),
	.datac(\w_addr_bImag[1]~input_o ),
	.datad(\w_addr_bImag[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~19_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~19 .lut_mask = 16'h0200;
defparam \rtl~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y56_N25
dffeas \trueDualPortRam1|ram~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~65_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~19_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~8 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N16
cycloneiv_lcell_comb \trueDualPortRam1|ram~130 (
// Equation(s):
// \trueDualPortRam1|ram~130_combout  = (\r_addr_bReal[1]~input_o  & (\r_addr_bReal[0]~input_o )) # (!\r_addr_bReal[1]~input_o  & ((\r_addr_bReal[0]~input_o  & ((\trueDualPortRam1|ram~8_q ))) # (!\r_addr_bReal[0]~input_o  & (\trueDualPortRam1|ram~0_q ))))

	.dataa(\r_addr_bReal[1]~input_o ),
	.datab(\r_addr_bReal[0]~input_o ),
	.datac(\trueDualPortRam1|ram~0_q ),
	.datad(\trueDualPortRam1|ram~8_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~130_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~130 .lut_mask = 16'hDC98;
defparam \trueDualPortRam1|ram~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N14
cycloneiv_lcell_comb \trueDualPortRam1|ram~131 (
// Equation(s):
// \trueDualPortRam1|ram~131_combout  = (\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~130_combout  & (\trueDualPortRam1|ram~24_q )) # (!\trueDualPortRam1|ram~130_combout  & ((\trueDualPortRam1|ram~16_q ))))) # (!\r_addr_bReal[1]~input_o  & 
// (((\trueDualPortRam1|ram~130_combout ))))

	.dataa(\r_addr_bReal[1]~input_o ),
	.datab(\trueDualPortRam1|ram~24_q ),
	.datac(\trueDualPortRam1|ram~16_q ),
	.datad(\trueDualPortRam1|ram~130_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~131_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~131 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam1|ram~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N4
cycloneiv_lcell_comb \rtl~24 (
// Equation(s):
// \rtl~24_combout  = (!\w_addr_bReal[1]~input_o  & (\w_addr_bReal[0]~input_o  & (\we_bReal~input_o  & \w_addr_bReal[2]~input_o )))

	.dataa(\w_addr_bReal[1]~input_o ),
	.datab(\w_addr_bReal[0]~input_o ),
	.datac(\we_bReal~input_o ),
	.datad(\w_addr_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~24_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~24 .lut_mask = 16'h4000;
defparam \rtl~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N28
cycloneiv_lcell_comb \trueDualPortRam1|ram~68 (
// Equation(s):
// \trueDualPortRam1|ram~68_combout  = (\rtl~24_combout  & (\din_bReal[0]~input_o )) # (!\rtl~24_combout  & ((\trueDualPortRam1|ram~40_q )))

	.dataa(\din_bReal[0]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~40_q ),
	.datad(\rtl~24_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~68_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~68 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam1|ram~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N28
cycloneiv_lcell_comb \rtl~25 (
// Equation(s):
// \rtl~25_combout  = (\we_bImag~input_o  & (\w_addr_bImag[2]~input_o  & (!\w_addr_bImag[1]~input_o  & \w_addr_bImag[0]~input_o )))

	.dataa(\we_bImag~input_o ),
	.datab(\w_addr_bImag[2]~input_o ),
	.datac(\w_addr_bImag[1]~input_o ),
	.datad(\w_addr_bImag[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~25_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~25 .lut_mask = 16'h0800;
defparam \rtl~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N29
dffeas \trueDualPortRam1|ram~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~68_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~25_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~40 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N10
cycloneiv_lcell_comb \rtl~30 (
// Equation(s):
// \rtl~30_combout  = (\w_addr_bReal[1]~input_o  & (\w_addr_bReal[0]~input_o  & (\we_bReal~input_o  & \w_addr_bReal[2]~input_o )))

	.dataa(\w_addr_bReal[1]~input_o ),
	.datab(\w_addr_bReal[0]~input_o ),
	.datac(\we_bReal~input_o ),
	.datad(\w_addr_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~30_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~30 .lut_mask = 16'h8000;
defparam \rtl~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N8
cycloneiv_lcell_comb \trueDualPortRam1|ram~71 (
// Equation(s):
// \trueDualPortRam1|ram~71_combout  = (\rtl~30_combout  & ((\din_bReal[0]~input_o ))) # (!\rtl~30_combout  & (\trueDualPortRam1|ram~56_q ))

	.dataa(gnd),
	.datab(\rtl~30_combout ),
	.datac(\trueDualPortRam1|ram~56_q ),
	.datad(\din_bReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~71_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~71 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N22
cycloneiv_lcell_comb \rtl~31 (
// Equation(s):
// \rtl~31_combout  = (\we_bImag~input_o  & (\w_addr_bImag[2]~input_o  & (\w_addr_bImag[1]~input_o  & \w_addr_bImag[0]~input_o )))

	.dataa(\we_bImag~input_o ),
	.datab(\w_addr_bImag[2]~input_o ),
	.datac(\w_addr_bImag[1]~input_o ),
	.datad(\w_addr_bImag[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~31_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~31 .lut_mask = 16'h8000;
defparam \rtl~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y52_N9
dffeas \trueDualPortRam1|ram~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~71_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~56 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N22
cycloneiv_lcell_comb \rtl~26 (
// Equation(s):
// \rtl~26_combout  = (\w_addr_bReal[1]~input_o  & (!\w_addr_bReal[0]~input_o  & (\we_bReal~input_o  & \w_addr_bReal[2]~input_o )))

	.dataa(\w_addr_bReal[1]~input_o ),
	.datab(\w_addr_bReal[0]~input_o ),
	.datac(\we_bReal~input_o ),
	.datad(\w_addr_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~26_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~26 .lut_mask = 16'h2000;
defparam \rtl~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N0
cycloneiv_lcell_comb \trueDualPortRam1|ram~69 (
// Equation(s):
// \trueDualPortRam1|ram~69_combout  = (\rtl~26_combout  & ((\din_bReal[0]~input_o ))) # (!\rtl~26_combout  & (\trueDualPortRam1|ram~48_q ))

	.dataa(gnd),
	.datab(\rtl~26_combout ),
	.datac(\trueDualPortRam1|ram~48_q ),
	.datad(\din_bReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~69_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~69 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N14
cycloneiv_lcell_comb \rtl~27 (
// Equation(s):
// \rtl~27_combout  = (\we_bImag~input_o  & (\w_addr_bImag[2]~input_o  & (\w_addr_bImag[1]~input_o  & !\w_addr_bImag[0]~input_o )))

	.dataa(\we_bImag~input_o ),
	.datab(\w_addr_bImag[2]~input_o ),
	.datac(\w_addr_bImag[1]~input_o ),
	.datad(\w_addr_bImag[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~27_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~27 .lut_mask = 16'h0080;
defparam \rtl~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N1
dffeas \trueDualPortRam1|ram~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~69_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~48 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N8
cycloneiv_lcell_comb \rtl~28 (
// Equation(s):
// \rtl~28_combout  = (!\w_addr_bReal[1]~input_o  & (!\w_addr_bReal[0]~input_o  & (\we_bReal~input_o  & \w_addr_bReal[2]~input_o )))

	.dataa(\w_addr_bReal[1]~input_o ),
	.datab(\w_addr_bReal[0]~input_o ),
	.datac(\we_bReal~input_o ),
	.datad(\w_addr_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~28_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~28 .lut_mask = 16'h1000;
defparam \rtl~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N24
cycloneiv_lcell_comb \trueDualPortRam1|ram~70 (
// Equation(s):
// \trueDualPortRam1|ram~70_combout  = (\rtl~28_combout  & (\din_bReal[0]~input_o )) # (!\rtl~28_combout  & ((\trueDualPortRam1|ram~32_q )))

	.dataa(\din_bReal[0]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~32_q ),
	.datad(\rtl~28_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~70_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~70 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam1|ram~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N20
cycloneiv_lcell_comb \rtl~29 (
// Equation(s):
// \rtl~29_combout  = (\we_bImag~input_o  & (\w_addr_bImag[2]~input_o  & (!\w_addr_bImag[1]~input_o  & !\w_addr_bImag[0]~input_o )))

	.dataa(\we_bImag~input_o ),
	.datab(\w_addr_bImag[2]~input_o ),
	.datac(\w_addr_bImag[1]~input_o ),
	.datad(\w_addr_bImag[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~29_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~29 .lut_mask = 16'h0008;
defparam \rtl~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N25
dffeas \trueDualPortRam1|ram~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~70_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~29_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~32 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N12
cycloneiv_lcell_comb \trueDualPortRam1|ram~128 (
// Equation(s):
// \trueDualPortRam1|ram~128_combout  = (\r_addr_bReal[1]~input_o  & ((\r_addr_bReal[0]~input_o ) # ((\trueDualPortRam1|ram~48_q )))) # (!\r_addr_bReal[1]~input_o  & (!\r_addr_bReal[0]~input_o  & ((\trueDualPortRam1|ram~32_q ))))

	.dataa(\r_addr_bReal[1]~input_o ),
	.datab(\r_addr_bReal[0]~input_o ),
	.datac(\trueDualPortRam1|ram~48_q ),
	.datad(\trueDualPortRam1|ram~32_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~128_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~128 .lut_mask = 16'hB9A8;
defparam \trueDualPortRam1|ram~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N18
cycloneiv_lcell_comb \trueDualPortRam1|ram~129 (
// Equation(s):
// \trueDualPortRam1|ram~129_combout  = (\r_addr_bReal[0]~input_o  & ((\trueDualPortRam1|ram~128_combout  & ((\trueDualPortRam1|ram~56_q ))) # (!\trueDualPortRam1|ram~128_combout  & (\trueDualPortRam1|ram~40_q )))) # (!\r_addr_bReal[0]~input_o  & 
// (((\trueDualPortRam1|ram~128_combout ))))

	.dataa(\r_addr_bReal[0]~input_o ),
	.datab(\trueDualPortRam1|ram~40_q ),
	.datac(\trueDualPortRam1|ram~56_q ),
	.datad(\trueDualPortRam1|ram~128_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~129_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~129 .lut_mask = 16'hF588;
defparam \trueDualPortRam1|ram~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N26
cycloneiv_lcell_comb \trueDualPortRam1|ram~132 (
// Equation(s):
// \trueDualPortRam1|ram~132_combout  = (\r_addr_bReal[2]~input_o  & ((\trueDualPortRam1|ram~129_combout ))) # (!\r_addr_bReal[2]~input_o  & (\trueDualPortRam1|ram~131_combout ))

	.dataa(gnd),
	.datab(\r_addr_bReal[2]~input_o ),
	.datac(\trueDualPortRam1|ram~131_combout ),
	.datad(\trueDualPortRam1|ram~129_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~132_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~132 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N27
dffeas \trueDualPortRam1|dout_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_a[0] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_a[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y61_N15
cycloneiv_io_ibuf \r_addr_bReal[1]~input (
	.i(r_addr_bReal[1]),
	.ibar(gnd),
	.o(\r_addr_bReal[1]~input_o ));
// synopsys translate_off
defparam \r_addr_bReal[1]~input .bus_hold = "false";
defparam \r_addr_bReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y49_N1
cycloneiv_io_ibuf \din_bReal[1]~input (
	.i(din_bReal[1]),
	.ibar(gnd),
	.o(\din_bReal[1]~input_o ));
// synopsys translate_off
defparam \din_bReal[1]~input .bus_hold = "false";
defparam \din_bReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N30
cycloneiv_lcell_comb \rtl~18 (
// Equation(s):
// \rtl~18_combout  = (!\w_addr_bReal[1]~input_o  & (\w_addr_bReal[0]~input_o  & (\we_bReal~input_o  & !\w_addr_bReal[2]~input_o )))

	.dataa(\w_addr_bReal[1]~input_o ),
	.datab(\w_addr_bReal[0]~input_o ),
	.datac(\we_bReal~input_o ),
	.datad(\w_addr_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~18_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~18 .lut_mask = 16'h0040;
defparam \rtl~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N16
cycloneiv_lcell_comb \trueDualPortRam1|ram~73 (
// Equation(s):
// \trueDualPortRam1|ram~73_combout  = (\rtl~18_combout  & (\din_bReal[1]~input_o )) # (!\rtl~18_combout  & ((\trueDualPortRam1|ram~9_q )))

	.dataa(gnd),
	.datab(\din_bReal[1]~input_o ),
	.datac(\trueDualPortRam1|ram~9_q ),
	.datad(\rtl~18_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~73_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~73 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam1|ram~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y52_N15
cycloneiv_io_ibuf \din_bImag[1]~input (
	.i(din_bImag[1]),
	.ibar(gnd),
	.o(\din_bImag[1]~input_o ));
// synopsys translate_off
defparam \din_bImag[1]~input .bus_hold = "false";
defparam \din_bImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y54_N17
dffeas \trueDualPortRam1|ram~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~73_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~19_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~9 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N16
cycloneiv_lcell_comb \trueDualPortRam1|ram~74 (
// Equation(s):
// \trueDualPortRam1|ram~74_combout  = (\rtl~20_combout  & ((\din_bReal[1]~input_o ))) # (!\rtl~20_combout  & (\trueDualPortRam1|ram~1_q ))

	.dataa(\rtl~20_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~1_q ),
	.datad(\din_bReal[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~74_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~74 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N17
dffeas \trueDualPortRam1|ram~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~74_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~1 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N8
cycloneiv_lcell_comb \trueDualPortRam1|ram~135 (
// Equation(s):
// \trueDualPortRam1|ram~135_combout  = (\r_addr_bReal[1]~input_o  & (\r_addr_bReal[0]~input_o )) # (!\r_addr_bReal[1]~input_o  & ((\r_addr_bReal[0]~input_o  & (\trueDualPortRam1|ram~9_q )) # (!\r_addr_bReal[0]~input_o  & ((\trueDualPortRam1|ram~1_q )))))

	.dataa(\r_addr_bReal[1]~input_o ),
	.datab(\r_addr_bReal[0]~input_o ),
	.datac(\trueDualPortRam1|ram~9_q ),
	.datad(\trueDualPortRam1|ram~1_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~135_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~135 .lut_mask = 16'hD9C8;
defparam \trueDualPortRam1|ram~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y53_N18
cycloneiv_lcell_comb \trueDualPortRam1|ram~75 (
// Equation(s):
// \trueDualPortRam1|ram~75_combout  = (\rtl~22_combout  & ((\din_bReal[1]~input_o ))) # (!\rtl~22_combout  & (\trueDualPortRam1|ram~25_q ))

	.dataa(\rtl~22_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~25_q ),
	.datad(\din_bReal[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~75_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~75 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y53_N19
dffeas \trueDualPortRam1|ram~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~75_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~25 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N22
cycloneiv_lcell_comb \trueDualPortRam1|ram~136 (
// Equation(s):
// \trueDualPortRam1|ram~136_combout  = (\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~135_combout  & ((\trueDualPortRam1|ram~25_q ))) # (!\trueDualPortRam1|ram~135_combout  & (\trueDualPortRam1|ram~17_q )))) # (!\r_addr_bReal[1]~input_o  & 
// (((\trueDualPortRam1|ram~135_combout ))))

	.dataa(\trueDualPortRam1|ram~17_q ),
	.datab(\r_addr_bReal[1]~input_o ),
	.datac(\trueDualPortRam1|ram~135_combout ),
	.datad(\trueDualPortRam1|ram~25_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~136_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~136 .lut_mask = 16'hF838;
defparam \trueDualPortRam1|ram~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N2
cycloneiv_lcell_comb \trueDualPortRam1|ram~79 (
// Equation(s):
// \trueDualPortRam1|ram~79_combout  = (\rtl~30_combout  & (\din_bReal[1]~input_o )) # (!\rtl~30_combout  & ((\trueDualPortRam1|ram~57_q )))

	.dataa(gnd),
	.datab(\din_bReal[1]~input_o ),
	.datac(\trueDualPortRam1|ram~57_q ),
	.datad(\rtl~30_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~79_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~79 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam1|ram~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y52_N3
dffeas \trueDualPortRam1|ram~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~79_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~57 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N2
cycloneiv_lcell_comb \trueDualPortRam1|ram~77 (
// Equation(s):
// \trueDualPortRam1|ram~77_combout  = (\rtl~26_combout  & ((\din_bReal[1]~input_o ))) # (!\rtl~26_combout  & (\trueDualPortRam1|ram~49_q ))

	.dataa(gnd),
	.datab(\rtl~26_combout ),
	.datac(\trueDualPortRam1|ram~49_q ),
	.datad(\din_bReal[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~77_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~77 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N3
dffeas \trueDualPortRam1|ram~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~77_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~49 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N28
cycloneiv_lcell_comb \trueDualPortRam1|ram~78 (
// Equation(s):
// \trueDualPortRam1|ram~78_combout  = (\rtl~28_combout  & (\din_bReal[1]~input_o )) # (!\rtl~28_combout  & ((\trueDualPortRam1|ram~33_q )))

	.dataa(gnd),
	.datab(\din_bReal[1]~input_o ),
	.datac(\trueDualPortRam1|ram~33_q ),
	.datad(\rtl~28_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~78_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~78 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam1|ram~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y54_N29
dffeas \trueDualPortRam1|ram~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~78_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~29_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~33 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N28
cycloneiv_lcell_comb \trueDualPortRam1|ram~133 (
// Equation(s):
// \trueDualPortRam1|ram~133_combout  = (\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~49_q ) # ((\r_addr_bReal[0]~input_o )))) # (!\r_addr_bReal[1]~input_o  & (((!\r_addr_bReal[0]~input_o  & \trueDualPortRam1|ram~33_q ))))

	.dataa(\r_addr_bReal[1]~input_o ),
	.datab(\trueDualPortRam1|ram~49_q ),
	.datac(\r_addr_bReal[0]~input_o ),
	.datad(\trueDualPortRam1|ram~33_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~133_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~133 .lut_mask = 16'hADA8;
defparam \trueDualPortRam1|ram~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N10
cycloneiv_lcell_comb \trueDualPortRam1|ram~134 (
// Equation(s):
// \trueDualPortRam1|ram~134_combout  = (\r_addr_bReal[0]~input_o  & ((\trueDualPortRam1|ram~133_combout  & ((\trueDualPortRam1|ram~57_q ))) # (!\trueDualPortRam1|ram~133_combout  & (\trueDualPortRam1|ram~41_q )))) # (!\r_addr_bReal[0]~input_o  & 
// (((\trueDualPortRam1|ram~133_combout ))))

	.dataa(\trueDualPortRam1|ram~41_q ),
	.datab(\r_addr_bReal[0]~input_o ),
	.datac(\trueDualPortRam1|ram~57_q ),
	.datad(\trueDualPortRam1|ram~133_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~134_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~134 .lut_mask = 16'hF388;
defparam \trueDualPortRam1|ram~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N4
cycloneiv_lcell_comb \trueDualPortRam1|ram~137 (
// Equation(s):
// \trueDualPortRam1|ram~137_combout  = (\r_addr_bReal[2]~input_o  & ((\trueDualPortRam1|ram~134_combout ))) # (!\r_addr_bReal[2]~input_o  & (\trueDualPortRam1|ram~136_combout ))

	.dataa(gnd),
	.datab(\r_addr_bReal[2]~input_o ),
	.datac(\trueDualPortRam1|ram~136_combout ),
	.datad(\trueDualPortRam1|ram~134_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~137_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~137 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N5
dffeas \trueDualPortRam1|dout_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_a[1] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y49_N15
cycloneiv_io_ibuf \din_bReal[2]~input (
	.i(din_bReal[2]),
	.ibar(gnd),
	.o(\din_bReal[2]~input_o ));
// synopsys translate_off
defparam \din_bReal[2]~input .bus_hold = "false";
defparam \din_bReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N24
cycloneiv_lcell_comb \trueDualPortRam1|ram~84 (
// Equation(s):
// \trueDualPortRam1|ram~84_combout  = (\rtl~24_combout  & ((\din_bReal[2]~input_o ))) # (!\rtl~24_combout  & (\trueDualPortRam1|ram~42_q ))

	.dataa(\rtl~24_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~42_q ),
	.datad(\din_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~84_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~84 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y52_N8
cycloneiv_io_ibuf \din_bImag[2]~input (
	.i(din_bImag[2]),
	.ibar(gnd),
	.o(\din_bImag[2]~input_o ));
// synopsys translate_off
defparam \din_bImag[2]~input .bus_hold = "false";
defparam \din_bImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y53_N25
dffeas \trueDualPortRam1|ram~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~84_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~25_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~42 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N12
cycloneiv_lcell_comb \trueDualPortRam1|ram~87 (
// Equation(s):
// \trueDualPortRam1|ram~87_combout  = (\rtl~30_combout  & ((\din_bReal[2]~input_o ))) # (!\rtl~30_combout  & (\trueDualPortRam1|ram~58_q ))

	.dataa(gnd),
	.datab(\rtl~30_combout ),
	.datac(\trueDualPortRam1|ram~58_q ),
	.datad(\din_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~87_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~87 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N13
dffeas \trueDualPortRam1|ram~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~87_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~58 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N8
cycloneiv_lcell_comb \trueDualPortRam1|ram~85 (
// Equation(s):
// \trueDualPortRam1|ram~85_combout  = (\rtl~26_combout  & ((\din_bReal[2]~input_o ))) # (!\rtl~26_combout  & (\trueDualPortRam1|ram~50_q ))

	.dataa(gnd),
	.datab(\rtl~26_combout ),
	.datac(\trueDualPortRam1|ram~50_q ),
	.datad(\din_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~85_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~85 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N9
dffeas \trueDualPortRam1|ram~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~85_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~50 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N14
cycloneiv_lcell_comb \trueDualPortRam1|ram~86 (
// Equation(s):
// \trueDualPortRam1|ram~86_combout  = (\rtl~28_combout  & ((\din_bReal[2]~input_o ))) # (!\rtl~28_combout  & (\trueDualPortRam1|ram~34_q ))

	.dataa(gnd),
	.datab(\rtl~28_combout ),
	.datac(\trueDualPortRam1|ram~34_q ),
	.datad(\din_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~86_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~86 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N15
dffeas \trueDualPortRam1|ram~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~86_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~29_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~34 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N12
cycloneiv_lcell_comb \trueDualPortRam1|ram~138 (
// Equation(s):
// \trueDualPortRam1|ram~138_combout  = (\r_addr_bReal[0]~input_o  & (\r_addr_bReal[1]~input_o )) # (!\r_addr_bReal[0]~input_o  & ((\r_addr_bReal[1]~input_o  & (\trueDualPortRam1|ram~50_q )) # (!\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~34_q )))))

	.dataa(\r_addr_bReal[0]~input_o ),
	.datab(\r_addr_bReal[1]~input_o ),
	.datac(\trueDualPortRam1|ram~50_q ),
	.datad(\trueDualPortRam1|ram~34_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~138_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~138 .lut_mask = 16'hD9C8;
defparam \trueDualPortRam1|ram~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N14
cycloneiv_lcell_comb \trueDualPortRam1|ram~139 (
// Equation(s):
// \trueDualPortRam1|ram~139_combout  = (\r_addr_bReal[0]~input_o  & ((\trueDualPortRam1|ram~138_combout  & ((\trueDualPortRam1|ram~58_q ))) # (!\trueDualPortRam1|ram~138_combout  & (\trueDualPortRam1|ram~42_q )))) # (!\r_addr_bReal[0]~input_o  & 
// (((\trueDualPortRam1|ram~138_combout ))))

	.dataa(\r_addr_bReal[0]~input_o ),
	.datab(\trueDualPortRam1|ram~42_q ),
	.datac(\trueDualPortRam1|ram~58_q ),
	.datad(\trueDualPortRam1|ram~138_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~139_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~139 .lut_mask = 16'hF588;
defparam \trueDualPortRam1|ram~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y53_N0
cycloneiv_lcell_comb \trueDualPortRam1|ram~83 (
// Equation(s):
// \trueDualPortRam1|ram~83_combout  = (\rtl~22_combout  & ((\din_bReal[2]~input_o ))) # (!\rtl~22_combout  & (\trueDualPortRam1|ram~26_q ))

	.dataa(\rtl~22_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~26_q ),
	.datad(\din_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~83_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~83 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y53_N1
dffeas \trueDualPortRam1|ram~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~83_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~26 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N24
cycloneiv_lcell_comb \trueDualPortRam1|ram~82 (
// Equation(s):
// \trueDualPortRam1|ram~82_combout  = (\rtl~20_combout  & (\din_bReal[2]~input_o )) # (!\rtl~20_combout  & ((\trueDualPortRam1|ram~2_q )))

	.dataa(\din_bReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~2_q ),
	.datad(\rtl~20_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~82_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~82 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam1|ram~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N25
dffeas \trueDualPortRam1|ram~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~82_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~2 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N30
cycloneiv_lcell_comb \trueDualPortRam1|ram~81 (
// Equation(s):
// \trueDualPortRam1|ram~81_combout  = (\rtl~18_combout  & ((\din_bReal[2]~input_o ))) # (!\rtl~18_combout  & (\trueDualPortRam1|ram~10_q ))

	.dataa(\rtl~18_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~10_q ),
	.datad(\din_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~81_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~81 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y56_N31
dffeas \trueDualPortRam1|ram~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~81_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~19_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~10 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N20
cycloneiv_lcell_comb \trueDualPortRam1|ram~140 (
// Equation(s):
// \trueDualPortRam1|ram~140_combout  = (\r_addr_bReal[0]~input_o  & (((\r_addr_bReal[1]~input_o ) # (\trueDualPortRam1|ram~10_q )))) # (!\r_addr_bReal[0]~input_o  & (\trueDualPortRam1|ram~2_q  & (!\r_addr_bReal[1]~input_o )))

	.dataa(\r_addr_bReal[0]~input_o ),
	.datab(\trueDualPortRam1|ram~2_q ),
	.datac(\r_addr_bReal[1]~input_o ),
	.datad(\trueDualPortRam1|ram~10_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~140_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~140 .lut_mask = 16'hAEA4;
defparam \trueDualPortRam1|ram~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N2
cycloneiv_lcell_comb \trueDualPortRam1|ram~141 (
// Equation(s):
// \trueDualPortRam1|ram~141_combout  = (\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~140_combout  & ((\trueDualPortRam1|ram~26_q ))) # (!\trueDualPortRam1|ram~140_combout  & (\trueDualPortRam1|ram~18_q )))) # (!\r_addr_bReal[1]~input_o  & 
// (((\trueDualPortRam1|ram~140_combout ))))

	.dataa(\trueDualPortRam1|ram~18_q ),
	.datab(\r_addr_bReal[1]~input_o ),
	.datac(\trueDualPortRam1|ram~26_q ),
	.datad(\trueDualPortRam1|ram~140_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~141_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~141 .lut_mask = 16'hF388;
defparam \trueDualPortRam1|ram~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N26
cycloneiv_lcell_comb \trueDualPortRam1|ram~142 (
// Equation(s):
// \trueDualPortRam1|ram~142_combout  = (\r_addr_bReal[2]~input_o  & (\trueDualPortRam1|ram~139_combout )) # (!\r_addr_bReal[2]~input_o  & ((\trueDualPortRam1|ram~141_combout )))

	.dataa(\r_addr_bReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~139_combout ),
	.datad(\trueDualPortRam1|ram~141_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~142_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~142 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam1|ram~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N27
dffeas \trueDualPortRam1|dout_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_a[2] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y52_N1
cycloneiv_io_ibuf \din_bReal[3]~input (
	.i(din_bReal[3]),
	.ibar(gnd),
	.o(\din_bReal[3]~input_o ));
// synopsys translate_off
defparam \din_bReal[3]~input .bus_hold = "false";
defparam \din_bReal[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N30
cycloneiv_lcell_comb \trueDualPortRam1|ram~93 (
// Equation(s):
// \trueDualPortRam1|ram~93_combout  = (\rtl~26_combout  & (\din_bReal[3]~input_o )) # (!\rtl~26_combout  & ((\trueDualPortRam1|ram~51_q )))

	.dataa(gnd),
	.datab(\din_bReal[3]~input_o ),
	.datac(\trueDualPortRam1|ram~51_q ),
	.datad(\rtl~26_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~93_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~93 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam1|ram~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y49_N8
cycloneiv_io_ibuf \din_bImag[3]~input (
	.i(din_bImag[3]),
	.ibar(gnd),
	.o(\din_bImag[3]~input_o ));
// synopsys translate_off
defparam \din_bImag[3]~input .bus_hold = "false";
defparam \din_bImag[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y55_N31
dffeas \trueDualPortRam1|ram~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~93_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~51 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N4
cycloneiv_lcell_comb \trueDualPortRam1|ram~143 (
// Equation(s):
// \trueDualPortRam1|ram~143_combout  = (\r_addr_bReal[0]~input_o  & (((\r_addr_bReal[1]~input_o )))) # (!\r_addr_bReal[0]~input_o  & ((\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~51_q ))) # (!\r_addr_bReal[1]~input_o  & (\trueDualPortRam1|ram~35_q 
// ))))

	.dataa(\trueDualPortRam1|ram~35_q ),
	.datab(\r_addr_bReal[0]~input_o ),
	.datac(\trueDualPortRam1|ram~51_q ),
	.datad(\r_addr_bReal[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~143_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~143 .lut_mask = 16'hFC22;
defparam \trueDualPortRam1|ram~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N16
cycloneiv_lcell_comb \trueDualPortRam1|ram~95 (
// Equation(s):
// \trueDualPortRam1|ram~95_combout  = (\rtl~30_combout  & ((\din_bReal[3]~input_o ))) # (!\rtl~30_combout  & (\trueDualPortRam1|ram~59_q ))

	.dataa(gnd),
	.datab(\rtl~30_combout ),
	.datac(\trueDualPortRam1|ram~59_q ),
	.datad(\din_bReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~95_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~95 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y52_N17
dffeas \trueDualPortRam1|ram~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~95_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~59 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N24
cycloneiv_lcell_comb \trueDualPortRam1|ram~92 (
// Equation(s):
// \trueDualPortRam1|ram~92_combout  = (\rtl~24_combout  & (\din_bReal[3]~input_o )) # (!\rtl~24_combout  & ((\trueDualPortRam1|ram~43_q )))

	.dataa(\din_bReal[3]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~43_q ),
	.datad(\rtl~24_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~92_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~92 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam1|ram~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N25
dffeas \trueDualPortRam1|ram~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~92_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~25_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~43 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N22
cycloneiv_lcell_comb \trueDualPortRam1|ram~144 (
// Equation(s):
// \trueDualPortRam1|ram~144_combout  = (\r_addr_bReal[0]~input_o  & ((\trueDualPortRam1|ram~143_combout  & (\trueDualPortRam1|ram~59_q )) # (!\trueDualPortRam1|ram~143_combout  & ((\trueDualPortRam1|ram~43_q ))))) # (!\r_addr_bReal[0]~input_o  & 
// (\trueDualPortRam1|ram~143_combout ))

	.dataa(\r_addr_bReal[0]~input_o ),
	.datab(\trueDualPortRam1|ram~143_combout ),
	.datac(\trueDualPortRam1|ram~59_q ),
	.datad(\trueDualPortRam1|ram~43_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~144_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~144 .lut_mask = 16'hE6C4;
defparam \trueDualPortRam1|ram~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N28
cycloneiv_lcell_comb \rtl~16 (
// Equation(s):
// \rtl~16_combout  = (\w_addr_bReal[1]~input_o  & (!\w_addr_bReal[0]~input_o  & (\we_bReal~input_o  & !\w_addr_bReal[2]~input_o )))

	.dataa(\w_addr_bReal[1]~input_o ),
	.datab(\w_addr_bReal[0]~input_o ),
	.datac(\we_bReal~input_o ),
	.datad(\w_addr_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~16_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~16 .lut_mask = 16'h0020;
defparam \rtl~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N18
cycloneiv_lcell_comb \trueDualPortRam1|ram~88 (
// Equation(s):
// \trueDualPortRam1|ram~88_combout  = (\rtl~16_combout  & (\din_bReal[3]~input_o )) # (!\rtl~16_combout  & ((\trueDualPortRam1|ram~19_q )))

	.dataa(gnd),
	.datab(\din_bReal[3]~input_o ),
	.datac(\trueDualPortRam1|ram~19_q ),
	.datad(\rtl~16_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~88_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~88 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam1|ram~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y53_N19
dffeas \trueDualPortRam1|ram~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~88_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~19 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N28
cycloneiv_lcell_comb \trueDualPortRam1|ram~89 (
// Equation(s):
// \trueDualPortRam1|ram~89_combout  = (\rtl~18_combout  & ((\din_bReal[3]~input_o ))) # (!\rtl~18_combout  & (\trueDualPortRam1|ram~11_q ))

	.dataa(\rtl~18_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~11_q ),
	.datad(\din_bReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~89_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~89 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y56_N29
dffeas \trueDualPortRam1|ram~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~89_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~19_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~11 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N26
cycloneiv_lcell_comb \trueDualPortRam1|ram~90 (
// Equation(s):
// \trueDualPortRam1|ram~90_combout  = (\rtl~20_combout  & (\din_bReal[3]~input_o )) # (!\rtl~20_combout  & ((\trueDualPortRam1|ram~3_q )))

	.dataa(gnd),
	.datab(\din_bReal[3]~input_o ),
	.datac(\trueDualPortRam1|ram~3_q ),
	.datad(\rtl~20_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~90_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~90 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam1|ram~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N27
dffeas \trueDualPortRam1|ram~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~90_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~3 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N28
cycloneiv_lcell_comb \trueDualPortRam1|ram~145 (
// Equation(s):
// \trueDualPortRam1|ram~145_combout  = (\r_addr_bReal[0]~input_o  & ((\r_addr_bReal[1]~input_o ) # ((\trueDualPortRam1|ram~11_q )))) # (!\r_addr_bReal[0]~input_o  & (!\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~3_q ))))

	.dataa(\r_addr_bReal[0]~input_o ),
	.datab(\r_addr_bReal[1]~input_o ),
	.datac(\trueDualPortRam1|ram~11_q ),
	.datad(\trueDualPortRam1|ram~3_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~145_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~145 .lut_mask = 16'hB9A8;
defparam \trueDualPortRam1|ram~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N10
cycloneiv_lcell_comb \trueDualPortRam1|ram~146 (
// Equation(s):
// \trueDualPortRam1|ram~146_combout  = (\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~145_combout  & (\trueDualPortRam1|ram~27_q )) # (!\trueDualPortRam1|ram~145_combout  & ((\trueDualPortRam1|ram~19_q ))))) # (!\r_addr_bReal[1]~input_o  & 
// (((\trueDualPortRam1|ram~145_combout ))))

	.dataa(\trueDualPortRam1|ram~27_q ),
	.datab(\trueDualPortRam1|ram~19_q ),
	.datac(\r_addr_bReal[1]~input_o ),
	.datad(\trueDualPortRam1|ram~145_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~146_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~146 .lut_mask = 16'hAFC0;
defparam \trueDualPortRam1|ram~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N0
cycloneiv_lcell_comb \trueDualPortRam1|ram~147 (
// Equation(s):
// \trueDualPortRam1|ram~147_combout  = (\r_addr_bReal[2]~input_o  & (\trueDualPortRam1|ram~144_combout )) # (!\r_addr_bReal[2]~input_o  & ((\trueDualPortRam1|ram~146_combout )))

	.dataa(\r_addr_bReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~144_combout ),
	.datad(\trueDualPortRam1|ram~146_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~147_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~147 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam1|ram~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N1
dffeas \trueDualPortRam1|dout_a[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_a[3] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_a[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y58_N8
cycloneiv_io_ibuf \din_bReal[4]~input (
	.i(din_bReal[4]),
	.ibar(gnd),
	.o(\din_bReal[4]~input_o ));
// synopsys translate_off
defparam \din_bReal[4]~input .bus_hold = "false";
defparam \din_bReal[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N8
cycloneiv_lcell_comb \trueDualPortRam1|ram~98 (
// Equation(s):
// \trueDualPortRam1|ram~98_combout  = (\rtl~20_combout  & (\din_bReal[4]~input_o )) # (!\rtl~20_combout  & ((\trueDualPortRam1|ram~4_q )))

	.dataa(\rtl~20_combout ),
	.datab(\din_bReal[4]~input_o ),
	.datac(\trueDualPortRam1|ram~4_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~98_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~98 .lut_mask = 16'hD8D8;
defparam \trueDualPortRam1|ram~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y55_N8
cycloneiv_io_ibuf \din_bImag[4]~input (
	.i(din_bImag[4]),
	.ibar(gnd),
	.o(\din_bImag[4]~input_o ));
// synopsys translate_off
defparam \din_bImag[4]~input .bus_hold = "false";
defparam \din_bImag[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y56_N9
dffeas \trueDualPortRam1|ram~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~98_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~4 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N18
cycloneiv_lcell_comb \trueDualPortRam1|ram~97 (
// Equation(s):
// \trueDualPortRam1|ram~97_combout  = (\rtl~18_combout  & ((\din_bReal[4]~input_o ))) # (!\rtl~18_combout  & (\trueDualPortRam1|ram~12_q ))

	.dataa(\rtl~18_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~12_q ),
	.datad(\din_bReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~97_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~97 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y56_N19
dffeas \trueDualPortRam1|ram~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~97_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~19_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~12 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N16
cycloneiv_lcell_comb \trueDualPortRam1|ram~150 (
// Equation(s):
// \trueDualPortRam1|ram~150_combout  = (\r_addr_bReal[0]~input_o  & ((\r_addr_bReal[1]~input_o ) # ((\trueDualPortRam1|ram~12_q )))) # (!\r_addr_bReal[0]~input_o  & (!\r_addr_bReal[1]~input_o  & (\trueDualPortRam1|ram~4_q )))

	.dataa(\r_addr_bReal[0]~input_o ),
	.datab(\r_addr_bReal[1]~input_o ),
	.datac(\trueDualPortRam1|ram~4_q ),
	.datad(\trueDualPortRam1|ram~12_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~150_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~150 .lut_mask = 16'hBA98;
defparam \trueDualPortRam1|ram~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N24
cycloneiv_lcell_comb \trueDualPortRam1|ram~96 (
// Equation(s):
// \trueDualPortRam1|ram~96_combout  = (\rtl~16_combout  & ((\din_bReal[4]~input_o ))) # (!\rtl~16_combout  & (\trueDualPortRam1|ram~20_q ))

	.dataa(gnd),
	.datab(\rtl~16_combout ),
	.datac(\trueDualPortRam1|ram~20_q ),
	.datad(\din_bReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~96_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~96 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y56_N25
dffeas \trueDualPortRam1|ram~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~96_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~20 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N18
cycloneiv_lcell_comb \rtl~22 (
// Equation(s):
// \rtl~22_combout  = (\w_addr_bReal[1]~input_o  & (\w_addr_bReal[0]~input_o  & (\we_bReal~input_o  & !\w_addr_bReal[2]~input_o )))

	.dataa(\w_addr_bReal[1]~input_o ),
	.datab(\w_addr_bReal[0]~input_o ),
	.datac(\we_bReal~input_o ),
	.datad(\w_addr_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~22_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~22 .lut_mask = 16'h0080;
defparam \rtl~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N12
cycloneiv_lcell_comb \trueDualPortRam1|ram~99 (
// Equation(s):
// \trueDualPortRam1|ram~99_combout  = (\rtl~22_combout  & (\din_bReal[4]~input_o )) # (!\rtl~22_combout  & ((\trueDualPortRam1|ram~28_q )))

	.dataa(gnd),
	.datab(\din_bReal[4]~input_o ),
	.datac(\trueDualPortRam1|ram~28_q ),
	.datad(\rtl~22_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~99_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~99 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam1|ram~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y54_N13
dffeas \trueDualPortRam1|ram~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~99_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~28 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N14
cycloneiv_lcell_comb \trueDualPortRam1|ram~151 (
// Equation(s):
// \trueDualPortRam1|ram~151_combout  = (\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~150_combout  & ((\trueDualPortRam1|ram~28_q ))) # (!\trueDualPortRam1|ram~150_combout  & (\trueDualPortRam1|ram~20_q )))) # (!\r_addr_bReal[1]~input_o  & 
// (\trueDualPortRam1|ram~150_combout ))

	.dataa(\r_addr_bReal[1]~input_o ),
	.datab(\trueDualPortRam1|ram~150_combout ),
	.datac(\trueDualPortRam1|ram~20_q ),
	.datad(\trueDualPortRam1|ram~28_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~151_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~151 .lut_mask = 16'hEC64;
defparam \trueDualPortRam1|ram~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N30
cycloneiv_lcell_comb \trueDualPortRam1|ram~100 (
// Equation(s):
// \trueDualPortRam1|ram~100_combout  = (\rtl~24_combout  & ((\din_bReal[4]~input_o ))) # (!\rtl~24_combout  & (\trueDualPortRam1|ram~44_q ))

	.dataa(gnd),
	.datab(\rtl~24_combout ),
	.datac(\trueDualPortRam1|ram~44_q ),
	.datad(\din_bReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~100_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~100 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N31
dffeas \trueDualPortRam1|ram~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~100_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~25_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~44 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N18
cycloneiv_lcell_comb \trueDualPortRam1|ram~103 (
// Equation(s):
// \trueDualPortRam1|ram~103_combout  = (\rtl~30_combout  & ((\din_bReal[4]~input_o ))) # (!\rtl~30_combout  & (\trueDualPortRam1|ram~60_q ))

	.dataa(gnd),
	.datab(\rtl~30_combout ),
	.datac(\trueDualPortRam1|ram~60_q ),
	.datad(\din_bReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~103_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~103 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N19
dffeas \trueDualPortRam1|ram~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~103_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~60 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N24
cycloneiv_lcell_comb \trueDualPortRam1|ram~101 (
// Equation(s):
// \trueDualPortRam1|ram~101_combout  = (\rtl~26_combout  & ((\din_bReal[4]~input_o ))) # (!\rtl~26_combout  & (\trueDualPortRam1|ram~52_q ))

	.dataa(gnd),
	.datab(\rtl~26_combout ),
	.datac(\trueDualPortRam1|ram~52_q ),
	.datad(\din_bReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~101_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~101 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N25
dffeas \trueDualPortRam1|ram~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~101_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~52 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N30
cycloneiv_lcell_comb \trueDualPortRam1|ram~102 (
// Equation(s):
// \trueDualPortRam1|ram~102_combout  = (\rtl~28_combout  & ((\din_bReal[4]~input_o ))) # (!\rtl~28_combout  & (\trueDualPortRam1|ram~36_q ))

	.dataa(gnd),
	.datab(\rtl~28_combout ),
	.datac(\trueDualPortRam1|ram~36_q ),
	.datad(\din_bReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~102_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~102 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N31
dffeas \trueDualPortRam1|ram~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~102_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~29_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~36 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N0
cycloneiv_lcell_comb \trueDualPortRam1|ram~148 (
// Equation(s):
// \trueDualPortRam1|ram~148_combout  = (\r_addr_bReal[0]~input_o  & (\r_addr_bReal[1]~input_o )) # (!\r_addr_bReal[0]~input_o  & ((\r_addr_bReal[1]~input_o  & (\trueDualPortRam1|ram~52_q )) # (!\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~36_q )))))

	.dataa(\r_addr_bReal[0]~input_o ),
	.datab(\r_addr_bReal[1]~input_o ),
	.datac(\trueDualPortRam1|ram~52_q ),
	.datad(\trueDualPortRam1|ram~36_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~148_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~148 .lut_mask = 16'hD9C8;
defparam \trueDualPortRam1|ram~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N10
cycloneiv_lcell_comb \trueDualPortRam1|ram~149 (
// Equation(s):
// \trueDualPortRam1|ram~149_combout  = (\r_addr_bReal[0]~input_o  & ((\trueDualPortRam1|ram~148_combout  & ((\trueDualPortRam1|ram~60_q ))) # (!\trueDualPortRam1|ram~148_combout  & (\trueDualPortRam1|ram~44_q )))) # (!\r_addr_bReal[0]~input_o  & 
// (((\trueDualPortRam1|ram~148_combout ))))

	.dataa(\r_addr_bReal[0]~input_o ),
	.datab(\trueDualPortRam1|ram~44_q ),
	.datac(\trueDualPortRam1|ram~60_q ),
	.datad(\trueDualPortRam1|ram~148_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~149_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~149 .lut_mask = 16'hF588;
defparam \trueDualPortRam1|ram~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N6
cycloneiv_lcell_comb \trueDualPortRam1|ram~152 (
// Equation(s):
// \trueDualPortRam1|ram~152_combout  = (\r_addr_bReal[2]~input_o  & ((\trueDualPortRam1|ram~149_combout ))) # (!\r_addr_bReal[2]~input_o  & (\trueDualPortRam1|ram~151_combout ))

	.dataa(\r_addr_bReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~151_combout ),
	.datad(\trueDualPortRam1|ram~149_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~152_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~152 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y56_N7
dffeas \trueDualPortRam1|dout_a[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_a[4] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_a[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y56_N8
cycloneiv_io_ibuf \din_bReal[5]~input (
	.i(din_bReal[5]),
	.ibar(gnd),
	.o(\din_bReal[5]~input_o ));
// synopsys translate_off
defparam \din_bReal[5]~input .bus_hold = "false";
defparam \din_bReal[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N24
cycloneiv_lcell_comb \trueDualPortRam1|ram~111 (
// Equation(s):
// \trueDualPortRam1|ram~111_combout  = (\rtl~30_combout  & ((\din_bReal[5]~input_o ))) # (!\rtl~30_combout  & (\trueDualPortRam1|ram~61_q ))

	.dataa(gnd),
	.datab(\rtl~30_combout ),
	.datac(\trueDualPortRam1|ram~61_q ),
	.datad(\din_bReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~111_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~111 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y58_N1
cycloneiv_io_ibuf \din_bImag[5]~input (
	.i(din_bImag[5]),
	.ibar(gnd),
	.o(\din_bImag[5]~input_o ));
// synopsys translate_off
defparam \din_bImag[5]~input .bus_hold = "false";
defparam \din_bImag[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X76_Y54_N25
dffeas \trueDualPortRam1|ram~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~111_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~61 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y57_N4
cycloneiv_lcell_comb \trueDualPortRam1|ram~109 (
// Equation(s):
// \trueDualPortRam1|ram~109_combout  = (\rtl~26_combout  & ((\din_bReal[5]~input_o ))) # (!\rtl~26_combout  & (\trueDualPortRam1|ram~53_q ))

	.dataa(\rtl~26_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~53_q ),
	.datad(\din_bReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~109_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~109 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y57_N5
dffeas \trueDualPortRam1|ram~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~109_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~53 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N0
cycloneiv_lcell_comb \trueDualPortRam1|ram~110 (
// Equation(s):
// \trueDualPortRam1|ram~110_combout  = (\rtl~28_combout  & (\din_bReal[5]~input_o )) # (!\rtl~28_combout  & ((\trueDualPortRam1|ram~37_q )))

	.dataa(\din_bReal[5]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~37_q ),
	.datad(\rtl~28_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~110_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~110 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam1|ram~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N1
dffeas \trueDualPortRam1|ram~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~110_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~29_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~37 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N24
cycloneiv_lcell_comb \trueDualPortRam1|ram~153 (
// Equation(s):
// \trueDualPortRam1|ram~153_combout  = (\r_addr_bReal[0]~input_o  & (\r_addr_bReal[1]~input_o )) # (!\r_addr_bReal[0]~input_o  & ((\r_addr_bReal[1]~input_o  & (\trueDualPortRam1|ram~53_q )) # (!\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~37_q )))))

	.dataa(\r_addr_bReal[0]~input_o ),
	.datab(\r_addr_bReal[1]~input_o ),
	.datac(\trueDualPortRam1|ram~53_q ),
	.datad(\trueDualPortRam1|ram~37_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~153_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~153 .lut_mask = 16'hD9C8;
defparam \trueDualPortRam1|ram~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N22
cycloneiv_lcell_comb \trueDualPortRam1|ram~154 (
// Equation(s):
// \trueDualPortRam1|ram~154_combout  = (\r_addr_bReal[0]~input_o  & ((\trueDualPortRam1|ram~153_combout  & ((\trueDualPortRam1|ram~61_q ))) # (!\trueDualPortRam1|ram~153_combout  & (\trueDualPortRam1|ram~45_q )))) # (!\r_addr_bReal[0]~input_o  & 
// (((\trueDualPortRam1|ram~153_combout ))))

	.dataa(\trueDualPortRam1|ram~45_q ),
	.datab(\r_addr_bReal[0]~input_o ),
	.datac(\trueDualPortRam1|ram~61_q ),
	.datad(\trueDualPortRam1|ram~153_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~154_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~154 .lut_mask = 16'hF388;
defparam \trueDualPortRam1|ram~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N12
cycloneiv_lcell_comb \trueDualPortRam1|ram~104 (
// Equation(s):
// \trueDualPortRam1|ram~104_combout  = (\rtl~16_combout  & (\din_bReal[5]~input_o )) # (!\rtl~16_combout  & ((\trueDualPortRam1|ram~21_q )))

	.dataa(gnd),
	.datab(\din_bReal[5]~input_o ),
	.datac(\trueDualPortRam1|ram~21_q ),
	.datad(\rtl~16_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~104_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~104 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam1|ram~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y53_N13
dffeas \trueDualPortRam1|ram~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~104_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~21 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N8
cycloneiv_lcell_comb \trueDualPortRam1|ram~105 (
// Equation(s):
// \trueDualPortRam1|ram~105_combout  = (\rtl~18_combout  & ((\din_bReal[5]~input_o ))) # (!\rtl~18_combout  & (\trueDualPortRam1|ram~13_q ))

	.dataa(\rtl~18_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~13_q ),
	.datad(\din_bReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~105_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~105 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y56_N9
dffeas \trueDualPortRam1|ram~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~105_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~19_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~13 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N0
cycloneiv_lcell_comb \trueDualPortRam1|ram~106 (
// Equation(s):
// \trueDualPortRam1|ram~106_combout  = (\rtl~20_combout  & (\din_bReal[5]~input_o )) # (!\rtl~20_combout  & ((\trueDualPortRam1|ram~5_q )))

	.dataa(\din_bReal[5]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~5_q ),
	.datad(\rtl~20_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~106_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~106 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam1|ram~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N1
dffeas \trueDualPortRam1|ram~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~106_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~5 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N20
cycloneiv_lcell_comb \trueDualPortRam1|ram~155 (
// Equation(s):
// \trueDualPortRam1|ram~155_combout  = (\r_addr_bReal[0]~input_o  & ((\r_addr_bReal[1]~input_o ) # ((\trueDualPortRam1|ram~13_q )))) # (!\r_addr_bReal[0]~input_o  & (!\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~5_q ))))

	.dataa(\r_addr_bReal[0]~input_o ),
	.datab(\r_addr_bReal[1]~input_o ),
	.datac(\trueDualPortRam1|ram~13_q ),
	.datad(\trueDualPortRam1|ram~5_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~155_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~155 .lut_mask = 16'hB9A8;
defparam \trueDualPortRam1|ram~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N2
cycloneiv_lcell_comb \trueDualPortRam1|ram~156 (
// Equation(s):
// \trueDualPortRam1|ram~156_combout  = (\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~155_combout  & (\trueDualPortRam1|ram~29_q )) # (!\trueDualPortRam1|ram~155_combout  & ((\trueDualPortRam1|ram~21_q ))))) # (!\r_addr_bReal[1]~input_o  & 
// (((\trueDualPortRam1|ram~155_combout ))))

	.dataa(\trueDualPortRam1|ram~29_q ),
	.datab(\r_addr_bReal[1]~input_o ),
	.datac(\trueDualPortRam1|ram~21_q ),
	.datad(\trueDualPortRam1|ram~155_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~156_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~156 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam1|ram~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N28
cycloneiv_lcell_comb \trueDualPortRam1|ram~157 (
// Equation(s):
// \trueDualPortRam1|ram~157_combout  = (\r_addr_bReal[2]~input_o  & (\trueDualPortRam1|ram~154_combout )) # (!\r_addr_bReal[2]~input_o  & ((\trueDualPortRam1|ram~156_combout )))

	.dataa(\r_addr_bReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~154_combout ),
	.datad(\trueDualPortRam1|ram~156_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~157_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~157 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam1|ram~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y56_N29
dffeas \trueDualPortRam1|dout_a[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_a[5] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_a[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y53_N8
cycloneiv_io_ibuf \din_bReal[6]~input (
	.i(din_bReal[6]),
	.ibar(gnd),
	.o(\din_bReal[6]~input_o ));
// synopsys translate_off
defparam \din_bReal[6]~input .bus_hold = "false";
defparam \din_bReal[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N12
cycloneiv_lcell_comb \trueDualPortRam1|ram~116 (
// Equation(s):
// \trueDualPortRam1|ram~116_combout  = (\rtl~24_combout  & ((\din_bReal[6]~input_o ))) # (!\rtl~24_combout  & (\trueDualPortRam1|ram~46_q ))

	.dataa(gnd),
	.datab(\rtl~24_combout ),
	.datac(\trueDualPortRam1|ram~46_q ),
	.datad(\din_bReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~116_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~116 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y53_N1
cycloneiv_io_ibuf \din_bImag[6]~input (
	.i(din_bImag[6]),
	.ibar(gnd),
	.o(\din_bImag[6]~input_o ));
// synopsys translate_off
defparam \din_bImag[6]~input .bus_hold = "false";
defparam \din_bImag[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y53_N13
dffeas \trueDualPortRam1|ram~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~116_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~25_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~46 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N16
cycloneiv_lcell_comb \trueDualPortRam1|ram~119 (
// Equation(s):
// \trueDualPortRam1|ram~119_combout  = (\rtl~30_combout  & ((\din_bReal[6]~input_o ))) # (!\rtl~30_combout  & (\trueDualPortRam1|ram~62_q ))

	.dataa(gnd),
	.datab(\rtl~30_combout ),
	.datac(\trueDualPortRam1|ram~62_q ),
	.datad(\din_bReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~119_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~119 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N17
dffeas \trueDualPortRam1|ram~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~119_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~62 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N22
cycloneiv_lcell_comb \trueDualPortRam1|ram~118 (
// Equation(s):
// \trueDualPortRam1|ram~118_combout  = (\rtl~28_combout  & ((\din_bReal[6]~input_o ))) # (!\rtl~28_combout  & (\trueDualPortRam1|ram~38_q ))

	.dataa(gnd),
	.datab(\rtl~28_combout ),
	.datac(\trueDualPortRam1|ram~38_q ),
	.datad(\din_bReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~118_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~118 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N23
dffeas \trueDualPortRam1|ram~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~118_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~29_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~38 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N22
cycloneiv_lcell_comb \trueDualPortRam1|ram~117 (
// Equation(s):
// \trueDualPortRam1|ram~117_combout  = (\rtl~26_combout  & ((\din_bReal[6]~input_o ))) # (!\rtl~26_combout  & (\trueDualPortRam1|ram~54_q ))

	.dataa(gnd),
	.datab(\rtl~26_combout ),
	.datac(\trueDualPortRam1|ram~54_q ),
	.datad(\din_bReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~117_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~117 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N23
dffeas \trueDualPortRam1|ram~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~117_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~54 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N24
cycloneiv_lcell_comb \trueDualPortRam1|ram~158 (
// Equation(s):
// \trueDualPortRam1|ram~158_combout  = (\r_addr_bReal[1]~input_o  & ((\r_addr_bReal[0]~input_o ) # ((\trueDualPortRam1|ram~54_q )))) # (!\r_addr_bReal[1]~input_o  & (!\r_addr_bReal[0]~input_o  & (\trueDualPortRam1|ram~38_q )))

	.dataa(\r_addr_bReal[1]~input_o ),
	.datab(\r_addr_bReal[0]~input_o ),
	.datac(\trueDualPortRam1|ram~38_q ),
	.datad(\trueDualPortRam1|ram~54_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~158_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~158 .lut_mask = 16'hBA98;
defparam \trueDualPortRam1|ram~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N14
cycloneiv_lcell_comb \trueDualPortRam1|ram~159 (
// Equation(s):
// \trueDualPortRam1|ram~159_combout  = (\r_addr_bReal[0]~input_o  & ((\trueDualPortRam1|ram~158_combout  & ((\trueDualPortRam1|ram~62_q ))) # (!\trueDualPortRam1|ram~158_combout  & (\trueDualPortRam1|ram~46_q )))) # (!\r_addr_bReal[0]~input_o  & 
// (((\trueDualPortRam1|ram~158_combout ))))

	.dataa(\r_addr_bReal[0]~input_o ),
	.datab(\trueDualPortRam1|ram~46_q ),
	.datac(\trueDualPortRam1|ram~62_q ),
	.datad(\trueDualPortRam1|ram~158_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~159_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~159 .lut_mask = 16'hF588;
defparam \trueDualPortRam1|ram~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N0
cycloneiv_lcell_comb \trueDualPortRam1|ram~115 (
// Equation(s):
// \trueDualPortRam1|ram~115_combout  = (\rtl~22_combout  & ((\din_bReal[6]~input_o ))) # (!\rtl~22_combout  & (\trueDualPortRam1|ram~30_q ))

	.dataa(gnd),
	.datab(\rtl~22_combout ),
	.datac(\trueDualPortRam1|ram~30_q ),
	.datad(\din_bReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~115_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~115 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y54_N1
dffeas \trueDualPortRam1|ram~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~115_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~30 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N30
cycloneiv_lcell_comb \trueDualPortRam1|ram~112 (
// Equation(s):
// \trueDualPortRam1|ram~112_combout  = (\rtl~16_combout  & ((\din_bReal[6]~input_o ))) # (!\rtl~16_combout  & (\trueDualPortRam1|ram~22_q ))

	.dataa(gnd),
	.datab(\rtl~16_combout ),
	.datac(\trueDualPortRam1|ram~22_q ),
	.datad(\din_bReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~112_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~112 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y56_N31
dffeas \trueDualPortRam1|ram~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~112_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~22 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N8
cycloneiv_lcell_comb \trueDualPortRam1|ram~114 (
// Equation(s):
// \trueDualPortRam1|ram~114_combout  = (\rtl~20_combout  & ((\din_bReal[6]~input_o ))) # (!\rtl~20_combout  & (\trueDualPortRam1|ram~6_q ))

	.dataa(gnd),
	.datab(\rtl~20_combout ),
	.datac(\trueDualPortRam1|ram~6_q ),
	.datad(\din_bReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~114_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~114 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y55_N9
dffeas \trueDualPortRam1|ram~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~114_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~6 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N22
cycloneiv_lcell_comb \trueDualPortRam1|ram~113 (
// Equation(s):
// \trueDualPortRam1|ram~113_combout  = (\rtl~18_combout  & ((\din_bReal[6]~input_o ))) # (!\rtl~18_combout  & (\trueDualPortRam1|ram~14_q ))

	.dataa(\rtl~18_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~14_q ),
	.datad(\din_bReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~113_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~113 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y56_N23
dffeas \trueDualPortRam1|ram~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~113_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~19_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~14 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N12
cycloneiv_lcell_comb \trueDualPortRam1|ram~160 (
// Equation(s):
// \trueDualPortRam1|ram~160_combout  = (\r_addr_bReal[0]~input_o  & (((\r_addr_bReal[1]~input_o ) # (\trueDualPortRam1|ram~14_q )))) # (!\r_addr_bReal[0]~input_o  & (\trueDualPortRam1|ram~6_q  & (!\r_addr_bReal[1]~input_o )))

	.dataa(\r_addr_bReal[0]~input_o ),
	.datab(\trueDualPortRam1|ram~6_q ),
	.datac(\r_addr_bReal[1]~input_o ),
	.datad(\trueDualPortRam1|ram~14_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~160_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~160 .lut_mask = 16'hAEA4;
defparam \trueDualPortRam1|ram~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N18
cycloneiv_lcell_comb \trueDualPortRam1|ram~161 (
// Equation(s):
// \trueDualPortRam1|ram~161_combout  = (\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~160_combout  & (\trueDualPortRam1|ram~30_q )) # (!\trueDualPortRam1|ram~160_combout  & ((\trueDualPortRam1|ram~22_q ))))) # (!\r_addr_bReal[1]~input_o  & 
// (((\trueDualPortRam1|ram~160_combout ))))

	.dataa(\r_addr_bReal[1]~input_o ),
	.datab(\trueDualPortRam1|ram~30_q ),
	.datac(\trueDualPortRam1|ram~22_q ),
	.datad(\trueDualPortRam1|ram~160_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~161_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~161 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam1|ram~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N26
cycloneiv_lcell_comb \trueDualPortRam1|ram~162 (
// Equation(s):
// \trueDualPortRam1|ram~162_combout  = (\r_addr_bReal[2]~input_o  & (\trueDualPortRam1|ram~159_combout )) # (!\r_addr_bReal[2]~input_o  & ((\trueDualPortRam1|ram~161_combout )))

	.dataa(\r_addr_bReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~159_combout ),
	.datad(\trueDualPortRam1|ram~161_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~162_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~162 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam1|ram~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y55_N27
dffeas \trueDualPortRam1|dout_a[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_a[6] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N18
cycloneiv_lcell_comb \trueDualPortRam1|ram~124 (
// Equation(s):
// \trueDualPortRam1|ram~124_combout  = (\rtl~24_combout  & (\din_bReal[7]~input_o )) # (!\rtl~24_combout  & ((\trueDualPortRam1|ram~47_q )))

	.dataa(\din_bReal[7]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~47_q ),
	.datad(\rtl~24_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~124_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~124 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam1|ram~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y56_N1
cycloneiv_io_ibuf \din_bImag[7]~input (
	.i(din_bImag[7]),
	.ibar(gnd),
	.o(\din_bImag[7]~input_o ));
// synopsys translate_off
defparam \din_bImag[7]~input .bus_hold = "false";
defparam \din_bImag[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y56_N19
dffeas \trueDualPortRam1|ram~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~124_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~25_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~47 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~47 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y55_N1
cycloneiv_io_ibuf \din_bReal[7]~input (
	.i(din_bReal[7]),
	.ibar(gnd),
	.o(\din_bReal[7]~input_o ));
// synopsys translate_off
defparam \din_bReal[7]~input .bus_hold = "false";
defparam \din_bReal[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N12
cycloneiv_lcell_comb \trueDualPortRam1|ram~126 (
// Equation(s):
// \trueDualPortRam1|ram~126_combout  = (\rtl~28_combout  & ((\din_bReal[7]~input_o ))) # (!\rtl~28_combout  & (\trueDualPortRam1|ram~39_q ))

	.dataa(gnd),
	.datab(\rtl~28_combout ),
	.datac(\trueDualPortRam1|ram~39_q ),
	.datad(\din_bReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~126_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~126 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N13
dffeas \trueDualPortRam1|ram~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~126_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~29_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~39 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N16
cycloneiv_lcell_comb \trueDualPortRam1|ram~125 (
// Equation(s):
// \trueDualPortRam1|ram~125_combout  = (\rtl~26_combout  & ((\din_bReal[7]~input_o ))) # (!\rtl~26_combout  & (\trueDualPortRam1|ram~55_q ))

	.dataa(gnd),
	.datab(\rtl~26_combout ),
	.datac(\trueDualPortRam1|ram~55_q ),
	.datad(\din_bReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~125_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~125 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N17
dffeas \trueDualPortRam1|ram~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~125_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~55 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N4
cycloneiv_lcell_comb \trueDualPortRam1|ram~163 (
// Equation(s):
// \trueDualPortRam1|ram~163_combout  = (\r_addr_bReal[0]~input_o  & (\r_addr_bReal[1]~input_o )) # (!\r_addr_bReal[0]~input_o  & ((\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~55_q ))) # (!\r_addr_bReal[1]~input_o  & (\trueDualPortRam1|ram~39_q ))))

	.dataa(\r_addr_bReal[0]~input_o ),
	.datab(\r_addr_bReal[1]~input_o ),
	.datac(\trueDualPortRam1|ram~39_q ),
	.datad(\trueDualPortRam1|ram~55_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~163_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~163 .lut_mask = 16'hDC98;
defparam \trueDualPortRam1|ram~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N14
cycloneiv_lcell_comb \trueDualPortRam1|ram~127 (
// Equation(s):
// \trueDualPortRam1|ram~127_combout  = (\rtl~30_combout  & ((\din_bReal[7]~input_o ))) # (!\rtl~30_combout  & (\trueDualPortRam1|ram~63_q ))

	.dataa(gnd),
	.datab(\rtl~30_combout ),
	.datac(\trueDualPortRam1|ram~63_q ),
	.datad(\din_bReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~127_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~127 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y54_N15
dffeas \trueDualPortRam1|ram~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~127_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~63 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N30
cycloneiv_lcell_comb \trueDualPortRam1|ram~164 (
// Equation(s):
// \trueDualPortRam1|ram~164_combout  = (\r_addr_bReal[0]~input_o  & ((\trueDualPortRam1|ram~163_combout  & ((\trueDualPortRam1|ram~63_q ))) # (!\trueDualPortRam1|ram~163_combout  & (\trueDualPortRam1|ram~47_q )))) # (!\r_addr_bReal[0]~input_o  & 
// (((\trueDualPortRam1|ram~163_combout ))))

	.dataa(\r_addr_bReal[0]~input_o ),
	.datab(\trueDualPortRam1|ram~47_q ),
	.datac(\trueDualPortRam1|ram~163_combout ),
	.datad(\trueDualPortRam1|ram~63_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~164_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~164 .lut_mask = 16'hF858;
defparam \trueDualPortRam1|ram~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N18
cycloneiv_lcell_comb \trueDualPortRam1|ram~123 (
// Equation(s):
// \trueDualPortRam1|ram~123_combout  = (\rtl~22_combout  & (\din_bReal[7]~input_o )) # (!\rtl~22_combout  & ((\trueDualPortRam1|ram~31_q )))

	.dataa(\din_bReal[7]~input_o ),
	.datab(\rtl~22_combout ),
	.datac(\trueDualPortRam1|ram~31_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~123_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~123 .lut_mask = 16'hB8B8;
defparam \trueDualPortRam1|ram~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y54_N19
dffeas \trueDualPortRam1|ram~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~123_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~31 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N16
cycloneiv_lcell_comb \trueDualPortRam1|ram~120 (
// Equation(s):
// \trueDualPortRam1|ram~120_combout  = (\rtl~16_combout  & ((\din_bReal[7]~input_o ))) # (!\rtl~16_combout  & (\trueDualPortRam1|ram~23_q ))

	.dataa(gnd),
	.datab(\rtl~16_combout ),
	.datac(\trueDualPortRam1|ram~23_q ),
	.datad(\din_bReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~120_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~120 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y56_N17
dffeas \trueDualPortRam1|ram~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~120_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~23 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N2
cycloneiv_lcell_comb \trueDualPortRam1|ram~122 (
// Equation(s):
// \trueDualPortRam1|ram~122_combout  = (\rtl~20_combout  & (\din_bReal[7]~input_o )) # (!\rtl~20_combout  & ((\trueDualPortRam1|ram~7_q )))

	.dataa(\din_bReal[7]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~7_q ),
	.datad(\rtl~20_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~122_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~122 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam1|ram~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N3
dffeas \trueDualPortRam1|ram~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~122_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~7 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N16
cycloneiv_lcell_comb \trueDualPortRam1|ram~121 (
// Equation(s):
// \trueDualPortRam1|ram~121_combout  = (\rtl~18_combout  & ((\din_bReal[7]~input_o ))) # (!\rtl~18_combout  & (\trueDualPortRam1|ram~15_q ))

	.dataa(\rtl~18_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~15_q ),
	.datad(\din_bReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~121_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~121 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y56_N17
dffeas \trueDualPortRam1|ram~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~121_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~19_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~15 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N20
cycloneiv_lcell_comb \trueDualPortRam1|ram~165 (
// Equation(s):
// \trueDualPortRam1|ram~165_combout  = (\r_addr_bReal[1]~input_o  & (\r_addr_bReal[0]~input_o )) # (!\r_addr_bReal[1]~input_o  & ((\r_addr_bReal[0]~input_o  & ((\trueDualPortRam1|ram~15_q ))) # (!\r_addr_bReal[0]~input_o  & (\trueDualPortRam1|ram~7_q ))))

	.dataa(\r_addr_bReal[1]~input_o ),
	.datab(\r_addr_bReal[0]~input_o ),
	.datac(\trueDualPortRam1|ram~7_q ),
	.datad(\trueDualPortRam1|ram~15_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~165_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~165 .lut_mask = 16'hDC98;
defparam \trueDualPortRam1|ram~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N10
cycloneiv_lcell_comb \trueDualPortRam1|ram~166 (
// Equation(s):
// \trueDualPortRam1|ram~166_combout  = (\r_addr_bReal[1]~input_o  & ((\trueDualPortRam1|ram~165_combout  & (\trueDualPortRam1|ram~31_q )) # (!\trueDualPortRam1|ram~165_combout  & ((\trueDualPortRam1|ram~23_q ))))) # (!\r_addr_bReal[1]~input_o  & 
// (((\trueDualPortRam1|ram~165_combout ))))

	.dataa(\r_addr_bReal[1]~input_o ),
	.datab(\trueDualPortRam1|ram~31_q ),
	.datac(\trueDualPortRam1|ram~23_q ),
	.datad(\trueDualPortRam1|ram~165_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~166_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~166 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam1|ram~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N28
cycloneiv_lcell_comb \trueDualPortRam1|ram~167 (
// Equation(s):
// \trueDualPortRam1|ram~167_combout  = (\r_addr_bReal[2]~input_o  & (\trueDualPortRam1|ram~164_combout )) # (!\r_addr_bReal[2]~input_o  & ((\trueDualPortRam1|ram~166_combout )))

	.dataa(\r_addr_bReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~164_combout ),
	.datad(\trueDualPortRam1|ram~166_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~167_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~167 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam1|ram~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y55_N29
dffeas \trueDualPortRam1|dout_a[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_a[7] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_a[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y59_N1
cycloneiv_io_ibuf \r_addr_bImag[2]~input (
	.i(r_addr_bImag[2]),
	.ibar(gnd),
	.o(\r_addr_bImag[2]~input_o ));
// synopsys translate_off
defparam \r_addr_bImag[2]~input .bus_hold = "false";
defparam \r_addr_bImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y59_N8
cycloneiv_io_ibuf \r_addr_bImag[0]~input (
	.i(r_addr_bImag[0]),
	.ibar(gnd),
	.o(\r_addr_bImag[0]~input_o ));
// synopsys translate_off
defparam \r_addr_bImag[0]~input .bus_hold = "false";
defparam \r_addr_bImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N0
cycloneiv_lcell_comb \trueDualPortRam1|ram~170 (
// Equation(s):
// \trueDualPortRam1|ram~170_combout  = (\r_addr_bImag[1]~input_o  & (((\r_addr_bImag[0]~input_o )))) # (!\r_addr_bImag[1]~input_o  & ((\r_addr_bImag[0]~input_o  & (\trueDualPortRam1|ram~8_q )) # (!\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~0_q 
// )))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\trueDualPortRam1|ram~8_q ),
	.datac(\r_addr_bImag[0]~input_o ),
	.datad(\trueDualPortRam1|ram~0_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~170_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~170 .lut_mask = 16'hE5E0;
defparam \trueDualPortRam1|ram~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N30
cycloneiv_lcell_comb \trueDualPortRam1|ram~171 (
// Equation(s):
// \trueDualPortRam1|ram~171_combout  = (\r_addr_bImag[1]~input_o  & ((\trueDualPortRam1|ram~170_combout  & (\trueDualPortRam1|ram~24_q )) # (!\trueDualPortRam1|ram~170_combout  & ((\trueDualPortRam1|ram~16_q ))))) # (!\r_addr_bImag[1]~input_o  & 
// (((\trueDualPortRam1|ram~170_combout ))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\trueDualPortRam1|ram~24_q ),
	.datac(\trueDualPortRam1|ram~16_q ),
	.datad(\trueDualPortRam1|ram~170_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~171_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~171 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam1|ram~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N24
cycloneiv_lcell_comb \trueDualPortRam1|ram~168 (
// Equation(s):
// \trueDualPortRam1|ram~168_combout  = (\r_addr_bImag[1]~input_o  & ((\r_addr_bImag[0]~input_o ) # ((\trueDualPortRam1|ram~48_q )))) # (!\r_addr_bImag[1]~input_o  & (!\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~32_q ))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\r_addr_bImag[0]~input_o ),
	.datac(\trueDualPortRam1|ram~48_q ),
	.datad(\trueDualPortRam1|ram~32_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~168_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~168 .lut_mask = 16'hB9A8;
defparam \trueDualPortRam1|ram~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N2
cycloneiv_lcell_comb \trueDualPortRam1|ram~169 (
// Equation(s):
// \trueDualPortRam1|ram~169_combout  = (\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~168_combout  & ((\trueDualPortRam1|ram~56_q ))) # (!\trueDualPortRam1|ram~168_combout  & (\trueDualPortRam1|ram~40_q )))) # (!\r_addr_bImag[0]~input_o  & 
// (((\trueDualPortRam1|ram~168_combout ))))

	.dataa(\r_addr_bImag[0]~input_o ),
	.datab(\trueDualPortRam1|ram~40_q ),
	.datac(\trueDualPortRam1|ram~56_q ),
	.datad(\trueDualPortRam1|ram~168_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~169_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~169 .lut_mask = 16'hF588;
defparam \trueDualPortRam1|ram~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N6
cycloneiv_lcell_comb \trueDualPortRam1|ram~172 (
// Equation(s):
// \trueDualPortRam1|ram~172_combout  = (\r_addr_bImag[2]~input_o  & ((\trueDualPortRam1|ram~169_combout ))) # (!\r_addr_bImag[2]~input_o  & (\trueDualPortRam1|ram~171_combout ))

	.dataa(gnd),
	.datab(\r_addr_bImag[2]~input_o ),
	.datac(\trueDualPortRam1|ram~171_combout ),
	.datad(\trueDualPortRam1|ram~169_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~172_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~172 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N7
dffeas \trueDualPortRam1|dout_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_b[0] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N26
cycloneiv_lcell_comb \trueDualPortRam1|ram~72 (
// Equation(s):
// \trueDualPortRam1|ram~72_combout  = (\rtl~16_combout  & ((\din_bReal[1]~input_o ))) # (!\rtl~16_combout  & (\trueDualPortRam1|ram~17_q ))

	.dataa(\rtl~16_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~17_q ),
	.datad(\din_bReal[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~72_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~72 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y53_N27
dffeas \trueDualPortRam1|ram~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~72_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~17 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N10
cycloneiv_lcell_comb \trueDualPortRam1|ram~175 (
// Equation(s):
// \trueDualPortRam1|ram~175_combout  = (\r_addr_bImag[1]~input_o  & (((\r_addr_bImag[0]~input_o )))) # (!\r_addr_bImag[1]~input_o  & ((\r_addr_bImag[0]~input_o  & (\trueDualPortRam1|ram~9_q )) # (!\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~1_q 
// )))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\trueDualPortRam1|ram~9_q ),
	.datac(\trueDualPortRam1|ram~1_q ),
	.datad(\r_addr_bImag[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~175_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~175 .lut_mask = 16'hEE50;
defparam \trueDualPortRam1|ram~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N8
cycloneiv_lcell_comb \trueDualPortRam1|ram~176 (
// Equation(s):
// \trueDualPortRam1|ram~176_combout  = (\r_addr_bImag[1]~input_o  & ((\trueDualPortRam1|ram~175_combout  & (\trueDualPortRam1|ram~25_q )) # (!\trueDualPortRam1|ram~175_combout  & ((\trueDualPortRam1|ram~17_q ))))) # (!\r_addr_bImag[1]~input_o  & 
// (((\trueDualPortRam1|ram~175_combout ))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\trueDualPortRam1|ram~25_q ),
	.datac(\trueDualPortRam1|ram~17_q ),
	.datad(\trueDualPortRam1|ram~175_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~176_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~176 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam1|ram~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N14
cycloneiv_lcell_comb \trueDualPortRam1|ram~173 (
// Equation(s):
// \trueDualPortRam1|ram~173_combout  = (\r_addr_bImag[1]~input_o  & ((\r_addr_bImag[0]~input_o ) # ((\trueDualPortRam1|ram~49_q )))) # (!\r_addr_bImag[1]~input_o  & (!\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~33_q ))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\r_addr_bImag[0]~input_o ),
	.datac(\trueDualPortRam1|ram~49_q ),
	.datad(\trueDualPortRam1|ram~33_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~173_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~173 .lut_mask = 16'hB9A8;
defparam \trueDualPortRam1|ram~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N26
cycloneiv_lcell_comb \trueDualPortRam1|ram~76 (
// Equation(s):
// \trueDualPortRam1|ram~76_combout  = (\rtl~24_combout  & ((\din_bReal[1]~input_o ))) # (!\rtl~24_combout  & (\trueDualPortRam1|ram~41_q ))

	.dataa(gnd),
	.datab(\rtl~24_combout ),
	.datac(\trueDualPortRam1|ram~41_q ),
	.datad(\din_bReal[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~76_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~76 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N27
dffeas \trueDualPortRam1|ram~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~76_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~25_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~41 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N24
cycloneiv_lcell_comb \trueDualPortRam1|ram~174 (
// Equation(s):
// \trueDualPortRam1|ram~174_combout  = (\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~173_combout  & (\trueDualPortRam1|ram~57_q )) # (!\trueDualPortRam1|ram~173_combout  & ((\trueDualPortRam1|ram~41_q ))))) # (!\r_addr_bImag[0]~input_o  & 
// (((\trueDualPortRam1|ram~173_combout ))))

	.dataa(\r_addr_bImag[0]~input_o ),
	.datab(\trueDualPortRam1|ram~57_q ),
	.datac(\trueDualPortRam1|ram~173_combout ),
	.datad(\trueDualPortRam1|ram~41_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~174_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~174 .lut_mask = 16'hDAD0;
defparam \trueDualPortRam1|ram~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N30
cycloneiv_lcell_comb \trueDualPortRam1|ram~177 (
// Equation(s):
// \trueDualPortRam1|ram~177_combout  = (\r_addr_bImag[2]~input_o  & ((\trueDualPortRam1|ram~174_combout ))) # (!\r_addr_bImag[2]~input_o  & (\trueDualPortRam1|ram~176_combout ))

	.dataa(gnd),
	.datab(\r_addr_bImag[2]~input_o ),
	.datac(\trueDualPortRam1|ram~176_combout ),
	.datad(\trueDualPortRam1|ram~174_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~177_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~177 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N31
dffeas \trueDualPortRam1|dout_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_b[1] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_b[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y59_N15
cycloneiv_io_ibuf \r_addr_bImag[1]~input (
	.i(r_addr_bImag[1]),
	.ibar(gnd),
	.o(\r_addr_bImag[1]~input_o ));
// synopsys translate_off
defparam \r_addr_bImag[1]~input .bus_hold = "false";
defparam \r_addr_bImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N8
cycloneiv_lcell_comb \trueDualPortRam1|ram~180 (
// Equation(s):
// \trueDualPortRam1|ram~180_combout  = (\r_addr_bImag[0]~input_o  & (((\r_addr_bImag[1]~input_o ) # (\trueDualPortRam1|ram~10_q )))) # (!\r_addr_bImag[0]~input_o  & (\trueDualPortRam1|ram~2_q  & (!\r_addr_bImag[1]~input_o )))

	.dataa(\r_addr_bImag[0]~input_o ),
	.datab(\trueDualPortRam1|ram~2_q ),
	.datac(\r_addr_bImag[1]~input_o ),
	.datad(\trueDualPortRam1|ram~10_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~180_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~180 .lut_mask = 16'hAEA4;
defparam \trueDualPortRam1|ram~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N8
cycloneiv_lcell_comb \trueDualPortRam1|ram~80 (
// Equation(s):
// \trueDualPortRam1|ram~80_combout  = (\rtl~16_combout  & ((\din_bReal[2]~input_o ))) # (!\rtl~16_combout  & (\trueDualPortRam1|ram~18_q ))

	.dataa(\rtl~16_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~18_q ),
	.datad(\din_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~80_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~80 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y53_N9
dffeas \trueDualPortRam1|ram~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~80_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~18 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N18
cycloneiv_lcell_comb \trueDualPortRam1|ram~181 (
// Equation(s):
// \trueDualPortRam1|ram~181_combout  = (\r_addr_bImag[1]~input_o  & ((\trueDualPortRam1|ram~180_combout  & (\trueDualPortRam1|ram~26_q )) # (!\trueDualPortRam1|ram~180_combout  & ((\trueDualPortRam1|ram~18_q ))))) # (!\r_addr_bImag[1]~input_o  & 
// (((\trueDualPortRam1|ram~180_combout ))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\trueDualPortRam1|ram~26_q ),
	.datac(\trueDualPortRam1|ram~180_combout ),
	.datad(\trueDualPortRam1|ram~18_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~181_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~181 .lut_mask = 16'hDAD0;
defparam \trueDualPortRam1|ram~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N30
cycloneiv_lcell_comb \trueDualPortRam1|ram~182 (
// Equation(s):
// \trueDualPortRam1|ram~182_combout  = (\r_addr_bImag[2]~input_o  & (\trueDualPortRam1|ram~179_combout )) # (!\r_addr_bImag[2]~input_o  & ((\trueDualPortRam1|ram~181_combout )))

	.dataa(\trueDualPortRam1|ram~179_combout ),
	.datab(\r_addr_bImag[2]~input_o ),
	.datac(gnd),
	.datad(\trueDualPortRam1|ram~181_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~182_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~182 .lut_mask = 16'hBB88;
defparam \trueDualPortRam1|ram~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N31
dffeas \trueDualPortRam1|dout_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_b[2] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N4
cycloneiv_lcell_comb \trueDualPortRam1|ram~185 (
// Equation(s):
// \trueDualPortRam1|ram~185_combout  = (\r_addr_bImag[1]~input_o  & (\r_addr_bImag[0]~input_o )) # (!\r_addr_bImag[1]~input_o  & ((\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~11_q ))) # (!\r_addr_bImag[0]~input_o  & (\trueDualPortRam1|ram~3_q ))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\r_addr_bImag[0]~input_o ),
	.datac(\trueDualPortRam1|ram~3_q ),
	.datad(\trueDualPortRam1|ram~11_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~185_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~185 .lut_mask = 16'hDC98;
defparam \trueDualPortRam1|ram~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y53_N10
cycloneiv_lcell_comb \trueDualPortRam1|ram~91 (
// Equation(s):
// \trueDualPortRam1|ram~91_combout  = (\rtl~22_combout  & ((\din_bReal[3]~input_o ))) # (!\rtl~22_combout  & (\trueDualPortRam1|ram~27_q ))

	.dataa(\rtl~22_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~27_q ),
	.datad(\din_bReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~91_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~91 .lut_mask = 16'hFA50;
defparam \trueDualPortRam1|ram~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y53_N11
dffeas \trueDualPortRam1|ram~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~91_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~27 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N22
cycloneiv_lcell_comb \trueDualPortRam1|ram~186 (
// Equation(s):
// \trueDualPortRam1|ram~186_combout  = (\r_addr_bImag[1]~input_o  & ((\trueDualPortRam1|ram~185_combout  & ((\trueDualPortRam1|ram~27_q ))) # (!\trueDualPortRam1|ram~185_combout  & (\trueDualPortRam1|ram~19_q )))) # (!\r_addr_bImag[1]~input_o  & 
// (((\trueDualPortRam1|ram~185_combout ))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\trueDualPortRam1|ram~19_q ),
	.datac(\trueDualPortRam1|ram~185_combout ),
	.datad(\trueDualPortRam1|ram~27_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~186_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~186 .lut_mask = 16'hF858;
defparam \trueDualPortRam1|ram~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N8
cycloneiv_lcell_comb \trueDualPortRam1|ram~94 (
// Equation(s):
// \trueDualPortRam1|ram~94_combout  = (\rtl~28_combout  & ((\din_bReal[3]~input_o ))) # (!\rtl~28_combout  & (\trueDualPortRam1|ram~35_q ))

	.dataa(gnd),
	.datab(\rtl~28_combout ),
	.datac(\trueDualPortRam1|ram~35_q ),
	.datad(\din_bReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~94_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~94 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N9
dffeas \trueDualPortRam1|ram~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~94_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~29_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~35 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N6
cycloneiv_lcell_comb \trueDualPortRam1|ram~183 (
// Equation(s):
// \trueDualPortRam1|ram~183_combout  = (\r_addr_bImag[0]~input_o  & (\r_addr_bImag[1]~input_o )) # (!\r_addr_bImag[0]~input_o  & ((\r_addr_bImag[1]~input_o  & ((\trueDualPortRam1|ram~51_q ))) # (!\r_addr_bImag[1]~input_o  & (\trueDualPortRam1|ram~35_q ))))

	.dataa(\r_addr_bImag[0]~input_o ),
	.datab(\r_addr_bImag[1]~input_o ),
	.datac(\trueDualPortRam1|ram~35_q ),
	.datad(\trueDualPortRam1|ram~51_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~183_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~183 .lut_mask = 16'hDC98;
defparam \trueDualPortRam1|ram~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N6
cycloneiv_lcell_comb \trueDualPortRam1|ram~184 (
// Equation(s):
// \trueDualPortRam1|ram~184_combout  = (\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~183_combout  & (\trueDualPortRam1|ram~59_q )) # (!\trueDualPortRam1|ram~183_combout  & ((\trueDualPortRam1|ram~43_q ))))) # (!\r_addr_bImag[0]~input_o  & 
// (((\trueDualPortRam1|ram~183_combout ))))

	.dataa(\trueDualPortRam1|ram~59_q ),
	.datab(\r_addr_bImag[0]~input_o ),
	.datac(\trueDualPortRam1|ram~43_q ),
	.datad(\trueDualPortRam1|ram~183_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~184_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~184 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam1|ram~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N12
cycloneiv_lcell_comb \trueDualPortRam1|ram~187 (
// Equation(s):
// \trueDualPortRam1|ram~187_combout  = (\r_addr_bImag[2]~input_o  & ((\trueDualPortRam1|ram~184_combout ))) # (!\r_addr_bImag[2]~input_o  & (\trueDualPortRam1|ram~186_combout ))

	.dataa(gnd),
	.datab(\r_addr_bImag[2]~input_o ),
	.datac(\trueDualPortRam1|ram~186_combout ),
	.datad(\trueDualPortRam1|ram~184_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~187_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~187 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N13
dffeas \trueDualPortRam1|dout_b[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_b[3] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N4
cycloneiv_lcell_comb \trueDualPortRam1|ram~190 (
// Equation(s):
// \trueDualPortRam1|ram~190_combout  = (\r_addr_bImag[1]~input_o  & (\r_addr_bImag[0]~input_o )) # (!\r_addr_bImag[1]~input_o  & ((\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~12_q ))) # (!\r_addr_bImag[0]~input_o  & (\trueDualPortRam1|ram~4_q ))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\r_addr_bImag[0]~input_o ),
	.datac(\trueDualPortRam1|ram~4_q ),
	.datad(\trueDualPortRam1|ram~12_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~190_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~190 .lut_mask = 16'hDC98;
defparam \trueDualPortRam1|ram~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N30
cycloneiv_lcell_comb \trueDualPortRam1|ram~191 (
// Equation(s):
// \trueDualPortRam1|ram~191_combout  = (\r_addr_bImag[1]~input_o  & ((\trueDualPortRam1|ram~190_combout  & ((\trueDualPortRam1|ram~28_q ))) # (!\trueDualPortRam1|ram~190_combout  & (\trueDualPortRam1|ram~20_q )))) # (!\r_addr_bImag[1]~input_o  & 
// (((\trueDualPortRam1|ram~190_combout ))))

	.dataa(\trueDualPortRam1|ram~20_q ),
	.datab(\r_addr_bImag[1]~input_o ),
	.datac(\trueDualPortRam1|ram~190_combout ),
	.datad(\trueDualPortRam1|ram~28_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~191_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~191 .lut_mask = 16'hF838;
defparam \trueDualPortRam1|ram~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N12
cycloneiv_lcell_comb \trueDualPortRam1|ram~188 (
// Equation(s):
// \trueDualPortRam1|ram~188_combout  = (\r_addr_bImag[1]~input_o  & (((\r_addr_bImag[0]~input_o ) # (\trueDualPortRam1|ram~52_q )))) # (!\r_addr_bImag[1]~input_o  & (\trueDualPortRam1|ram~36_q  & (!\r_addr_bImag[0]~input_o )))

	.dataa(\trueDualPortRam1|ram~36_q ),
	.datab(\r_addr_bImag[1]~input_o ),
	.datac(\r_addr_bImag[0]~input_o ),
	.datad(\trueDualPortRam1|ram~52_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~188_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~188 .lut_mask = 16'hCEC2;
defparam \trueDualPortRam1|ram~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N18
cycloneiv_lcell_comb \trueDualPortRam1|ram~189 (
// Equation(s):
// \trueDualPortRam1|ram~189_combout  = (\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~188_combout  & ((\trueDualPortRam1|ram~60_q ))) # (!\trueDualPortRam1|ram~188_combout  & (\trueDualPortRam1|ram~44_q )))) # (!\r_addr_bImag[0]~input_o  & 
// (((\trueDualPortRam1|ram~188_combout ))))

	.dataa(\r_addr_bImag[0]~input_o ),
	.datab(\trueDualPortRam1|ram~44_q ),
	.datac(\trueDualPortRam1|ram~60_q ),
	.datad(\trueDualPortRam1|ram~188_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~189_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~189 .lut_mask = 16'hF588;
defparam \trueDualPortRam1|ram~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N26
cycloneiv_lcell_comb \trueDualPortRam1|ram~192 (
// Equation(s):
// \trueDualPortRam1|ram~192_combout  = (\r_addr_bImag[2]~input_o  & ((\trueDualPortRam1|ram~189_combout ))) # (!\r_addr_bImag[2]~input_o  & (\trueDualPortRam1|ram~191_combout ))

	.dataa(gnd),
	.datab(\r_addr_bImag[2]~input_o ),
	.datac(\trueDualPortRam1|ram~191_combout ),
	.datad(\trueDualPortRam1|ram~189_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~192_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~192 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y56_N27
dffeas \trueDualPortRam1|dout_b[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_b[4] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N6
cycloneiv_lcell_comb \trueDualPortRam1|ram~107 (
// Equation(s):
// \trueDualPortRam1|ram~107_combout  = (\rtl~22_combout  & ((\din_bReal[5]~input_o ))) # (!\rtl~22_combout  & (\trueDualPortRam1|ram~29_q ))

	.dataa(gnd),
	.datab(\rtl~22_combout ),
	.datac(\trueDualPortRam1|ram~29_q ),
	.datad(\din_bReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~107_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~107 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y54_N7
dffeas \trueDualPortRam1|ram~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~107_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~23_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~29 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N20
cycloneiv_lcell_comb \trueDualPortRam1|ram~195 (
// Equation(s):
// \trueDualPortRam1|ram~195_combout  = (\r_addr_bImag[1]~input_o  & (((\r_addr_bImag[0]~input_o )))) # (!\r_addr_bImag[1]~input_o  & ((\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~13_q ))) # (!\r_addr_bImag[0]~input_o  & (\trueDualPortRam1|ram~5_q 
// ))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\trueDualPortRam1|ram~5_q ),
	.datac(\r_addr_bImag[0]~input_o ),
	.datad(\trueDualPortRam1|ram~13_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~195_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~195 .lut_mask = 16'hF4A4;
defparam \trueDualPortRam1|ram~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N6
cycloneiv_lcell_comb \trueDualPortRam1|ram~196 (
// Equation(s):
// \trueDualPortRam1|ram~196_combout  = (\r_addr_bImag[1]~input_o  & ((\trueDualPortRam1|ram~195_combout  & (\trueDualPortRam1|ram~29_q )) # (!\trueDualPortRam1|ram~195_combout  & ((\trueDualPortRam1|ram~21_q ))))) # (!\r_addr_bImag[1]~input_o  & 
// (((\trueDualPortRam1|ram~195_combout ))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\trueDualPortRam1|ram~29_q ),
	.datac(\trueDualPortRam1|ram~21_q ),
	.datad(\trueDualPortRam1|ram~195_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~196_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~196 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam1|ram~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N20
cycloneiv_lcell_comb \trueDualPortRam1|ram~108 (
// Equation(s):
// \trueDualPortRam1|ram~108_combout  = (\rtl~24_combout  & ((\din_bReal[5]~input_o ))) # (!\rtl~24_combout  & (\trueDualPortRam1|ram~45_q ))

	.dataa(gnd),
	.datab(\rtl~24_combout ),
	.datac(\trueDualPortRam1|ram~45_q ),
	.datad(\din_bReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~108_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~108 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N21
dffeas \trueDualPortRam1|ram~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~108_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~25_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|ram~45 .is_wysiwyg = "true";
defparam \trueDualPortRam1|ram~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N28
cycloneiv_lcell_comb \trueDualPortRam1|ram~193 (
// Equation(s):
// \trueDualPortRam1|ram~193_combout  = (\r_addr_bImag[1]~input_o  & ((\r_addr_bImag[0]~input_o ) # ((\trueDualPortRam1|ram~53_q )))) # (!\r_addr_bImag[1]~input_o  & (!\r_addr_bImag[0]~input_o  & (\trueDualPortRam1|ram~37_q )))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\r_addr_bImag[0]~input_o ),
	.datac(\trueDualPortRam1|ram~37_q ),
	.datad(\trueDualPortRam1|ram~53_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~193_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~193 .lut_mask = 16'hBA98;
defparam \trueDualPortRam1|ram~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N18
cycloneiv_lcell_comb \trueDualPortRam1|ram~194 (
// Equation(s):
// \trueDualPortRam1|ram~194_combout  = (\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~193_combout  & (\trueDualPortRam1|ram~61_q )) # (!\trueDualPortRam1|ram~193_combout  & ((\trueDualPortRam1|ram~45_q ))))) # (!\r_addr_bImag[0]~input_o  & 
// (((\trueDualPortRam1|ram~193_combout ))))

	.dataa(\r_addr_bImag[0]~input_o ),
	.datab(\trueDualPortRam1|ram~61_q ),
	.datac(\trueDualPortRam1|ram~45_q ),
	.datad(\trueDualPortRam1|ram~193_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~194_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~194 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam1|ram~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N26
cycloneiv_lcell_comb \trueDualPortRam1|ram~197 (
// Equation(s):
// \trueDualPortRam1|ram~197_combout  = (\r_addr_bImag[2]~input_o  & ((\trueDualPortRam1|ram~194_combout ))) # (!\r_addr_bImag[2]~input_o  & (\trueDualPortRam1|ram~196_combout ))

	.dataa(gnd),
	.datab(\r_addr_bImag[2]~input_o ),
	.datac(\trueDualPortRam1|ram~196_combout ),
	.datad(\trueDualPortRam1|ram~194_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~197_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~197 .lut_mask = 16'hFC30;
defparam \trueDualPortRam1|ram~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N27
dffeas \trueDualPortRam1|dout_b[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_b[5] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N16
cycloneiv_lcell_comb \trueDualPortRam1|ram~198 (
// Equation(s):
// \trueDualPortRam1|ram~198_combout  = (\r_addr_bImag[1]~input_o  & ((\r_addr_bImag[0]~input_o ) # ((\trueDualPortRam1|ram~54_q )))) # (!\r_addr_bImag[1]~input_o  & (!\r_addr_bImag[0]~input_o  & (\trueDualPortRam1|ram~38_q )))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\r_addr_bImag[0]~input_o ),
	.datac(\trueDualPortRam1|ram~38_q ),
	.datad(\trueDualPortRam1|ram~54_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~198_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~198 .lut_mask = 16'hBA98;
defparam \trueDualPortRam1|ram~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N22
cycloneiv_lcell_comb \trueDualPortRam1|ram~199 (
// Equation(s):
// \trueDualPortRam1|ram~199_combout  = (\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~198_combout  & (\trueDualPortRam1|ram~62_q )) # (!\trueDualPortRam1|ram~198_combout  & ((\trueDualPortRam1|ram~46_q ))))) # (!\r_addr_bImag[0]~input_o  & 
// (((\trueDualPortRam1|ram~198_combout ))))

	.dataa(\trueDualPortRam1|ram~62_q ),
	.datab(\r_addr_bImag[0]~input_o ),
	.datac(\trueDualPortRam1|ram~46_q ),
	.datad(\trueDualPortRam1|ram~198_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~199_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~199 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam1|ram~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N0
cycloneiv_lcell_comb \trueDualPortRam1|ram~200 (
// Equation(s):
// \trueDualPortRam1|ram~200_combout  = (\r_addr_bImag[1]~input_o  & (\r_addr_bImag[0]~input_o )) # (!\r_addr_bImag[1]~input_o  & ((\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~14_q ))) # (!\r_addr_bImag[0]~input_o  & (\trueDualPortRam1|ram~6_q ))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\r_addr_bImag[0]~input_o ),
	.datac(\trueDualPortRam1|ram~6_q ),
	.datad(\trueDualPortRam1|ram~14_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~200_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~200 .lut_mask = 16'hDC98;
defparam \trueDualPortRam1|ram~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N6
cycloneiv_lcell_comb \trueDualPortRam1|ram~201 (
// Equation(s):
// \trueDualPortRam1|ram~201_combout  = (\r_addr_bImag[1]~input_o  & ((\trueDualPortRam1|ram~200_combout  & (\trueDualPortRam1|ram~30_q )) # (!\trueDualPortRam1|ram~200_combout  & ((\trueDualPortRam1|ram~22_q ))))) # (!\r_addr_bImag[1]~input_o  & 
// (((\trueDualPortRam1|ram~200_combout ))))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\trueDualPortRam1|ram~30_q ),
	.datac(\trueDualPortRam1|ram~22_q ),
	.datad(\trueDualPortRam1|ram~200_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~201_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~201 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam1|ram~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N2
cycloneiv_lcell_comb \trueDualPortRam1|ram~202 (
// Equation(s):
// \trueDualPortRam1|ram~202_combout  = (\r_addr_bImag[2]~input_o  & (\trueDualPortRam1|ram~199_combout )) # (!\r_addr_bImag[2]~input_o  & ((\trueDualPortRam1|ram~201_combout )))

	.dataa(\r_addr_bImag[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam1|ram~199_combout ),
	.datad(\trueDualPortRam1|ram~201_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~202_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~202 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam1|ram~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y55_N3
dffeas \trueDualPortRam1|dout_b[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_b[6] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N20
cycloneiv_lcell_comb \trueDualPortRam1|ram~203 (
// Equation(s):
// \trueDualPortRam1|ram~203_combout  = (\r_addr_bImag[1]~input_o  & ((\r_addr_bImag[0]~input_o ) # ((\trueDualPortRam1|ram~55_q )))) # (!\r_addr_bImag[1]~input_o  & (!\r_addr_bImag[0]~input_o  & (\trueDualPortRam1|ram~39_q )))

	.dataa(\r_addr_bImag[1]~input_o ),
	.datab(\r_addr_bImag[0]~input_o ),
	.datac(\trueDualPortRam1|ram~39_q ),
	.datad(\trueDualPortRam1|ram~55_q ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~203_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~203 .lut_mask = 16'hBA98;
defparam \trueDualPortRam1|ram~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N2
cycloneiv_lcell_comb \trueDualPortRam1|ram~204 (
// Equation(s):
// \trueDualPortRam1|ram~204_combout  = (\r_addr_bImag[0]~input_o  & ((\trueDualPortRam1|ram~203_combout  & ((\trueDualPortRam1|ram~63_q ))) # (!\trueDualPortRam1|ram~203_combout  & (\trueDualPortRam1|ram~47_q )))) # (!\r_addr_bImag[0]~input_o  & 
// (((\trueDualPortRam1|ram~203_combout ))))

	.dataa(\trueDualPortRam1|ram~47_q ),
	.datab(\r_addr_bImag[0]~input_o ),
	.datac(\trueDualPortRam1|ram~63_q ),
	.datad(\trueDualPortRam1|ram~203_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~204_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~204 .lut_mask = 16'hF388;
defparam \trueDualPortRam1|ram~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N0
cycloneiv_lcell_comb \trueDualPortRam1|ram~207 (
// Equation(s):
// \trueDualPortRam1|ram~207_combout  = (\r_addr_bImag[2]~input_o  & ((\trueDualPortRam1|ram~204_combout ))) # (!\r_addr_bImag[2]~input_o  & (\trueDualPortRam1|ram~206_combout ))

	.dataa(\trueDualPortRam1|ram~206_combout ),
	.datab(\r_addr_bImag[2]~input_o ),
	.datac(gnd),
	.datad(\trueDualPortRam1|ram~204_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam1|ram~207_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam1|ram~207 .lut_mask = 16'hEE22;
defparam \trueDualPortRam1|ram~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N1
dffeas \trueDualPortRam1|dout_b[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam1|ram~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam1|dout_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam1|dout_b[7] .is_wysiwyg = "true";
defparam \trueDualPortRam1|dout_b[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y4_N22
cycloneiv_io_ibuf \r_addr_cReal[2]~input (
	.i(r_addr_cReal[2]),
	.ibar(gnd),
	.o(\r_addr_cReal[2]~input_o ));
// synopsys translate_off
defparam \r_addr_cReal[2]~input .bus_hold = "false";
defparam \r_addr_cReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N15
cycloneiv_io_ibuf \w_addr_cReal[1]~input (
	.i(w_addr_cReal[1]),
	.ibar(gnd),
	.o(\w_addr_cReal[1]~input_o ));
// synopsys translate_off
defparam \w_addr_cReal[1]~input .bus_hold = "false";
defparam \w_addr_cReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N8
cycloneiv_io_ibuf \we_cReal~input (
	.i(we_cReal),
	.ibar(gnd),
	.o(\we_cReal~input_o ));
// synopsys translate_off
defparam \we_cReal~input .bus_hold = "false";
defparam \we_cReal~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y2_N8
cycloneiv_io_ibuf \w_addr_cReal[2]~input (
	.i(w_addr_cReal[2]),
	.ibar(gnd),
	.o(\w_addr_cReal[2]~input_o ));
// synopsys translate_off
defparam \w_addr_cReal[2]~input .bus_hold = "false";
defparam \w_addr_cReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N20
cycloneiv_lcell_comb \rtl~40 (
// Equation(s):
// \rtl~40_combout  = (\w_addr_cReal[0]~input_o  & (!\w_addr_cReal[1]~input_o  & (\we_cReal~input_o  & \w_addr_cReal[2]~input_o )))

	.dataa(\w_addr_cReal[0]~input_o ),
	.datab(\w_addr_cReal[1]~input_o ),
	.datac(\we_cReal~input_o ),
	.datad(\w_addr_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~40_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~40 .lut_mask = 16'h2000;
defparam \rtl~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y4_N1
cycloneiv_io_ibuf \din_cReal[0]~input (
	.i(din_cReal[0]),
	.ibar(gnd),
	.o(\din_cReal[0]~input_o ));
// synopsys translate_off
defparam \din_cReal[0]~input .bus_hold = "false";
defparam \din_cReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N0
cycloneiv_lcell_comb \trueDualPortRam2|ram~68 (
// Equation(s):
// \trueDualPortRam2|ram~68_combout  = (\rtl~40_combout  & ((\din_cReal[0]~input_o ))) # (!\rtl~40_combout  & (\trueDualPortRam2|ram~40_q ))

	.dataa(gnd),
	.datab(\rtl~40_combout ),
	.datac(\trueDualPortRam2|ram~40_q ),
	.datad(\din_cReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~68_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~68 .lut_mask = 16'hFC30;
defparam \trueDualPortRam2|ram~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y8_N8
cycloneiv_io_ibuf \din_cImag[0]~input (
	.i(din_cImag[0]),
	.ibar(gnd),
	.o(\din_cImag[0]~input_o ));
// synopsys translate_off
defparam \din_cImag[0]~input .bus_hold = "false";
defparam \din_cImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N8
cycloneiv_io_ibuf \w_addr_cImag[2]~input (
	.i(w_addr_cImag[2]),
	.ibar(gnd),
	.o(\w_addr_cImag[2]~input_o ));
// synopsys translate_off
defparam \w_addr_cImag[2]~input .bus_hold = "false";
defparam \w_addr_cImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y14_N1
cycloneiv_io_ibuf \w_addr_cImag[0]~input (
	.i(w_addr_cImag[0]),
	.ibar(gnd),
	.o(\w_addr_cImag[0]~input_o ));
// synopsys translate_off
defparam \w_addr_cImag[0]~input .bus_hold = "false";
defparam \w_addr_cImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N15
cycloneiv_io_ibuf \we_cImag~input (
	.i(we_cImag),
	.ibar(gnd),
	.o(\we_cImag~input_o ));
// synopsys translate_off
defparam \we_cImag~input .bus_hold = "false";
defparam \we_cImag~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N18
cycloneiv_lcell_comb \rtl~41 (
// Equation(s):
// \rtl~41_combout  = (!\w_addr_cImag[1]~input_o  & (\w_addr_cImag[2]~input_o  & (\w_addr_cImag[0]~input_o  & \we_cImag~input_o )))

	.dataa(\w_addr_cImag[1]~input_o ),
	.datab(\w_addr_cImag[2]~input_o ),
	.datac(\w_addr_cImag[0]~input_o ),
	.datad(\we_cImag~input_o ),
	.cin(gnd),
	.combout(\rtl~41_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~41 .lut_mask = 16'h4000;
defparam \rtl~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N1
dffeas \trueDualPortRam2|ram~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~68_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~40 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~40 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y10_N8
cycloneiv_io_ibuf \r_addr_cReal[0]~input (
	.i(r_addr_cReal[0]),
	.ibar(gnd),
	.o(\r_addr_cReal[0]~input_o ));
// synopsys translate_off
defparam \r_addr_cReal[0]~input .bus_hold = "false";
defparam \r_addr_cReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N28
cycloneiv_lcell_comb \trueDualPortRam2|ram~70 (
// Equation(s):
// \trueDualPortRam2|ram~70_combout  = (\rtl~44_combout  & ((\din_cReal[0]~input_o ))) # (!\rtl~44_combout  & (\trueDualPortRam2|ram~32_q ))

	.dataa(\rtl~44_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~32_q ),
	.datad(\din_cReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~70_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~70 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N26
cycloneiv_lcell_comb \rtl~45 (
// Equation(s):
// \rtl~45_combout  = (!\w_addr_cImag[1]~input_o  & (\w_addr_cImag[2]~input_o  & (!\w_addr_cImag[0]~input_o  & \we_cImag~input_o )))

	.dataa(\w_addr_cImag[1]~input_o ),
	.datab(\w_addr_cImag[2]~input_o ),
	.datac(\w_addr_cImag[0]~input_o ),
	.datad(\we_cImag~input_o ),
	.cin(gnd),
	.combout(\rtl~45_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~45 .lut_mask = 16'h0400;
defparam \rtl~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N29
dffeas \trueDualPortRam2|ram~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~70_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~45_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~32 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N8
cycloneiv_lcell_comb \trueDualPortRam2|ram~69 (
// Equation(s):
// \trueDualPortRam2|ram~69_combout  = (\rtl~42_combout  & ((\din_cReal[0]~input_o ))) # (!\rtl~42_combout  & (\trueDualPortRam2|ram~48_q ))

	.dataa(\rtl~42_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~48_q ),
	.datad(\din_cReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~69_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~69 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N8
cycloneiv_lcell_comb \rtl~43 (
// Equation(s):
// \rtl~43_combout  = (\w_addr_cImag[1]~input_o  & (\w_addr_cImag[2]~input_o  & (!\w_addr_cImag[0]~input_o  & \we_cImag~input_o )))

	.dataa(\w_addr_cImag[1]~input_o ),
	.datab(\w_addr_cImag[2]~input_o ),
	.datac(\w_addr_cImag[0]~input_o ),
	.datad(\we_cImag~input_o ),
	.cin(gnd),
	.combout(\rtl~43_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~43 .lut_mask = 16'h0800;
defparam \rtl~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N9
dffeas \trueDualPortRam2|ram~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~69_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~43_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~48 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N12
cycloneiv_lcell_comb \trueDualPortRam2|ram~128 (
// Equation(s):
// \trueDualPortRam2|ram~128_combout  = (\r_addr_cReal[1]~input_o  & ((\r_addr_cReal[0]~input_o ) # ((\trueDualPortRam2|ram~48_q )))) # (!\r_addr_cReal[1]~input_o  & (!\r_addr_cReal[0]~input_o  & (\trueDualPortRam2|ram~32_q )))

	.dataa(\r_addr_cReal[1]~input_o ),
	.datab(\r_addr_cReal[0]~input_o ),
	.datac(\trueDualPortRam2|ram~32_q ),
	.datad(\trueDualPortRam2|ram~48_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~128_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~128 .lut_mask = 16'hBA98;
defparam \trueDualPortRam2|ram~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N22
cycloneiv_lcell_comb \trueDualPortRam2|ram~129 (
// Equation(s):
// \trueDualPortRam2|ram~129_combout  = (\r_addr_cReal[0]~input_o  & ((\trueDualPortRam2|ram~128_combout  & (\trueDualPortRam2|ram~56_q )) # (!\trueDualPortRam2|ram~128_combout  & ((\trueDualPortRam2|ram~40_q ))))) # (!\r_addr_cReal[0]~input_o  & 
// (((\trueDualPortRam2|ram~128_combout ))))

	.dataa(\trueDualPortRam2|ram~56_q ),
	.datab(\trueDualPortRam2|ram~40_q ),
	.datac(\r_addr_cReal[0]~input_o ),
	.datad(\trueDualPortRam2|ram~128_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~129_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~129 .lut_mask = 16'hAFC0;
defparam \trueDualPortRam2|ram~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y11_N1
cycloneiv_io_ibuf \r_addr_cReal[1]~input (
	.i(r_addr_cReal[1]),
	.ibar(gnd),
	.o(\r_addr_cReal[1]~input_o ));
// synopsys translate_off
defparam \r_addr_cReal[1]~input .bus_hold = "false";
defparam \r_addr_cReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N12
cycloneiv_lcell_comb \trueDualPortRam2|ram~64 (
// Equation(s):
// \trueDualPortRam2|ram~64_combout  = (\rtl~32_combout  & ((\din_cReal[0]~input_o ))) # (!\rtl~32_combout  & (\trueDualPortRam2|ram~16_q ))

	.dataa(\rtl~32_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~16_q ),
	.datad(\din_cReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~64_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~64 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N14
cycloneiv_lcell_comb \rtl~33 (
// Equation(s):
// \rtl~33_combout  = (\w_addr_cImag[1]~input_o  & (!\w_addr_cImag[2]~input_o  & (!\w_addr_cImag[0]~input_o  & \we_cImag~input_o )))

	.dataa(\w_addr_cImag[1]~input_o ),
	.datab(\w_addr_cImag[2]~input_o ),
	.datac(\w_addr_cImag[0]~input_o ),
	.datad(\we_cImag~input_o ),
	.cin(gnd),
	.combout(\rtl~33_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~33 .lut_mask = 16'h0200;
defparam \rtl~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N13
dffeas \trueDualPortRam2|ram~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~64_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~16 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N4
cycloneiv_lcell_comb \rtl~36 (
// Equation(s):
// \rtl~36_combout  = (!\w_addr_cReal[0]~input_o  & (!\w_addr_cReal[1]~input_o  & (\we_cReal~input_o  & !\w_addr_cReal[2]~input_o )))

	.dataa(\w_addr_cReal[0]~input_o ),
	.datab(\w_addr_cReal[1]~input_o ),
	.datac(\we_cReal~input_o ),
	.datad(\w_addr_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~36_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~36 .lut_mask = 16'h0010;
defparam \rtl~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N4
cycloneiv_lcell_comb \trueDualPortRam2|ram~66 (
// Equation(s):
// \trueDualPortRam2|ram~66_combout  = (\rtl~36_combout  & ((\din_cReal[0]~input_o ))) # (!\rtl~36_combout  & (\trueDualPortRam2|ram~0_q ))

	.dataa(gnd),
	.datab(\rtl~36_combout ),
	.datac(\trueDualPortRam2|ram~0_q ),
	.datad(\din_cReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~66_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~66 .lut_mask = 16'hFC30;
defparam \trueDualPortRam2|ram~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N6
cycloneiv_lcell_comb \rtl~37 (
// Equation(s):
// \rtl~37_combout  = (!\w_addr_cImag[1]~input_o  & (!\w_addr_cImag[2]~input_o  & (!\w_addr_cImag[0]~input_o  & \we_cImag~input_o )))

	.dataa(\w_addr_cImag[1]~input_o ),
	.datab(\w_addr_cImag[2]~input_o ),
	.datac(\w_addr_cImag[0]~input_o ),
	.datad(\we_cImag~input_o ),
	.cin(gnd),
	.combout(\rtl~37_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~37 .lut_mask = 16'h0100;
defparam \rtl~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N5
dffeas \trueDualPortRam2|ram~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~66_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~0 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y5_N4
cycloneiv_lcell_comb \trueDualPortRam2|ram~65 (
// Equation(s):
// \trueDualPortRam2|ram~65_combout  = (\rtl~34_combout  & (\din_cReal[0]~input_o )) # (!\rtl~34_combout  & ((\trueDualPortRam2|ram~8_q )))

	.dataa(\rtl~34_combout ),
	.datab(\din_cReal[0]~input_o ),
	.datac(\trueDualPortRam2|ram~8_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~65_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~65 .lut_mask = 16'hD8D8;
defparam \trueDualPortRam2|ram~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N16
cycloneiv_lcell_comb \rtl~35 (
// Equation(s):
// \rtl~35_combout  = (!\w_addr_cImag[1]~input_o  & (!\w_addr_cImag[2]~input_o  & (\w_addr_cImag[0]~input_o  & \we_cImag~input_o )))

	.dataa(\w_addr_cImag[1]~input_o ),
	.datab(\w_addr_cImag[2]~input_o ),
	.datac(\w_addr_cImag[0]~input_o ),
	.datad(\we_cImag~input_o ),
	.cin(gnd),
	.combout(\rtl~35_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~35 .lut_mask = 16'h1000;
defparam \rtl~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y5_N5
dffeas \trueDualPortRam2|ram~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~65_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~35_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~8 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N20
cycloneiv_lcell_comb \trueDualPortRam2|ram~130 (
// Equation(s):
// \trueDualPortRam2|ram~130_combout  = (\r_addr_cReal[1]~input_o  & (\r_addr_cReal[0]~input_o )) # (!\r_addr_cReal[1]~input_o  & ((\r_addr_cReal[0]~input_o  & ((\trueDualPortRam2|ram~8_q ))) # (!\r_addr_cReal[0]~input_o  & (\trueDualPortRam2|ram~0_q ))))

	.dataa(\r_addr_cReal[1]~input_o ),
	.datab(\r_addr_cReal[0]~input_o ),
	.datac(\trueDualPortRam2|ram~0_q ),
	.datad(\trueDualPortRam2|ram~8_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~130_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~130 .lut_mask = 16'hDC98;
defparam \trueDualPortRam2|ram~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N10
cycloneiv_lcell_comb \trueDualPortRam2|ram~131 (
// Equation(s):
// \trueDualPortRam2|ram~131_combout  = (\r_addr_cReal[1]~input_o  & ((\trueDualPortRam2|ram~130_combout  & (\trueDualPortRam2|ram~24_q )) # (!\trueDualPortRam2|ram~130_combout  & ((\trueDualPortRam2|ram~16_q ))))) # (!\r_addr_cReal[1]~input_o  & 
// (((\trueDualPortRam2|ram~130_combout ))))

	.dataa(\trueDualPortRam2|ram~24_q ),
	.datab(\r_addr_cReal[1]~input_o ),
	.datac(\trueDualPortRam2|ram~16_q ),
	.datad(\trueDualPortRam2|ram~130_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~131_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~131 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam2|ram~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N2
cycloneiv_lcell_comb \trueDualPortRam2|ram~132 (
// Equation(s):
// \trueDualPortRam2|ram~132_combout  = (\r_addr_cReal[2]~input_o  & (\trueDualPortRam2|ram~129_combout )) # (!\r_addr_cReal[2]~input_o  & ((\trueDualPortRam2|ram~131_combout )))

	.dataa(gnd),
	.datab(\r_addr_cReal[2]~input_o ),
	.datac(\trueDualPortRam2|ram~129_combout ),
	.datad(\trueDualPortRam2|ram~131_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~132_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~132 .lut_mask = 16'hF3C0;
defparam \trueDualPortRam2|ram~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N3
dffeas \trueDualPortRam2|dout_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_a[0] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N30
cycloneiv_lcell_comb \rtl~46 (
// Equation(s):
// \rtl~46_combout  = (\w_addr_cReal[0]~input_o  & (\w_addr_cReal[1]~input_o  & (\we_cReal~input_o  & \w_addr_cReal[2]~input_o )))

	.dataa(\w_addr_cReal[0]~input_o ),
	.datab(\w_addr_cReal[1]~input_o ),
	.datac(\we_cReal~input_o ),
	.datad(\w_addr_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~46_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~46 .lut_mask = 16'h8000;
defparam \rtl~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y2_N1
cycloneiv_io_ibuf \din_cReal[1]~input (
	.i(din_cReal[1]),
	.ibar(gnd),
	.o(\din_cReal[1]~input_o ));
// synopsys translate_off
defparam \din_cReal[1]~input .bus_hold = "false";
defparam \din_cReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N16
cycloneiv_lcell_comb \trueDualPortRam2|ram~79 (
// Equation(s):
// \trueDualPortRam2|ram~79_combout  = (\rtl~46_combout  & ((\din_cReal[1]~input_o ))) # (!\rtl~46_combout  & (\trueDualPortRam2|ram~57_q ))

	.dataa(gnd),
	.datab(\rtl~46_combout ),
	.datac(\trueDualPortRam2|ram~57_q ),
	.datad(\din_cReal[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~79_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~79 .lut_mask = 16'hFC30;
defparam \trueDualPortRam2|ram~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y6_N1
cycloneiv_io_ibuf \din_cImag[1]~input (
	.i(din_cImag[1]),
	.ibar(gnd),
	.o(\din_cImag[1]~input_o ));
// synopsys translate_off
defparam \din_cImag[1]~input .bus_hold = "false";
defparam \din_cImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N24
cycloneiv_lcell_comb \rtl~47 (
// Equation(s):
// \rtl~47_combout  = (\w_addr_cImag[1]~input_o  & (\w_addr_cImag[2]~input_o  & (\w_addr_cImag[0]~input_o  & \we_cImag~input_o )))

	.dataa(\w_addr_cImag[1]~input_o ),
	.datab(\w_addr_cImag[2]~input_o ),
	.datac(\w_addr_cImag[0]~input_o ),
	.datad(\we_cImag~input_o ),
	.cin(gnd),
	.combout(\rtl~47_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~47 .lut_mask = 16'h8000;
defparam \rtl~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N17
dffeas \trueDualPortRam2|ram~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~79_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~47_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~57 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N2
cycloneiv_lcell_comb \trueDualPortRam2|ram~76 (
// Equation(s):
// \trueDualPortRam2|ram~76_combout  = (\rtl~40_combout  & (\din_cReal[1]~input_o )) # (!\rtl~40_combout  & ((\trueDualPortRam2|ram~41_q )))

	.dataa(\din_cReal[1]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~41_q ),
	.datad(\rtl~40_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~76_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~76 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam2|ram~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N3
dffeas \trueDualPortRam2|ram~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~76_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~41 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N10
cycloneiv_lcell_comb \trueDualPortRam2|ram~77 (
// Equation(s):
// \trueDualPortRam2|ram~77_combout  = (\rtl~42_combout  & ((\din_cReal[1]~input_o ))) # (!\rtl~42_combout  & (\trueDualPortRam2|ram~49_q ))

	.dataa(\rtl~42_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~49_q ),
	.datad(\din_cReal[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~77_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~77 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N11
dffeas \trueDualPortRam2|ram~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~77_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~43_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~49 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N14
cycloneiv_lcell_comb \trueDualPortRam2|ram~78 (
// Equation(s):
// \trueDualPortRam2|ram~78_combout  = (\rtl~44_combout  & ((\din_cReal[1]~input_o ))) # (!\rtl~44_combout  & (\trueDualPortRam2|ram~33_q ))

	.dataa(\rtl~44_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~33_q ),
	.datad(\din_cReal[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~78_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~78 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N15
dffeas \trueDualPortRam2|ram~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~78_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~45_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~33 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N16
cycloneiv_lcell_comb \trueDualPortRam2|ram~133 (
// Equation(s):
// \trueDualPortRam2|ram~133_combout  = (\r_addr_cReal[1]~input_o  & ((\r_addr_cReal[0]~input_o ) # ((\trueDualPortRam2|ram~49_q )))) # (!\r_addr_cReal[1]~input_o  & (!\r_addr_cReal[0]~input_o  & ((\trueDualPortRam2|ram~33_q ))))

	.dataa(\r_addr_cReal[1]~input_o ),
	.datab(\r_addr_cReal[0]~input_o ),
	.datac(\trueDualPortRam2|ram~49_q ),
	.datad(\trueDualPortRam2|ram~33_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~133_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~133 .lut_mask = 16'hB9A8;
defparam \trueDualPortRam2|ram~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N30
cycloneiv_lcell_comb \trueDualPortRam2|ram~134 (
// Equation(s):
// \trueDualPortRam2|ram~134_combout  = (\r_addr_cReal[0]~input_o  & ((\trueDualPortRam2|ram~133_combout  & (\trueDualPortRam2|ram~57_q )) # (!\trueDualPortRam2|ram~133_combout  & ((\trueDualPortRam2|ram~41_q ))))) # (!\r_addr_cReal[0]~input_o  & 
// (((\trueDualPortRam2|ram~133_combout ))))

	.dataa(\r_addr_cReal[0]~input_o ),
	.datab(\trueDualPortRam2|ram~57_q ),
	.datac(\trueDualPortRam2|ram~41_q ),
	.datad(\trueDualPortRam2|ram~133_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~134_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~134 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam2|ram~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N14
cycloneiv_lcell_comb \trueDualPortRam2|ram~72 (
// Equation(s):
// \trueDualPortRam2|ram~72_combout  = (\rtl~32_combout  & (\din_cReal[1]~input_o )) # (!\rtl~32_combout  & ((\trueDualPortRam2|ram~17_q )))

	.dataa(\rtl~32_combout ),
	.datab(\din_cReal[1]~input_o ),
	.datac(\trueDualPortRam2|ram~17_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~72_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~72 .lut_mask = 16'hD8D8;
defparam \trueDualPortRam2|ram~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N15
dffeas \trueDualPortRam2|ram~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~72_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~17 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y6_N18
cycloneiv_lcell_comb \trueDualPortRam2|ram~75 (
// Equation(s):
// \trueDualPortRam2|ram~75_combout  = (\rtl~38_combout  & ((\din_cReal[1]~input_o ))) # (!\rtl~38_combout  & (\trueDualPortRam2|ram~25_q ))

	.dataa(\rtl~38_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~25_q ),
	.datad(\din_cReal[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~75_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~75 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N28
cycloneiv_lcell_comb \rtl~39 (
// Equation(s):
// \rtl~39_combout  = (\w_addr_cImag[1]~input_o  & (!\w_addr_cImag[2]~input_o  & (\w_addr_cImag[0]~input_o  & \we_cImag~input_o )))

	.dataa(\w_addr_cImag[1]~input_o ),
	.datab(\w_addr_cImag[2]~input_o ),
	.datac(\w_addr_cImag[0]~input_o ),
	.datad(\we_cImag~input_o ),
	.cin(gnd),
	.combout(\rtl~39_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~39 .lut_mask = 16'h2000;
defparam \rtl~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y6_N19
dffeas \trueDualPortRam2|ram~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~75_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~39_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~25 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y7_N16
cycloneiv_lcell_comb \trueDualPortRam2|ram~74 (
// Equation(s):
// \trueDualPortRam2|ram~74_combout  = (\rtl~36_combout  & (\din_cReal[1]~input_o )) # (!\rtl~36_combout  & ((\trueDualPortRam2|ram~1_q )))

	.dataa(\din_cReal[1]~input_o ),
	.datab(\rtl~36_combout ),
	.datac(\trueDualPortRam2|ram~1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~74_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~74 .lut_mask = 16'hB8B8;
defparam \trueDualPortRam2|ram~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y7_N17
dffeas \trueDualPortRam2|ram~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~74_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~1 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y5_N22
cycloneiv_lcell_comb \trueDualPortRam2|ram~73 (
// Equation(s):
// \trueDualPortRam2|ram~73_combout  = (\rtl~34_combout  & ((\din_cReal[1]~input_o ))) # (!\rtl~34_combout  & (\trueDualPortRam2|ram~9_q ))

	.dataa(\rtl~34_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~9_q ),
	.datad(\din_cReal[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~73_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~73 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y5_N23
dffeas \trueDualPortRam2|ram~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~73_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~35_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~9 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N24
cycloneiv_lcell_comb \trueDualPortRam2|ram~135 (
// Equation(s):
// \trueDualPortRam2|ram~135_combout  = (\r_addr_cReal[1]~input_o  & (\r_addr_cReal[0]~input_o )) # (!\r_addr_cReal[1]~input_o  & ((\r_addr_cReal[0]~input_o  & ((\trueDualPortRam2|ram~9_q ))) # (!\r_addr_cReal[0]~input_o  & (\trueDualPortRam2|ram~1_q ))))

	.dataa(\r_addr_cReal[1]~input_o ),
	.datab(\r_addr_cReal[0]~input_o ),
	.datac(\trueDualPortRam2|ram~1_q ),
	.datad(\trueDualPortRam2|ram~9_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~135_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~135 .lut_mask = 16'hDC98;
defparam \trueDualPortRam2|ram~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N18
cycloneiv_lcell_comb \trueDualPortRam2|ram~136 (
// Equation(s):
// \trueDualPortRam2|ram~136_combout  = (\r_addr_cReal[1]~input_o  & ((\trueDualPortRam2|ram~135_combout  & ((\trueDualPortRam2|ram~25_q ))) # (!\trueDualPortRam2|ram~135_combout  & (\trueDualPortRam2|ram~17_q )))) # (!\r_addr_cReal[1]~input_o  & 
// (((\trueDualPortRam2|ram~135_combout ))))

	.dataa(\r_addr_cReal[1]~input_o ),
	.datab(\trueDualPortRam2|ram~17_q ),
	.datac(\trueDualPortRam2|ram~25_q ),
	.datad(\trueDualPortRam2|ram~135_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~136_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~136 .lut_mask = 16'hF588;
defparam \trueDualPortRam2|ram~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N8
cycloneiv_lcell_comb \trueDualPortRam2|ram~137 (
// Equation(s):
// \trueDualPortRam2|ram~137_combout  = (\r_addr_cReal[2]~input_o  & (\trueDualPortRam2|ram~134_combout )) # (!\r_addr_cReal[2]~input_o  & ((\trueDualPortRam2|ram~136_combout )))

	.dataa(gnd),
	.datab(\r_addr_cReal[2]~input_o ),
	.datac(\trueDualPortRam2|ram~134_combout ),
	.datad(\trueDualPortRam2|ram~136_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~137_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~137 .lut_mask = 16'hF3C0;
defparam \trueDualPortRam2|ram~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N9
dffeas \trueDualPortRam2|dout_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_a[1] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y3_N8
cycloneiv_io_ibuf \din_cReal[2]~input (
	.i(din_cReal[2]),
	.ibar(gnd),
	.o(\din_cReal[2]~input_o ));
// synopsys translate_off
defparam \din_cReal[2]~input .bus_hold = "false";
defparam \din_cReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N4
cycloneiv_lcell_comb \trueDualPortRam2|ram~82 (
// Equation(s):
// \trueDualPortRam2|ram~82_combout  = (\rtl~36_combout  & ((\din_cReal[2]~input_o ))) # (!\rtl~36_combout  & (\trueDualPortRam2|ram~2_q ))

	.dataa(\rtl~36_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~2_q ),
	.datad(\din_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~82_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~82 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y4_N8
cycloneiv_io_ibuf \din_cImag[2]~input (
	.i(din_cImag[2]),
	.ibar(gnd),
	.o(\din_cImag[2]~input_o ));
// synopsys translate_off
defparam \din_cImag[2]~input .bus_hold = "false";
defparam \din_cImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y5_N5
dffeas \trueDualPortRam2|ram~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~82_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~2 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y5_N28
cycloneiv_lcell_comb \trueDualPortRam2|ram~81 (
// Equation(s):
// \trueDualPortRam2|ram~81_combout  = (\rtl~34_combout  & (\din_cReal[2]~input_o )) # (!\rtl~34_combout  & ((\trueDualPortRam2|ram~10_q )))

	.dataa(\rtl~34_combout ),
	.datab(\din_cReal[2]~input_o ),
	.datac(\trueDualPortRam2|ram~10_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~81_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~81 .lut_mask = 16'hD8D8;
defparam \trueDualPortRam2|ram~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y5_N29
dffeas \trueDualPortRam2|ram~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~81_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~35_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~10 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N8
cycloneiv_lcell_comb \trueDualPortRam2|ram~140 (
// Equation(s):
// \trueDualPortRam2|ram~140_combout  = (\r_addr_cReal[0]~input_o  & ((\r_addr_cReal[1]~input_o ) # ((\trueDualPortRam2|ram~10_q )))) # (!\r_addr_cReal[0]~input_o  & (!\r_addr_cReal[1]~input_o  & (\trueDualPortRam2|ram~2_q )))

	.dataa(\r_addr_cReal[0]~input_o ),
	.datab(\r_addr_cReal[1]~input_o ),
	.datac(\trueDualPortRam2|ram~2_q ),
	.datad(\trueDualPortRam2|ram~10_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~140_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~140 .lut_mask = 16'hBA98;
defparam \trueDualPortRam2|ram~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y6_N28
cycloneiv_lcell_comb \trueDualPortRam2|ram~83 (
// Equation(s):
// \trueDualPortRam2|ram~83_combout  = (\rtl~38_combout  & ((\din_cReal[2]~input_o ))) # (!\rtl~38_combout  & (\trueDualPortRam2|ram~26_q ))

	.dataa(\rtl~38_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~26_q ),
	.datad(\din_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~83_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~83 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y6_N29
dffeas \trueDualPortRam2|ram~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~83_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~39_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~26 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N26
cycloneiv_lcell_comb \trueDualPortRam2|ram~141 (
// Equation(s):
// \trueDualPortRam2|ram~141_combout  = (\r_addr_cReal[1]~input_o  & ((\trueDualPortRam2|ram~140_combout  & ((\trueDualPortRam2|ram~26_q ))) # (!\trueDualPortRam2|ram~140_combout  & (\trueDualPortRam2|ram~18_q )))) # (!\r_addr_cReal[1]~input_o  & 
// (((\trueDualPortRam2|ram~140_combout ))))

	.dataa(\trueDualPortRam2|ram~18_q ),
	.datab(\r_addr_cReal[1]~input_o ),
	.datac(\trueDualPortRam2|ram~140_combout ),
	.datad(\trueDualPortRam2|ram~26_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~141_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~141 .lut_mask = 16'hF838;
defparam \trueDualPortRam2|ram~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y4_N8
cycloneiv_lcell_comb \trueDualPortRam2|ram~84 (
// Equation(s):
// \trueDualPortRam2|ram~84_combout  = (\rtl~40_combout  & (\din_cReal[2]~input_o )) # (!\rtl~40_combout  & ((\trueDualPortRam2|ram~42_q )))

	.dataa(gnd),
	.datab(\din_cReal[2]~input_o ),
	.datac(\trueDualPortRam2|ram~42_q ),
	.datad(\rtl~40_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~84_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~84 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam2|ram~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y4_N9
dffeas \trueDualPortRam2|ram~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~84_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~42 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N12
cycloneiv_lcell_comb \rtl~44 (
// Equation(s):
// \rtl~44_combout  = (!\w_addr_cReal[0]~input_o  & (!\w_addr_cReal[1]~input_o  & (\we_cReal~input_o  & \w_addr_cReal[2]~input_o )))

	.dataa(\w_addr_cReal[0]~input_o ),
	.datab(\w_addr_cReal[1]~input_o ),
	.datac(\we_cReal~input_o ),
	.datad(\w_addr_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~44_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~44 .lut_mask = 16'h1000;
defparam \rtl~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N16
cycloneiv_lcell_comb \trueDualPortRam2|ram~86 (
// Equation(s):
// \trueDualPortRam2|ram~86_combout  = (\rtl~44_combout  & (\din_cReal[2]~input_o )) # (!\rtl~44_combout  & ((\trueDualPortRam2|ram~34_q )))

	.dataa(gnd),
	.datab(\din_cReal[2]~input_o ),
	.datac(\trueDualPortRam2|ram~34_q ),
	.datad(\rtl~44_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~86_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~86 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam2|ram~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N17
dffeas \trueDualPortRam2|ram~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~86_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~45_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~34 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N12
cycloneiv_lcell_comb \trueDualPortRam2|ram~85 (
// Equation(s):
// \trueDualPortRam2|ram~85_combout  = (\rtl~42_combout  & ((\din_cReal[2]~input_o ))) # (!\rtl~42_combout  & (\trueDualPortRam2|ram~50_q ))

	.dataa(\rtl~42_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~50_q ),
	.datad(\din_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~85_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~85 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N13
dffeas \trueDualPortRam2|ram~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~85_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~43_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~50 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N20
cycloneiv_lcell_comb \trueDualPortRam2|ram~138 (
// Equation(s):
// \trueDualPortRam2|ram~138_combout  = (\r_addr_cReal[0]~input_o  & (\r_addr_cReal[1]~input_o )) # (!\r_addr_cReal[0]~input_o  & ((\r_addr_cReal[1]~input_o  & ((\trueDualPortRam2|ram~50_q ))) # (!\r_addr_cReal[1]~input_o  & (\trueDualPortRam2|ram~34_q ))))

	.dataa(\r_addr_cReal[0]~input_o ),
	.datab(\r_addr_cReal[1]~input_o ),
	.datac(\trueDualPortRam2|ram~34_q ),
	.datad(\trueDualPortRam2|ram~50_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~138_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~138 .lut_mask = 16'hDC98;
defparam \trueDualPortRam2|ram~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N18
cycloneiv_lcell_comb \trueDualPortRam2|ram~139 (
// Equation(s):
// \trueDualPortRam2|ram~139_combout  = (\r_addr_cReal[0]~input_o  & ((\trueDualPortRam2|ram~138_combout  & (\trueDualPortRam2|ram~58_q )) # (!\trueDualPortRam2|ram~138_combout  & ((\trueDualPortRam2|ram~42_q ))))) # (!\r_addr_cReal[0]~input_o  & 
// (((\trueDualPortRam2|ram~138_combout ))))

	.dataa(\trueDualPortRam2|ram~58_q ),
	.datab(\r_addr_cReal[0]~input_o ),
	.datac(\trueDualPortRam2|ram~42_q ),
	.datad(\trueDualPortRam2|ram~138_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~139_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~139 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam2|ram~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N2
cycloneiv_lcell_comb \trueDualPortRam2|ram~142 (
// Equation(s):
// \trueDualPortRam2|ram~142_combout  = (\r_addr_cReal[2]~input_o  & ((\trueDualPortRam2|ram~139_combout ))) # (!\r_addr_cReal[2]~input_o  & (\trueDualPortRam2|ram~141_combout ))

	.dataa(\r_addr_cReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~141_combout ),
	.datad(\trueDualPortRam2|ram~139_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~142_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~142 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y5_N3
dffeas \trueDualPortRam2|dout_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_a[2] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N20
cycloneiv_lcell_comb \trueDualPortRam2|ram~92 (
// Equation(s):
// \trueDualPortRam2|ram~92_combout  = (\rtl~40_combout  & (\din_cReal[3]~input_o )) # (!\rtl~40_combout  & ((\trueDualPortRam2|ram~43_q )))

	.dataa(\din_cReal[3]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~43_q ),
	.datad(\rtl~40_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~92_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~92 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam2|ram~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y4_N15
cycloneiv_io_ibuf \din_cImag[3]~input (
	.i(din_cImag[3]),
	.ibar(gnd),
	.o(\din_cImag[3]~input_o ));
// synopsys translate_off
defparam \din_cImag[3]~input .bus_hold = "false";
defparam \din_cImag[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y6_N21
dffeas \trueDualPortRam2|ram~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~92_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~43 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~43 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y7_N8
cycloneiv_io_ibuf \din_cReal[3]~input (
	.i(din_cReal[3]),
	.ibar(gnd),
	.o(\din_cReal[3]~input_o ));
// synopsys translate_off
defparam \din_cReal[3]~input .bus_hold = "false";
defparam \din_cReal[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N18
cycloneiv_lcell_comb \trueDualPortRam2|ram~94 (
// Equation(s):
// \trueDualPortRam2|ram~94_combout  = (\rtl~44_combout  & ((\din_cReal[3]~input_o ))) # (!\rtl~44_combout  & (\trueDualPortRam2|ram~35_q ))

	.dataa(\rtl~44_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~35_q ),
	.datad(\din_cReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~94_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~94 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N19
dffeas \trueDualPortRam2|ram~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~94_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~45_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~35 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N2
cycloneiv_lcell_comb \trueDualPortRam2|ram~93 (
// Equation(s):
// \trueDualPortRam2|ram~93_combout  = (\rtl~42_combout  & ((\din_cReal[3]~input_o ))) # (!\rtl~42_combout  & (\trueDualPortRam2|ram~51_q ))

	.dataa(\rtl~42_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~51_q ),
	.datad(\din_cReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~93_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~93 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N3
dffeas \trueDualPortRam2|ram~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~93_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~43_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~51 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N28
cycloneiv_lcell_comb \trueDualPortRam2|ram~143 (
// Equation(s):
// \trueDualPortRam2|ram~143_combout  = (\r_addr_cReal[0]~input_o  & (\r_addr_cReal[1]~input_o )) # (!\r_addr_cReal[0]~input_o  & ((\r_addr_cReal[1]~input_o  & ((\trueDualPortRam2|ram~51_q ))) # (!\r_addr_cReal[1]~input_o  & (\trueDualPortRam2|ram~35_q ))))

	.dataa(\r_addr_cReal[0]~input_o ),
	.datab(\r_addr_cReal[1]~input_o ),
	.datac(\trueDualPortRam2|ram~35_q ),
	.datad(\trueDualPortRam2|ram~51_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~143_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~143 .lut_mask = 16'hDC98;
defparam \trueDualPortRam2|ram~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N30
cycloneiv_lcell_comb \trueDualPortRam2|ram~144 (
// Equation(s):
// \trueDualPortRam2|ram~144_combout  = (\r_addr_cReal[0]~input_o  & ((\trueDualPortRam2|ram~143_combout  & (\trueDualPortRam2|ram~59_q )) # (!\trueDualPortRam2|ram~143_combout  & ((\trueDualPortRam2|ram~43_q ))))) # (!\r_addr_cReal[0]~input_o  & 
// (((\trueDualPortRam2|ram~143_combout ))))

	.dataa(\trueDualPortRam2|ram~59_q ),
	.datab(\r_addr_cReal[0]~input_o ),
	.datac(\trueDualPortRam2|ram~43_q ),
	.datad(\trueDualPortRam2|ram~143_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~144_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~144 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam2|ram~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y6_N30
cycloneiv_lcell_comb \trueDualPortRam2|ram~91 (
// Equation(s):
// \trueDualPortRam2|ram~91_combout  = (\rtl~38_combout  & ((\din_cReal[3]~input_o ))) # (!\rtl~38_combout  & (\trueDualPortRam2|ram~27_q ))

	.dataa(\rtl~38_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~27_q ),
	.datad(\din_cReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~91_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~91 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y6_N31
dffeas \trueDualPortRam2|ram~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~91_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~39_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~27 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y7_N18
cycloneiv_lcell_comb \trueDualPortRam2|ram~90 (
// Equation(s):
// \trueDualPortRam2|ram~90_combout  = (\rtl~36_combout  & ((\din_cReal[3]~input_o ))) # (!\rtl~36_combout  & (\trueDualPortRam2|ram~3_q ))

	.dataa(gnd),
	.datab(\rtl~36_combout ),
	.datac(\trueDualPortRam2|ram~3_q ),
	.datad(\din_cReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~90_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~90 .lut_mask = 16'hFC30;
defparam \trueDualPortRam2|ram~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y7_N19
dffeas \trueDualPortRam2|ram~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~90_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~3 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N16
cycloneiv_lcell_comb \trueDualPortRam2|ram~145 (
// Equation(s):
// \trueDualPortRam2|ram~145_combout  = (\r_addr_cReal[1]~input_o  & (((\r_addr_cReal[0]~input_o )))) # (!\r_addr_cReal[1]~input_o  & ((\r_addr_cReal[0]~input_o  & (\trueDualPortRam2|ram~11_q )) # (!\r_addr_cReal[0]~input_o  & ((\trueDualPortRam2|ram~3_q 
// )))))

	.dataa(\trueDualPortRam2|ram~11_q ),
	.datab(\r_addr_cReal[1]~input_o ),
	.datac(\r_addr_cReal[0]~input_o ),
	.datad(\trueDualPortRam2|ram~3_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~145_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~145 .lut_mask = 16'hE3E0;
defparam \trueDualPortRam2|ram~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N6
cycloneiv_lcell_comb \trueDualPortRam2|ram~146 (
// Equation(s):
// \trueDualPortRam2|ram~146_combout  = (\r_addr_cReal[1]~input_o  & ((\trueDualPortRam2|ram~145_combout  & ((\trueDualPortRam2|ram~27_q ))) # (!\trueDualPortRam2|ram~145_combout  & (\trueDualPortRam2|ram~19_q )))) # (!\r_addr_cReal[1]~input_o  & 
// (((\trueDualPortRam2|ram~145_combout ))))

	.dataa(\trueDualPortRam2|ram~19_q ),
	.datab(\r_addr_cReal[1]~input_o ),
	.datac(\trueDualPortRam2|ram~27_q ),
	.datad(\trueDualPortRam2|ram~145_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~146_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~146 .lut_mask = 16'hF388;
defparam \trueDualPortRam2|ram~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N12
cycloneiv_lcell_comb \trueDualPortRam2|ram~147 (
// Equation(s):
// \trueDualPortRam2|ram~147_combout  = (\r_addr_cReal[2]~input_o  & (\trueDualPortRam2|ram~144_combout )) # (!\r_addr_cReal[2]~input_o  & ((\trueDualPortRam2|ram~146_combout )))

	.dataa(\r_addr_cReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~144_combout ),
	.datad(\trueDualPortRam2|ram~146_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~147_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~147 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam2|ram~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y5_N13
dffeas \trueDualPortRam2|dout_a[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_a[3] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N30
cycloneiv_lcell_comb \trueDualPortRam2|ram~100 (
// Equation(s):
// \trueDualPortRam2|ram~100_combout  = (\rtl~40_combout  & (\din_cReal[4]~input_o )) # (!\rtl~40_combout  & ((\trueDualPortRam2|ram~44_q )))

	.dataa(\din_cReal[4]~input_o ),
	.datab(\rtl~40_combout ),
	.datac(\trueDualPortRam2|ram~44_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~100_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~100 .lut_mask = 16'hB8B8;
defparam \trueDualPortRam2|ram~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y9_N8
cycloneiv_io_ibuf \din_cImag[4]~input (
	.i(din_cImag[4]),
	.ibar(gnd),
	.o(\din_cImag[4]~input_o ));
// synopsys translate_off
defparam \din_cImag[4]~input .bus_hold = "false";
defparam \din_cImag[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y6_N31
dffeas \trueDualPortRam2|ram~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~100_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~44 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~44 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y7_N1
cycloneiv_io_ibuf \din_cReal[4]~input (
	.i(din_cReal[4]),
	.ibar(gnd),
	.o(\din_cReal[4]~input_o ));
// synopsys translate_off
defparam \din_cReal[4]~input .bus_hold = "false";
defparam \din_cReal[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y8_N20
cycloneiv_lcell_comb \trueDualPortRam2|ram~101 (
// Equation(s):
// \trueDualPortRam2|ram~101_combout  = (\rtl~42_combout  & ((\din_cReal[4]~input_o ))) # (!\rtl~42_combout  & (\trueDualPortRam2|ram~52_q ))

	.dataa(\rtl~42_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~52_q ),
	.datad(\din_cReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~101_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~101 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y8_N21
dffeas \trueDualPortRam2|ram~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~101_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~43_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~52 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N20
cycloneiv_lcell_comb \trueDualPortRam2|ram~102 (
// Equation(s):
// \trueDualPortRam2|ram~102_combout  = (\rtl~44_combout  & ((\din_cReal[4]~input_o ))) # (!\rtl~44_combout  & (\trueDualPortRam2|ram~36_q ))

	.dataa(\rtl~44_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~36_q ),
	.datad(\din_cReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~102_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~102 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N21
dffeas \trueDualPortRam2|ram~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~102_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~45_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~36 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N20
cycloneiv_lcell_comb \trueDualPortRam2|ram~148 (
// Equation(s):
// \trueDualPortRam2|ram~148_combout  = (\r_addr_cReal[0]~input_o  & (\r_addr_cReal[1]~input_o )) # (!\r_addr_cReal[0]~input_o  & ((\r_addr_cReal[1]~input_o  & (\trueDualPortRam2|ram~52_q )) # (!\r_addr_cReal[1]~input_o  & ((\trueDualPortRam2|ram~36_q )))))

	.dataa(\r_addr_cReal[0]~input_o ),
	.datab(\r_addr_cReal[1]~input_o ),
	.datac(\trueDualPortRam2|ram~52_q ),
	.datad(\trueDualPortRam2|ram~36_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~148_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~148 .lut_mask = 16'hD9C8;
defparam \trueDualPortRam2|ram~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N30
cycloneiv_lcell_comb \trueDualPortRam2|ram~149 (
// Equation(s):
// \trueDualPortRam2|ram~149_combout  = (\r_addr_cReal[0]~input_o  & ((\trueDualPortRam2|ram~148_combout  & (\trueDualPortRam2|ram~60_q )) # (!\trueDualPortRam2|ram~148_combout  & ((\trueDualPortRam2|ram~44_q ))))) # (!\r_addr_cReal[0]~input_o  & 
// (((\trueDualPortRam2|ram~148_combout ))))

	.dataa(\trueDualPortRam2|ram~60_q ),
	.datab(\r_addr_cReal[0]~input_o ),
	.datac(\trueDualPortRam2|ram~44_q ),
	.datad(\trueDualPortRam2|ram~148_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~149_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~149 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam2|ram~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N24
cycloneiv_lcell_comb \trueDualPortRam2|ram~96 (
// Equation(s):
// \trueDualPortRam2|ram~96_combout  = (\rtl~32_combout  & ((\din_cReal[4]~input_o ))) # (!\rtl~32_combout  & (\trueDualPortRam2|ram~20_q ))

	.dataa(\rtl~32_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~20_q ),
	.datad(\din_cReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~96_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~96 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N25
dffeas \trueDualPortRam2|ram~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~96_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~20 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y5_N24
cycloneiv_lcell_comb \trueDualPortRam2|ram~97 (
// Equation(s):
// \trueDualPortRam2|ram~97_combout  = (\rtl~34_combout  & ((\din_cReal[4]~input_o ))) # (!\rtl~34_combout  & (\trueDualPortRam2|ram~12_q ))

	.dataa(\rtl~34_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~12_q ),
	.datad(\din_cReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~97_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~97 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y5_N25
dffeas \trueDualPortRam2|ram~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~97_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~35_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~12 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N24
cycloneiv_lcell_comb \trueDualPortRam2|ram~98 (
// Equation(s):
// \trueDualPortRam2|ram~98_combout  = (\rtl~36_combout  & (\din_cReal[4]~input_o )) # (!\rtl~36_combout  & ((\trueDualPortRam2|ram~4_q )))

	.dataa(gnd),
	.datab(\din_cReal[4]~input_o ),
	.datac(\trueDualPortRam2|ram~4_q ),
	.datad(\rtl~36_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~98_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~98 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam2|ram~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N25
dffeas \trueDualPortRam2|ram~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~98_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~4 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N0
cycloneiv_lcell_comb \trueDualPortRam2|ram~150 (
// Equation(s):
// \trueDualPortRam2|ram~150_combout  = (\r_addr_cReal[1]~input_o  & (((\r_addr_cReal[0]~input_o )))) # (!\r_addr_cReal[1]~input_o  & ((\r_addr_cReal[0]~input_o  & (\trueDualPortRam2|ram~12_q )) # (!\r_addr_cReal[0]~input_o  & ((\trueDualPortRam2|ram~4_q 
// )))))

	.dataa(\r_addr_cReal[1]~input_o ),
	.datab(\trueDualPortRam2|ram~12_q ),
	.datac(\r_addr_cReal[0]~input_o ),
	.datad(\trueDualPortRam2|ram~4_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~150_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~150 .lut_mask = 16'hE5E0;
defparam \trueDualPortRam2|ram~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N2
cycloneiv_lcell_comb \trueDualPortRam2|ram~151 (
// Equation(s):
// \trueDualPortRam2|ram~151_combout  = (\r_addr_cReal[1]~input_o  & ((\trueDualPortRam2|ram~150_combout  & (\trueDualPortRam2|ram~28_q )) # (!\trueDualPortRam2|ram~150_combout  & ((\trueDualPortRam2|ram~20_q ))))) # (!\r_addr_cReal[1]~input_o  & 
// (((\trueDualPortRam2|ram~150_combout ))))

	.dataa(\trueDualPortRam2|ram~28_q ),
	.datab(\trueDualPortRam2|ram~20_q ),
	.datac(\r_addr_cReal[1]~input_o ),
	.datad(\trueDualPortRam2|ram~150_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~151_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~151 .lut_mask = 16'hAFC0;
defparam \trueDualPortRam2|ram~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N22
cycloneiv_lcell_comb \trueDualPortRam2|ram~152 (
// Equation(s):
// \trueDualPortRam2|ram~152_combout  = (\r_addr_cReal[2]~input_o  & (\trueDualPortRam2|ram~149_combout )) # (!\r_addr_cReal[2]~input_o  & ((\trueDualPortRam2|ram~151_combout )))

	.dataa(\r_addr_cReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~149_combout ),
	.datad(\trueDualPortRam2|ram~151_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~152_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~152 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam2|ram~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N23
dffeas \trueDualPortRam2|dout_a[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_a[4] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_a[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y67_N1
cycloneiv_io_ibuf \din_cReal[5]~input (
	.i(din_cReal[5]),
	.ibar(gnd),
	.o(\din_cReal[5]~input_o ));
// synopsys translate_off
defparam \din_cReal[5]~input .bus_hold = "false";
defparam \din_cReal[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N30
cycloneiv_lcell_comb \trueDualPortRam2|ram~104 (
// Equation(s):
// \trueDualPortRam2|ram~104_combout  = (\rtl~32_combout  & (\din_cReal[5]~input_o )) # (!\rtl~32_combout  & ((\trueDualPortRam2|ram~21_q )))

	.dataa(\rtl~32_combout ),
	.datab(\din_cReal[5]~input_o ),
	.datac(\trueDualPortRam2|ram~21_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~104_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~104 .lut_mask = 16'hD8D8;
defparam \trueDualPortRam2|ram~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y67_N8
cycloneiv_io_ibuf \din_cImag[5]~input (
	.i(din_cImag[5]),
	.ibar(gnd),
	.o(\din_cImag[5]~input_o ));
// synopsys translate_off
defparam \din_cImag[5]~input .bus_hold = "false";
defparam \din_cImag[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y7_N31
dffeas \trueDualPortRam2|ram~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~104_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~21 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y7_N20
cycloneiv_lcell_comb \trueDualPortRam2|ram~106 (
// Equation(s):
// \trueDualPortRam2|ram~106_combout  = (\rtl~36_combout  & (\din_cReal[5]~input_o )) # (!\rtl~36_combout  & ((\trueDualPortRam2|ram~5_q )))

	.dataa(\din_cReal[5]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~5_q ),
	.datad(\rtl~36_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~106_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~106 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam2|ram~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y7_N21
dffeas \trueDualPortRam2|ram~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~106_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~5 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y5_N30
cycloneiv_lcell_comb \trueDualPortRam2|ram~105 (
// Equation(s):
// \trueDualPortRam2|ram~105_combout  = (\rtl~34_combout  & (\din_cReal[5]~input_o )) # (!\rtl~34_combout  & ((\trueDualPortRam2|ram~13_q )))

	.dataa(\rtl~34_combout ),
	.datab(\din_cReal[5]~input_o ),
	.datac(\trueDualPortRam2|ram~13_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~105_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~105 .lut_mask = 16'hD8D8;
defparam \trueDualPortRam2|ram~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y5_N31
dffeas \trueDualPortRam2|ram~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~105_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~35_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~13 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N14
cycloneiv_lcell_comb \trueDualPortRam2|ram~155 (
// Equation(s):
// \trueDualPortRam2|ram~155_combout  = (\r_addr_cReal[0]~input_o  & ((\r_addr_cReal[1]~input_o ) # ((\trueDualPortRam2|ram~13_q )))) # (!\r_addr_cReal[0]~input_o  & (!\r_addr_cReal[1]~input_o  & (\trueDualPortRam2|ram~5_q )))

	.dataa(\r_addr_cReal[0]~input_o ),
	.datab(\r_addr_cReal[1]~input_o ),
	.datac(\trueDualPortRam2|ram~5_q ),
	.datad(\trueDualPortRam2|ram~13_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~155_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~155 .lut_mask = 16'hBA98;
defparam \trueDualPortRam2|ram~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N2
cycloneiv_lcell_comb \rtl~38 (
// Equation(s):
// \rtl~38_combout  = (\w_addr_cReal[0]~input_o  & (\w_addr_cReal[1]~input_o  & (\we_cReal~input_o  & !\w_addr_cReal[2]~input_o )))

	.dataa(\w_addr_cReal[0]~input_o ),
	.datab(\w_addr_cReal[1]~input_o ),
	.datac(\we_cReal~input_o ),
	.datad(\w_addr_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~38_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~38 .lut_mask = 16'h0080;
defparam \rtl~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y6_N22
cycloneiv_lcell_comb \trueDualPortRam2|ram~107 (
// Equation(s):
// \trueDualPortRam2|ram~107_combout  = (\rtl~38_combout  & (\din_cReal[5]~input_o )) # (!\rtl~38_combout  & ((\trueDualPortRam2|ram~29_q )))

	.dataa(\din_cReal[5]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~29_q ),
	.datad(\rtl~38_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~107_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~107 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam2|ram~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y6_N23
dffeas \trueDualPortRam2|ram~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~107_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~39_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~29 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N8
cycloneiv_lcell_comb \trueDualPortRam2|ram~156 (
// Equation(s):
// \trueDualPortRam2|ram~156_combout  = (\r_addr_cReal[1]~input_o  & ((\trueDualPortRam2|ram~155_combout  & ((\trueDualPortRam2|ram~29_q ))) # (!\trueDualPortRam2|ram~155_combout  & (\trueDualPortRam2|ram~21_q )))) # (!\r_addr_cReal[1]~input_o  & 
// (((\trueDualPortRam2|ram~155_combout ))))

	.dataa(\r_addr_cReal[1]~input_o ),
	.datab(\trueDualPortRam2|ram~21_q ),
	.datac(\trueDualPortRam2|ram~155_combout ),
	.datad(\trueDualPortRam2|ram~29_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~156_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~156 .lut_mask = 16'hF858;
defparam \trueDualPortRam2|ram~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N4
cycloneiv_lcell_comb \trueDualPortRam2|ram~108 (
// Equation(s):
// \trueDualPortRam2|ram~108_combout  = (\rtl~40_combout  & (\din_cReal[5]~input_o )) # (!\rtl~40_combout  & ((\trueDualPortRam2|ram~45_q )))

	.dataa(gnd),
	.datab(\din_cReal[5]~input_o ),
	.datac(\trueDualPortRam2|ram~45_q ),
	.datad(\rtl~40_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~108_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~108 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam2|ram~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N5
dffeas \trueDualPortRam2|ram~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~108_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~45 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N18
cycloneiv_lcell_comb \trueDualPortRam2|ram~111 (
// Equation(s):
// \trueDualPortRam2|ram~111_combout  = (\rtl~46_combout  & ((\din_cReal[5]~input_o ))) # (!\rtl~46_combout  & (\trueDualPortRam2|ram~61_q ))

	.dataa(\rtl~46_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~61_q ),
	.datad(\din_cReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~111_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~111 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y6_N19
dffeas \trueDualPortRam2|ram~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~111_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~47_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~61 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N20
cycloneiv_lcell_comb \trueDualPortRam2|ram~110 (
// Equation(s):
// \trueDualPortRam2|ram~110_combout  = (\rtl~44_combout  & (\din_cReal[5]~input_o )) # (!\rtl~44_combout  & ((\trueDualPortRam2|ram~37_q )))

	.dataa(\din_cReal[5]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~37_q ),
	.datad(\rtl~44_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~110_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~110 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam2|ram~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N21
dffeas \trueDualPortRam2|ram~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~110_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~45_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~37 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N24
cycloneiv_lcell_comb \trueDualPortRam2|ram~109 (
// Equation(s):
// \trueDualPortRam2|ram~109_combout  = (\rtl~42_combout  & ((\din_cReal[5]~input_o ))) # (!\rtl~42_combout  & (\trueDualPortRam2|ram~53_q ))

	.dataa(\rtl~42_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~53_q ),
	.datad(\din_cReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~109_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~109 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N25
dffeas \trueDualPortRam2|ram~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~109_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~43_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~53 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N26
cycloneiv_lcell_comb \trueDualPortRam2|ram~153 (
// Equation(s):
// \trueDualPortRam2|ram~153_combout  = (\r_addr_cReal[1]~input_o  & ((\r_addr_cReal[0]~input_o ) # ((\trueDualPortRam2|ram~53_q )))) # (!\r_addr_cReal[1]~input_o  & (!\r_addr_cReal[0]~input_o  & (\trueDualPortRam2|ram~37_q )))

	.dataa(\r_addr_cReal[1]~input_o ),
	.datab(\r_addr_cReal[0]~input_o ),
	.datac(\trueDualPortRam2|ram~37_q ),
	.datad(\trueDualPortRam2|ram~53_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~153_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~153 .lut_mask = 16'hBA98;
defparam \trueDualPortRam2|ram~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N12
cycloneiv_lcell_comb \trueDualPortRam2|ram~154 (
// Equation(s):
// \trueDualPortRam2|ram~154_combout  = (\r_addr_cReal[0]~input_o  & ((\trueDualPortRam2|ram~153_combout  & ((\trueDualPortRam2|ram~61_q ))) # (!\trueDualPortRam2|ram~153_combout  & (\trueDualPortRam2|ram~45_q )))) # (!\r_addr_cReal[0]~input_o  & 
// (((\trueDualPortRam2|ram~153_combout ))))

	.dataa(\r_addr_cReal[0]~input_o ),
	.datab(\trueDualPortRam2|ram~45_q ),
	.datac(\trueDualPortRam2|ram~61_q ),
	.datad(\trueDualPortRam2|ram~153_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~154_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~154 .lut_mask = 16'hF588;
defparam \trueDualPortRam2|ram~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N4
cycloneiv_lcell_comb \trueDualPortRam2|ram~157 (
// Equation(s):
// \trueDualPortRam2|ram~157_combout  = (\r_addr_cReal[2]~input_o  & ((\trueDualPortRam2|ram~154_combout ))) # (!\r_addr_cReal[2]~input_o  & (\trueDualPortRam2|ram~156_combout ))

	.dataa(\r_addr_cReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~156_combout ),
	.datad(\trueDualPortRam2|ram~154_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~157_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~157 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N5
dffeas \trueDualPortRam2|dout_a[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_a[5] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N0
cycloneiv_lcell_comb \rtl~32 (
// Equation(s):
// \rtl~32_combout  = (!\w_addr_cReal[0]~input_o  & (\w_addr_cReal[1]~input_o  & (\we_cReal~input_o  & !\w_addr_cReal[2]~input_o )))

	.dataa(\w_addr_cReal[0]~input_o ),
	.datab(\w_addr_cReal[1]~input_o ),
	.datac(\we_cReal~input_o ),
	.datad(\w_addr_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~32_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~32 .lut_mask = 16'h0040;
defparam \rtl~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y6_N15
cycloneiv_io_ibuf \din_cReal[6]~input (
	.i(din_cReal[6]),
	.ibar(gnd),
	.o(\din_cReal[6]~input_o ));
// synopsys translate_off
defparam \din_cReal[6]~input .bus_hold = "false";
defparam \din_cReal[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N0
cycloneiv_lcell_comb \trueDualPortRam2|ram~112 (
// Equation(s):
// \trueDualPortRam2|ram~112_combout  = (\rtl~32_combout  & ((\din_cReal[6]~input_o ))) # (!\rtl~32_combout  & (\trueDualPortRam2|ram~22_q ))

	.dataa(gnd),
	.datab(\rtl~32_combout ),
	.datac(\trueDualPortRam2|ram~22_q ),
	.datad(\din_cReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~112_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~112 .lut_mask = 16'hFC30;
defparam \trueDualPortRam2|ram~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y8_N1
cycloneiv_io_ibuf \din_cImag[6]~input (
	.i(din_cImag[6]),
	.ibar(gnd),
	.o(\din_cImag[6]~input_o ));
// synopsys translate_off
defparam \din_cImag[6]~input .bus_hold = "false";
defparam \din_cImag[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X76_Y5_N1
dffeas \trueDualPortRam2|ram~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~112_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~22 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y6_N12
cycloneiv_lcell_comb \trueDualPortRam2|ram~115 (
// Equation(s):
// \trueDualPortRam2|ram~115_combout  = (\rtl~38_combout  & ((\din_cReal[6]~input_o ))) # (!\rtl~38_combout  & (\trueDualPortRam2|ram~30_q ))

	.dataa(\rtl~38_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~30_q ),
	.datad(\din_cReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~115_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~115 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y6_N13
dffeas \trueDualPortRam2|ram~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~115_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~39_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~30 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N8
cycloneiv_lcell_comb \trueDualPortRam2|ram~114 (
// Equation(s):
// \trueDualPortRam2|ram~114_combout  = (\rtl~36_combout  & ((\din_cReal[6]~input_o ))) # (!\rtl~36_combout  & (\trueDualPortRam2|ram~6_q ))

	.dataa(gnd),
	.datab(\rtl~36_combout ),
	.datac(\trueDualPortRam2|ram~6_q ),
	.datad(\din_cReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~114_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~114 .lut_mask = 16'hFC30;
defparam \trueDualPortRam2|ram~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y6_N9
dffeas \trueDualPortRam2|ram~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~114_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~6 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N28
cycloneiv_lcell_comb \trueDualPortRam2|ram~113 (
// Equation(s):
// \trueDualPortRam2|ram~113_combout  = (\rtl~34_combout  & ((\din_cReal[6]~input_o ))) # (!\rtl~34_combout  & (\trueDualPortRam2|ram~14_q ))

	.dataa(\rtl~34_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~14_q ),
	.datad(\din_cReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~113_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~113 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y6_N29
dffeas \trueDualPortRam2|ram~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~113_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~35_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~14 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N2
cycloneiv_lcell_comb \trueDualPortRam2|ram~160 (
// Equation(s):
// \trueDualPortRam2|ram~160_combout  = (\r_addr_cReal[0]~input_o  & ((\r_addr_cReal[1]~input_o ) # ((\trueDualPortRam2|ram~14_q )))) # (!\r_addr_cReal[0]~input_o  & (!\r_addr_cReal[1]~input_o  & (\trueDualPortRam2|ram~6_q )))

	.dataa(\r_addr_cReal[0]~input_o ),
	.datab(\r_addr_cReal[1]~input_o ),
	.datac(\trueDualPortRam2|ram~6_q ),
	.datad(\trueDualPortRam2|ram~14_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~160_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~160 .lut_mask = 16'hBA98;
defparam \trueDualPortRam2|ram~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N20
cycloneiv_lcell_comb \trueDualPortRam2|ram~161 (
// Equation(s):
// \trueDualPortRam2|ram~161_combout  = (\r_addr_cReal[1]~input_o  & ((\trueDualPortRam2|ram~160_combout  & ((\trueDualPortRam2|ram~30_q ))) # (!\trueDualPortRam2|ram~160_combout  & (\trueDualPortRam2|ram~22_q )))) # (!\r_addr_cReal[1]~input_o  & 
// (((\trueDualPortRam2|ram~160_combout ))))

	.dataa(\r_addr_cReal[1]~input_o ),
	.datab(\trueDualPortRam2|ram~22_q ),
	.datac(\trueDualPortRam2|ram~30_q ),
	.datad(\trueDualPortRam2|ram~160_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~161_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~161 .lut_mask = 16'hF588;
defparam \trueDualPortRam2|ram~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N12
cycloneiv_lcell_comb \trueDualPortRam2|ram~119 (
// Equation(s):
// \trueDualPortRam2|ram~119_combout  = (\rtl~46_combout  & ((\din_cReal[6]~input_o ))) # (!\rtl~46_combout  & (\trueDualPortRam2|ram~62_q ))

	.dataa(\rtl~46_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~62_q ),
	.datad(\din_cReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~119_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~119 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y6_N13
dffeas \trueDualPortRam2|ram~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~119_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~47_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~62 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N22
cycloneiv_lcell_comb \trueDualPortRam2|ram~116 (
// Equation(s):
// \trueDualPortRam2|ram~116_combout  = (\rtl~40_combout  & (\din_cReal[6]~input_o )) # (!\rtl~40_combout  & ((\trueDualPortRam2|ram~46_q )))

	.dataa(\din_cReal[6]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~46_q ),
	.datad(\rtl~40_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~116_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~116 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam2|ram~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N23
dffeas \trueDualPortRam2|ram~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~116_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~46 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N22
cycloneiv_lcell_comb \trueDualPortRam2|ram~118 (
// Equation(s):
// \trueDualPortRam2|ram~118_combout  = (\rtl~44_combout  & ((\din_cReal[6]~input_o ))) # (!\rtl~44_combout  & (\trueDualPortRam2|ram~38_q ))

	.dataa(\rtl~44_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~38_q ),
	.datad(\din_cReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~118_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~118 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N23
dffeas \trueDualPortRam2|ram~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~118_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~45_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~38 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N18
cycloneiv_lcell_comb \trueDualPortRam2|ram~117 (
// Equation(s):
// \trueDualPortRam2|ram~117_combout  = (\rtl~42_combout  & ((\din_cReal[6]~input_o ))) # (!\rtl~42_combout  & (\trueDualPortRam2|ram~54_q ))

	.dataa(\rtl~42_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~54_q ),
	.datad(\din_cReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~117_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~117 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N19
dffeas \trueDualPortRam2|ram~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~117_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~43_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~54 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N8
cycloneiv_lcell_comb \trueDualPortRam2|ram~158 (
// Equation(s):
// \trueDualPortRam2|ram~158_combout  = (\r_addr_cReal[1]~input_o  & ((\r_addr_cReal[0]~input_o ) # ((\trueDualPortRam2|ram~54_q )))) # (!\r_addr_cReal[1]~input_o  & (!\r_addr_cReal[0]~input_o  & (\trueDualPortRam2|ram~38_q )))

	.dataa(\r_addr_cReal[1]~input_o ),
	.datab(\r_addr_cReal[0]~input_o ),
	.datac(\trueDualPortRam2|ram~38_q ),
	.datad(\trueDualPortRam2|ram~54_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~158_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~158 .lut_mask = 16'hBA98;
defparam \trueDualPortRam2|ram~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N0
cycloneiv_lcell_comb \trueDualPortRam2|ram~159 (
// Equation(s):
// \trueDualPortRam2|ram~159_combout  = (\r_addr_cReal[0]~input_o  & ((\trueDualPortRam2|ram~158_combout  & (\trueDualPortRam2|ram~62_q )) # (!\trueDualPortRam2|ram~158_combout  & ((\trueDualPortRam2|ram~46_q ))))) # (!\r_addr_cReal[0]~input_o  & 
// (((\trueDualPortRam2|ram~158_combout ))))

	.dataa(\r_addr_cReal[0]~input_o ),
	.datab(\trueDualPortRam2|ram~62_q ),
	.datac(\trueDualPortRam2|ram~46_q ),
	.datad(\trueDualPortRam2|ram~158_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~159_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~159 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam2|ram~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N26
cycloneiv_lcell_comb \trueDualPortRam2|ram~162 (
// Equation(s):
// \trueDualPortRam2|ram~162_combout  = (\r_addr_cReal[2]~input_o  & ((\trueDualPortRam2|ram~159_combout ))) # (!\r_addr_cReal[2]~input_o  & (\trueDualPortRam2|ram~161_combout ))

	.dataa(\r_addr_cReal[2]~input_o ),
	.datab(\trueDualPortRam2|ram~161_combout ),
	.datac(gnd),
	.datad(\trueDualPortRam2|ram~159_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~162_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~162 .lut_mask = 16'hEE44;
defparam \trueDualPortRam2|ram~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y6_N27
dffeas \trueDualPortRam2|dout_a[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_a[6] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_a[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y2_N15
cycloneiv_io_ibuf \din_cReal[7]~input (
	.i(din_cReal[7]),
	.ibar(gnd),
	.o(\din_cReal[7]~input_o ));
// synopsys translate_off
defparam \din_cReal[7]~input .bus_hold = "false";
defparam \din_cReal[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N26
cycloneiv_lcell_comb \trueDualPortRam2|ram~121 (
// Equation(s):
// \trueDualPortRam2|ram~121_combout  = (\rtl~34_combout  & ((\din_cReal[7]~input_o ))) # (!\rtl~34_combout  & (\trueDualPortRam2|ram~15_q ))

	.dataa(\rtl~34_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~15_q ),
	.datad(\din_cReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~121_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~121 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N8
cycloneiv_io_ibuf \din_cImag[7]~input (
	.i(din_cImag[7]),
	.ibar(gnd),
	.o(\din_cImag[7]~input_o ));
// synopsys translate_off
defparam \din_cImag[7]~input .bus_hold = "false";
defparam \din_cImag[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y6_N27
dffeas \trueDualPortRam2|ram~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~121_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~35_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~15 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N28
cycloneiv_lcell_comb \trueDualPortRam2|ram~122 (
// Equation(s):
// \trueDualPortRam2|ram~122_combout  = (\rtl~36_combout  & (\din_cReal[7]~input_o )) # (!\rtl~36_combout  & ((\trueDualPortRam2|ram~7_q )))

	.dataa(\din_cReal[7]~input_o ),
	.datab(\rtl~36_combout ),
	.datac(\trueDualPortRam2|ram~7_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~122_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~122 .lut_mask = 16'hB8B8;
defparam \trueDualPortRam2|ram~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y6_N29
dffeas \trueDualPortRam2|ram~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~122_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~7 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N30
cycloneiv_lcell_comb \trueDualPortRam2|ram~165 (
// Equation(s):
// \trueDualPortRam2|ram~165_combout  = (\r_addr_cReal[0]~input_o  & ((\r_addr_cReal[1]~input_o ) # ((\trueDualPortRam2|ram~15_q )))) # (!\r_addr_cReal[0]~input_o  & (!\r_addr_cReal[1]~input_o  & ((\trueDualPortRam2|ram~7_q ))))

	.dataa(\r_addr_cReal[0]~input_o ),
	.datab(\r_addr_cReal[1]~input_o ),
	.datac(\trueDualPortRam2|ram~15_q ),
	.datad(\trueDualPortRam2|ram~7_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~165_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~165 .lut_mask = 16'hB9A8;
defparam \trueDualPortRam2|ram~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y6_N14
cycloneiv_lcell_comb \trueDualPortRam2|ram~123 (
// Equation(s):
// \trueDualPortRam2|ram~123_combout  = (\rtl~38_combout  & (\din_cReal[7]~input_o )) # (!\rtl~38_combout  & ((\trueDualPortRam2|ram~31_q )))

	.dataa(\din_cReal[7]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~31_q ),
	.datad(\rtl~38_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~123_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~123 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam2|ram~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y6_N15
dffeas \trueDualPortRam2|ram~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~123_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~39_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~31 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N4
cycloneiv_lcell_comb \trueDualPortRam2|ram~166 (
// Equation(s):
// \trueDualPortRam2|ram~166_combout  = (\r_addr_cReal[1]~input_o  & ((\trueDualPortRam2|ram~165_combout  & ((\trueDualPortRam2|ram~31_q ))) # (!\trueDualPortRam2|ram~165_combout  & (\trueDualPortRam2|ram~23_q )))) # (!\r_addr_cReal[1]~input_o  & 
// (((\trueDualPortRam2|ram~165_combout ))))

	.dataa(\trueDualPortRam2|ram~23_q ),
	.datab(\r_addr_cReal[1]~input_o ),
	.datac(\trueDualPortRam2|ram~165_combout ),
	.datad(\trueDualPortRam2|ram~31_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~166_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~166 .lut_mask = 16'hF838;
defparam \trueDualPortRam2|ram~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N12
cycloneiv_lcell_comb \trueDualPortRam2|ram~124 (
// Equation(s):
// \trueDualPortRam2|ram~124_combout  = (\rtl~40_combout  & ((\din_cReal[7]~input_o ))) # (!\rtl~40_combout  & (\trueDualPortRam2|ram~47_q ))

	.dataa(gnd),
	.datab(\rtl~40_combout ),
	.datac(\trueDualPortRam2|ram~47_q ),
	.datad(\din_cReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~124_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~124 .lut_mask = 16'hFC30;
defparam \trueDualPortRam2|ram~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N13
dffeas \trueDualPortRam2|ram~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~124_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~47 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N6
cycloneiv_lcell_comb \rtl~42 (
// Equation(s):
// \rtl~42_combout  = (!\w_addr_cReal[0]~input_o  & (\w_addr_cReal[1]~input_o  & (\we_cReal~input_o  & \w_addr_cReal[2]~input_o )))

	.dataa(\w_addr_cReal[0]~input_o ),
	.datab(\w_addr_cReal[1]~input_o ),
	.datac(\we_cReal~input_o ),
	.datad(\w_addr_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~42_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~42 .lut_mask = 16'h4000;
defparam \rtl~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N8
cycloneiv_lcell_comb \trueDualPortRam2|ram~125 (
// Equation(s):
// \trueDualPortRam2|ram~125_combout  = (\rtl~42_combout  & (\din_cReal[7]~input_o )) # (!\rtl~42_combout  & ((\trueDualPortRam2|ram~55_q )))

	.dataa(\din_cReal[7]~input_o ),
	.datab(\rtl~42_combout ),
	.datac(\trueDualPortRam2|ram~55_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~125_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~125 .lut_mask = 16'hB8B8;
defparam \trueDualPortRam2|ram~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N9
dffeas \trueDualPortRam2|ram~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~125_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~43_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~55 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N12
cycloneiv_lcell_comb \trueDualPortRam2|ram~126 (
// Equation(s):
// \trueDualPortRam2|ram~126_combout  = (\rtl~44_combout  & ((\din_cReal[7]~input_o ))) # (!\rtl~44_combout  & (\trueDualPortRam2|ram~39_q ))

	.dataa(\rtl~44_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~39_q ),
	.datad(\din_cReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~126_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~126 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N13
dffeas \trueDualPortRam2|ram~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~126_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~45_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~39 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N18
cycloneiv_lcell_comb \trueDualPortRam2|ram~163 (
// Equation(s):
// \trueDualPortRam2|ram~163_combout  = (\r_addr_cReal[0]~input_o  & (\r_addr_cReal[1]~input_o )) # (!\r_addr_cReal[0]~input_o  & ((\r_addr_cReal[1]~input_o  & (\trueDualPortRam2|ram~55_q )) # (!\r_addr_cReal[1]~input_o  & ((\trueDualPortRam2|ram~39_q )))))

	.dataa(\r_addr_cReal[0]~input_o ),
	.datab(\r_addr_cReal[1]~input_o ),
	.datac(\trueDualPortRam2|ram~55_q ),
	.datad(\trueDualPortRam2|ram~39_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~163_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~163 .lut_mask = 16'hD9C8;
defparam \trueDualPortRam2|ram~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N12
cycloneiv_lcell_comb \trueDualPortRam2|ram~164 (
// Equation(s):
// \trueDualPortRam2|ram~164_combout  = (\r_addr_cReal[0]~input_o  & ((\trueDualPortRam2|ram~163_combout  & (\trueDualPortRam2|ram~63_q )) # (!\trueDualPortRam2|ram~163_combout  & ((\trueDualPortRam2|ram~47_q ))))) # (!\r_addr_cReal[0]~input_o  & 
// (((\trueDualPortRam2|ram~163_combout ))))

	.dataa(\trueDualPortRam2|ram~63_q ),
	.datab(\r_addr_cReal[0]~input_o ),
	.datac(\trueDualPortRam2|ram~47_q ),
	.datad(\trueDualPortRam2|ram~163_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~164_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~164 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam2|ram~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N24
cycloneiv_lcell_comb \trueDualPortRam2|ram~167 (
// Equation(s):
// \trueDualPortRam2|ram~167_combout  = (\r_addr_cReal[2]~input_o  & ((\trueDualPortRam2|ram~164_combout ))) # (!\r_addr_cReal[2]~input_o  & (\trueDualPortRam2|ram~166_combout ))

	.dataa(\r_addr_cReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~166_combout ),
	.datad(\trueDualPortRam2|ram~164_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~167_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~167 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y6_N25
dffeas \trueDualPortRam2|dout_a[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_a[7] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_a[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y7_N15
cycloneiv_io_ibuf \r_addr_cImag[0]~input (
	.i(r_addr_cImag[0]),
	.ibar(gnd),
	.o(\r_addr_cImag[0]~input_o ));
// synopsys translate_off
defparam \r_addr_cImag[0]~input .bus_hold = "false";
defparam \r_addr_cImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N28
cycloneiv_lcell_comb \trueDualPortRam2|ram~168 (
// Equation(s):
// \trueDualPortRam2|ram~168_combout  = (\r_addr_cImag[1]~input_o  & ((\r_addr_cImag[0]~input_o ) # ((\trueDualPortRam2|ram~48_q )))) # (!\r_addr_cImag[1]~input_o  & (!\r_addr_cImag[0]~input_o  & (\trueDualPortRam2|ram~32_q )))

	.dataa(\r_addr_cImag[1]~input_o ),
	.datab(\r_addr_cImag[0]~input_o ),
	.datac(\trueDualPortRam2|ram~32_q ),
	.datad(\trueDualPortRam2|ram~48_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~168_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~168 .lut_mask = 16'hBA98;
defparam \trueDualPortRam2|ram~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N14
cycloneiv_lcell_comb \trueDualPortRam2|ram~169 (
// Equation(s):
// \trueDualPortRam2|ram~169_combout  = (\r_addr_cImag[0]~input_o  & ((\trueDualPortRam2|ram~168_combout  & (\trueDualPortRam2|ram~56_q )) # (!\trueDualPortRam2|ram~168_combout  & ((\trueDualPortRam2|ram~40_q ))))) # (!\r_addr_cImag[0]~input_o  & 
// (((\trueDualPortRam2|ram~168_combout ))))

	.dataa(\trueDualPortRam2|ram~56_q ),
	.datab(\trueDualPortRam2|ram~40_q ),
	.datac(\r_addr_cImag[0]~input_o ),
	.datad(\trueDualPortRam2|ram~168_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~169_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~169 .lut_mask = 16'hAFC0;
defparam \trueDualPortRam2|ram~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y5_N1
cycloneiv_io_ibuf \r_addr_cImag[1]~input (
	.i(r_addr_cImag[1]),
	.ibar(gnd),
	.o(\r_addr_cImag[1]~input_o ));
// synopsys translate_off
defparam \r_addr_cImag[1]~input .bus_hold = "false";
defparam \r_addr_cImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N0
cycloneiv_lcell_comb \trueDualPortRam2|ram~170 (
// Equation(s):
// \trueDualPortRam2|ram~170_combout  = (\r_addr_cImag[1]~input_o  & (\r_addr_cImag[0]~input_o )) # (!\r_addr_cImag[1]~input_o  & ((\r_addr_cImag[0]~input_o  & ((\trueDualPortRam2|ram~8_q ))) # (!\r_addr_cImag[0]~input_o  & (\trueDualPortRam2|ram~0_q ))))

	.dataa(\r_addr_cImag[1]~input_o ),
	.datab(\r_addr_cImag[0]~input_o ),
	.datac(\trueDualPortRam2|ram~0_q ),
	.datad(\trueDualPortRam2|ram~8_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~170_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~170 .lut_mask = 16'hDC98;
defparam \trueDualPortRam2|ram~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N6
cycloneiv_lcell_comb \trueDualPortRam2|ram~171 (
// Equation(s):
// \trueDualPortRam2|ram~171_combout  = (\r_addr_cImag[1]~input_o  & ((\trueDualPortRam2|ram~170_combout  & (\trueDualPortRam2|ram~24_q )) # (!\trueDualPortRam2|ram~170_combout  & ((\trueDualPortRam2|ram~16_q ))))) # (!\r_addr_cImag[1]~input_o  & 
// (((\trueDualPortRam2|ram~170_combout ))))

	.dataa(\trueDualPortRam2|ram~24_q ),
	.datab(\r_addr_cImag[1]~input_o ),
	.datac(\trueDualPortRam2|ram~16_q ),
	.datad(\trueDualPortRam2|ram~170_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~171_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~171 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam2|ram~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N26
cycloneiv_lcell_comb \trueDualPortRam2|ram~172 (
// Equation(s):
// \trueDualPortRam2|ram~172_combout  = (\r_addr_cImag[2]~input_o  & (\trueDualPortRam2|ram~169_combout )) # (!\r_addr_cImag[2]~input_o  & ((\trueDualPortRam2|ram~171_combout )))

	.dataa(\r_addr_cImag[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~169_combout ),
	.datad(\trueDualPortRam2|ram~171_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~172_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~172 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam2|ram~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N27
dffeas \trueDualPortRam2|dout_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_b[0] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N20
cycloneiv_lcell_comb \trueDualPortRam2|ram~173 (
// Equation(s):
// \trueDualPortRam2|ram~173_combout  = (\r_addr_cImag[0]~input_o  & (((\r_addr_cImag[1]~input_o )))) # (!\r_addr_cImag[0]~input_o  & ((\r_addr_cImag[1]~input_o  & (\trueDualPortRam2|ram~49_q )) # (!\r_addr_cImag[1]~input_o  & ((\trueDualPortRam2|ram~33_q 
// )))))

	.dataa(\trueDualPortRam2|ram~49_q ),
	.datab(\r_addr_cImag[0]~input_o ),
	.datac(\r_addr_cImag[1]~input_o ),
	.datad(\trueDualPortRam2|ram~33_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~173_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~173 .lut_mask = 16'hE3E0;
defparam \trueDualPortRam2|ram~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y7_N28
cycloneiv_lcell_comb \trueDualPortRam2|ram~174 (
// Equation(s):
// \trueDualPortRam2|ram~174_combout  = (\r_addr_cImag[0]~input_o  & ((\trueDualPortRam2|ram~173_combout  & ((\trueDualPortRam2|ram~57_q ))) # (!\trueDualPortRam2|ram~173_combout  & (\trueDualPortRam2|ram~41_q )))) # (!\r_addr_cImag[0]~input_o  & 
// (((\trueDualPortRam2|ram~173_combout ))))

	.dataa(\r_addr_cImag[0]~input_o ),
	.datab(\trueDualPortRam2|ram~41_q ),
	.datac(\trueDualPortRam2|ram~57_q ),
	.datad(\trueDualPortRam2|ram~173_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~174_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~174 .lut_mask = 16'hF588;
defparam \trueDualPortRam2|ram~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y7_N10
cycloneiv_lcell_comb \trueDualPortRam2|ram~175 (
// Equation(s):
// \trueDualPortRam2|ram~175_combout  = (\r_addr_cImag[0]~input_o  & (((\r_addr_cImag[1]~input_o ) # (\trueDualPortRam2|ram~9_q )))) # (!\r_addr_cImag[0]~input_o  & (\trueDualPortRam2|ram~1_q  & (!\r_addr_cImag[1]~input_o )))

	.dataa(\r_addr_cImag[0]~input_o ),
	.datab(\trueDualPortRam2|ram~1_q ),
	.datac(\r_addr_cImag[1]~input_o ),
	.datad(\trueDualPortRam2|ram~9_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~175_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~175 .lut_mask = 16'hAEA4;
defparam \trueDualPortRam2|ram~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y7_N0
cycloneiv_lcell_comb \trueDualPortRam2|ram~176 (
// Equation(s):
// \trueDualPortRam2|ram~176_combout  = (\r_addr_cImag[1]~input_o  & ((\trueDualPortRam2|ram~175_combout  & (\trueDualPortRam2|ram~25_q )) # (!\trueDualPortRam2|ram~175_combout  & ((\trueDualPortRam2|ram~17_q ))))) # (!\r_addr_cImag[1]~input_o  & 
// (((\trueDualPortRam2|ram~175_combout ))))

	.dataa(\r_addr_cImag[1]~input_o ),
	.datab(\trueDualPortRam2|ram~25_q ),
	.datac(\trueDualPortRam2|ram~17_q ),
	.datad(\trueDualPortRam2|ram~175_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~176_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~176 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam2|ram~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y7_N14
cycloneiv_lcell_comb \trueDualPortRam2|ram~177 (
// Equation(s):
// \trueDualPortRam2|ram~177_combout  = (\r_addr_cImag[2]~input_o  & (\trueDualPortRam2|ram~174_combout )) # (!\r_addr_cImag[2]~input_o  & ((\trueDualPortRam2|ram~176_combout )))

	.dataa(\r_addr_cImag[2]~input_o ),
	.datab(\trueDualPortRam2|ram~174_combout ),
	.datac(gnd),
	.datad(\trueDualPortRam2|ram~176_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~177_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~177 .lut_mask = 16'hDD88;
defparam \trueDualPortRam2|ram~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y7_N15
dffeas \trueDualPortRam2|dout_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_b[1] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_b[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y6_N8
cycloneiv_io_ibuf \r_addr_cImag[2]~input (
	.i(r_addr_cImag[2]),
	.ibar(gnd),
	.o(\r_addr_cImag[2]~input_o ));
// synopsys translate_off
defparam \r_addr_cImag[2]~input .bus_hold = "false";
defparam \r_addr_cImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N0
cycloneiv_lcell_comb \trueDualPortRam2|ram~180 (
// Equation(s):
// \trueDualPortRam2|ram~180_combout  = (\r_addr_cImag[0]~input_o  & ((\r_addr_cImag[1]~input_o ) # ((\trueDualPortRam2|ram~10_q )))) # (!\r_addr_cImag[0]~input_o  & (!\r_addr_cImag[1]~input_o  & (\trueDualPortRam2|ram~2_q )))

	.dataa(\r_addr_cImag[0]~input_o ),
	.datab(\r_addr_cImag[1]~input_o ),
	.datac(\trueDualPortRam2|ram~2_q ),
	.datad(\trueDualPortRam2|ram~10_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~180_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~180 .lut_mask = 16'hBA98;
defparam \trueDualPortRam2|ram~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N14
cycloneiv_lcell_comb \trueDualPortRam2|ram~181 (
// Equation(s):
// \trueDualPortRam2|ram~181_combout  = (\trueDualPortRam2|ram~180_combout  & (((\trueDualPortRam2|ram~26_q ) # (!\r_addr_cImag[1]~input_o )))) # (!\trueDualPortRam2|ram~180_combout  & (\trueDualPortRam2|ram~18_q  & (\r_addr_cImag[1]~input_o )))

	.dataa(\trueDualPortRam2|ram~18_q ),
	.datab(\trueDualPortRam2|ram~180_combout ),
	.datac(\r_addr_cImag[1]~input_o ),
	.datad(\trueDualPortRam2|ram~26_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~181_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~181 .lut_mask = 16'hEC2C;
defparam \trueDualPortRam2|ram~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N26
cycloneiv_lcell_comb \trueDualPortRam2|ram~87 (
// Equation(s):
// \trueDualPortRam2|ram~87_combout  = (\rtl~46_combout  & ((\din_cReal[2]~input_o ))) # (!\rtl~46_combout  & (\trueDualPortRam2|ram~58_q ))

	.dataa(gnd),
	.datab(\rtl~46_combout ),
	.datac(\trueDualPortRam2|ram~58_q ),
	.datad(\din_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~87_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~87 .lut_mask = 16'hFC30;
defparam \trueDualPortRam2|ram~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N27
dffeas \trueDualPortRam2|ram~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~87_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~47_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~58 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N24
cycloneiv_lcell_comb \trueDualPortRam2|ram~178 (
// Equation(s):
// \trueDualPortRam2|ram~178_combout  = (\r_addr_cImag[0]~input_o  & (\r_addr_cImag[1]~input_o )) # (!\r_addr_cImag[0]~input_o  & ((\r_addr_cImag[1]~input_o  & ((\trueDualPortRam2|ram~50_q ))) # (!\r_addr_cImag[1]~input_o  & (\trueDualPortRam2|ram~34_q ))))

	.dataa(\r_addr_cImag[0]~input_o ),
	.datab(\r_addr_cImag[1]~input_o ),
	.datac(\trueDualPortRam2|ram~34_q ),
	.datad(\trueDualPortRam2|ram~50_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~178_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~178 .lut_mask = 16'hDC98;
defparam \trueDualPortRam2|ram~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N10
cycloneiv_lcell_comb \trueDualPortRam2|ram~179 (
// Equation(s):
// \trueDualPortRam2|ram~179_combout  = (\r_addr_cImag[0]~input_o  & ((\trueDualPortRam2|ram~178_combout  & ((\trueDualPortRam2|ram~58_q ))) # (!\trueDualPortRam2|ram~178_combout  & (\trueDualPortRam2|ram~42_q )))) # (!\r_addr_cImag[0]~input_o  & 
// (((\trueDualPortRam2|ram~178_combout ))))

	.dataa(\r_addr_cImag[0]~input_o ),
	.datab(\trueDualPortRam2|ram~42_q ),
	.datac(\trueDualPortRam2|ram~58_q ),
	.datad(\trueDualPortRam2|ram~178_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~179_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~179 .lut_mask = 16'hF588;
defparam \trueDualPortRam2|ram~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N22
cycloneiv_lcell_comb \trueDualPortRam2|ram~182 (
// Equation(s):
// \trueDualPortRam2|ram~182_combout  = (\r_addr_cImag[2]~input_o  & ((\trueDualPortRam2|ram~179_combout ))) # (!\r_addr_cImag[2]~input_o  & (\trueDualPortRam2|ram~181_combout ))

	.dataa(gnd),
	.datab(\r_addr_cImag[2]~input_o ),
	.datac(\trueDualPortRam2|ram~181_combout ),
	.datad(\trueDualPortRam2|ram~179_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~182_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~182 .lut_mask = 16'hFC30;
defparam \trueDualPortRam2|ram~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y5_N23
dffeas \trueDualPortRam2|dout_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_b[2] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N28
cycloneiv_lcell_comb \trueDualPortRam2|ram~95 (
// Equation(s):
// \trueDualPortRam2|ram~95_combout  = (\rtl~46_combout  & ((\din_cReal[3]~input_o ))) # (!\rtl~46_combout  & (\trueDualPortRam2|ram~59_q ))

	.dataa(gnd),
	.datab(\rtl~46_combout ),
	.datac(\trueDualPortRam2|ram~59_q ),
	.datad(\din_cReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~95_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~95 .lut_mask = 16'hFC30;
defparam \trueDualPortRam2|ram~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N29
dffeas \trueDualPortRam2|ram~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~95_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~47_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~59 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N14
cycloneiv_lcell_comb \trueDualPortRam2|ram~183 (
// Equation(s):
// \trueDualPortRam2|ram~183_combout  = (\r_addr_cImag[0]~input_o  & (((\r_addr_cImag[1]~input_o )))) # (!\r_addr_cImag[0]~input_o  & ((\r_addr_cImag[1]~input_o  & (\trueDualPortRam2|ram~51_q )) # (!\r_addr_cImag[1]~input_o  & ((\trueDualPortRam2|ram~35_q 
// )))))

	.dataa(\r_addr_cImag[0]~input_o ),
	.datab(\trueDualPortRam2|ram~51_q ),
	.datac(\r_addr_cImag[1]~input_o ),
	.datad(\trueDualPortRam2|ram~35_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~183_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~183 .lut_mask = 16'hE5E0;
defparam \trueDualPortRam2|ram~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y7_N26
cycloneiv_lcell_comb \trueDualPortRam2|ram~184 (
// Equation(s):
// \trueDualPortRam2|ram~184_combout  = (\r_addr_cImag[0]~input_o  & ((\trueDualPortRam2|ram~183_combout  & ((\trueDualPortRam2|ram~59_q ))) # (!\trueDualPortRam2|ram~183_combout  & (\trueDualPortRam2|ram~43_q )))) # (!\r_addr_cImag[0]~input_o  & 
// (((\trueDualPortRam2|ram~183_combout ))))

	.dataa(\r_addr_cImag[0]~input_o ),
	.datab(\trueDualPortRam2|ram~43_q ),
	.datac(\trueDualPortRam2|ram~59_q ),
	.datad(\trueDualPortRam2|ram~183_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~184_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~184 .lut_mask = 16'hF588;
defparam \trueDualPortRam2|ram~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y5_N6
cycloneiv_lcell_comb \trueDualPortRam2|ram~89 (
// Equation(s):
// \trueDualPortRam2|ram~89_combout  = (\rtl~34_combout  & ((\din_cReal[3]~input_o ))) # (!\rtl~34_combout  & (\trueDualPortRam2|ram~11_q ))

	.dataa(\rtl~34_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~11_q ),
	.datad(\din_cReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~89_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~89 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y5_N7
dffeas \trueDualPortRam2|ram~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~89_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~35_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~11 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y7_N4
cycloneiv_lcell_comb \trueDualPortRam2|ram~185 (
// Equation(s):
// \trueDualPortRam2|ram~185_combout  = (\r_addr_cImag[0]~input_o  & (((\r_addr_cImag[1]~input_o ) # (\trueDualPortRam2|ram~11_q )))) # (!\r_addr_cImag[0]~input_o  & (\trueDualPortRam2|ram~3_q  & (!\r_addr_cImag[1]~input_o )))

	.dataa(\r_addr_cImag[0]~input_o ),
	.datab(\trueDualPortRam2|ram~3_q ),
	.datac(\r_addr_cImag[1]~input_o ),
	.datad(\trueDualPortRam2|ram~11_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~185_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~185 .lut_mask = 16'hAEA4;
defparam \trueDualPortRam2|ram~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N18
cycloneiv_lcell_comb \trueDualPortRam2|ram~88 (
// Equation(s):
// \trueDualPortRam2|ram~88_combout  = (\rtl~32_combout  & ((\din_cReal[3]~input_o ))) # (!\rtl~32_combout  & (\trueDualPortRam2|ram~19_q ))

	.dataa(gnd),
	.datab(\rtl~32_combout ),
	.datac(\trueDualPortRam2|ram~19_q ),
	.datad(\din_cReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~88_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~88 .lut_mask = 16'hFC30;
defparam \trueDualPortRam2|ram~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y5_N19
dffeas \trueDualPortRam2|ram~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~88_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~19 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y7_N2
cycloneiv_lcell_comb \trueDualPortRam2|ram~186 (
// Equation(s):
// \trueDualPortRam2|ram~186_combout  = (\r_addr_cImag[1]~input_o  & ((\trueDualPortRam2|ram~185_combout  & (\trueDualPortRam2|ram~27_q )) # (!\trueDualPortRam2|ram~185_combout  & ((\trueDualPortRam2|ram~19_q ))))) # (!\r_addr_cImag[1]~input_o  & 
// (((\trueDualPortRam2|ram~185_combout ))))

	.dataa(\r_addr_cImag[1]~input_o ),
	.datab(\trueDualPortRam2|ram~27_q ),
	.datac(\trueDualPortRam2|ram~185_combout ),
	.datad(\trueDualPortRam2|ram~19_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~186_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~186 .lut_mask = 16'hDAD0;
defparam \trueDualPortRam2|ram~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y7_N24
cycloneiv_lcell_comb \trueDualPortRam2|ram~187 (
// Equation(s):
// \trueDualPortRam2|ram~187_combout  = (\r_addr_cImag[2]~input_o  & (\trueDualPortRam2|ram~184_combout )) # (!\r_addr_cImag[2]~input_o  & ((\trueDualPortRam2|ram~186_combout )))

	.dataa(\r_addr_cImag[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~184_combout ),
	.datad(\trueDualPortRam2|ram~186_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~187_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~187 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam2|ram~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y7_N25
dffeas \trueDualPortRam2|dout_b[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_b[3] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N26
cycloneiv_lcell_comb \trueDualPortRam2|ram~190 (
// Equation(s):
// \trueDualPortRam2|ram~190_combout  = (\r_addr_cImag[1]~input_o  & (((\r_addr_cImag[0]~input_o )))) # (!\r_addr_cImag[1]~input_o  & ((\r_addr_cImag[0]~input_o  & ((\trueDualPortRam2|ram~12_q ))) # (!\r_addr_cImag[0]~input_o  & (\trueDualPortRam2|ram~4_q 
// ))))

	.dataa(\r_addr_cImag[1]~input_o ),
	.datab(\trueDualPortRam2|ram~4_q ),
	.datac(\r_addr_cImag[0]~input_o ),
	.datad(\trueDualPortRam2|ram~12_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~190_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~190 .lut_mask = 16'hF4A4;
defparam \trueDualPortRam2|ram~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N28
cycloneiv_lcell_comb \trueDualPortRam2|ram~191 (
// Equation(s):
// \trueDualPortRam2|ram~191_combout  = (\r_addr_cImag[1]~input_o  & ((\trueDualPortRam2|ram~190_combout  & (\trueDualPortRam2|ram~28_q )) # (!\trueDualPortRam2|ram~190_combout  & ((\trueDualPortRam2|ram~20_q ))))) # (!\r_addr_cImag[1]~input_o  & 
// (((\trueDualPortRam2|ram~190_combout ))))

	.dataa(\trueDualPortRam2|ram~28_q ),
	.datab(\r_addr_cImag[1]~input_o ),
	.datac(\trueDualPortRam2|ram~190_combout ),
	.datad(\trueDualPortRam2|ram~20_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~191_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~191 .lut_mask = 16'hBCB0;
defparam \trueDualPortRam2|ram~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N30
cycloneiv_lcell_comb \trueDualPortRam2|ram~103 (
// Equation(s):
// \trueDualPortRam2|ram~103_combout  = (\rtl~46_combout  & ((\din_cReal[4]~input_o ))) # (!\rtl~46_combout  & (\trueDualPortRam2|ram~60_q ))

	.dataa(gnd),
	.datab(\rtl~46_combout ),
	.datac(\trueDualPortRam2|ram~60_q ),
	.datad(\din_cReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~103_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~103 .lut_mask = 16'hFC30;
defparam \trueDualPortRam2|ram~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N31
dffeas \trueDualPortRam2|ram~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~103_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~47_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~60 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N18
cycloneiv_lcell_comb \trueDualPortRam2|ram~188 (
// Equation(s):
// \trueDualPortRam2|ram~188_combout  = (\r_addr_cImag[1]~input_o  & ((\r_addr_cImag[0]~input_o ) # ((\trueDualPortRam2|ram~52_q )))) # (!\r_addr_cImag[1]~input_o  & (!\r_addr_cImag[0]~input_o  & (\trueDualPortRam2|ram~36_q )))

	.dataa(\r_addr_cImag[1]~input_o ),
	.datab(\r_addr_cImag[0]~input_o ),
	.datac(\trueDualPortRam2|ram~36_q ),
	.datad(\trueDualPortRam2|ram~52_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~188_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~188 .lut_mask = 16'hBA98;
defparam \trueDualPortRam2|ram~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N16
cycloneiv_lcell_comb \trueDualPortRam2|ram~189 (
// Equation(s):
// \trueDualPortRam2|ram~189_combout  = (\r_addr_cImag[0]~input_o  & ((\trueDualPortRam2|ram~188_combout  & ((\trueDualPortRam2|ram~60_q ))) # (!\trueDualPortRam2|ram~188_combout  & (\trueDualPortRam2|ram~44_q )))) # (!\r_addr_cImag[0]~input_o  & 
// (((\trueDualPortRam2|ram~188_combout ))))

	.dataa(\trueDualPortRam2|ram~44_q ),
	.datab(\r_addr_cImag[0]~input_o ),
	.datac(\trueDualPortRam2|ram~60_q ),
	.datad(\trueDualPortRam2|ram~188_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~189_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~189 .lut_mask = 16'hF388;
defparam \trueDualPortRam2|ram~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N6
cycloneiv_lcell_comb \trueDualPortRam2|ram~192 (
// Equation(s):
// \trueDualPortRam2|ram~192_combout  = (\r_addr_cImag[2]~input_o  & ((\trueDualPortRam2|ram~189_combout ))) # (!\r_addr_cImag[2]~input_o  & (\trueDualPortRam2|ram~191_combout ))

	.dataa(gnd),
	.datab(\trueDualPortRam2|ram~191_combout ),
	.datac(\r_addr_cImag[2]~input_o ),
	.datad(\trueDualPortRam2|ram~189_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~192_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~192 .lut_mask = 16'hFC0C;
defparam \trueDualPortRam2|ram~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N7
dffeas \trueDualPortRam2|dout_b[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_b[4] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N16
cycloneiv_lcell_comb \trueDualPortRam2|ram~193 (
// Equation(s):
// \trueDualPortRam2|ram~193_combout  = (\r_addr_cImag[1]~input_o  & ((\trueDualPortRam2|ram~53_q ) # ((\r_addr_cImag[0]~input_o )))) # (!\r_addr_cImag[1]~input_o  & (((!\r_addr_cImag[0]~input_o  & \trueDualPortRam2|ram~37_q ))))

	.dataa(\r_addr_cImag[1]~input_o ),
	.datab(\trueDualPortRam2|ram~53_q ),
	.datac(\r_addr_cImag[0]~input_o ),
	.datad(\trueDualPortRam2|ram~37_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~193_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~193 .lut_mask = 16'hADA8;
defparam \trueDualPortRam2|ram~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y7_N8
cycloneiv_lcell_comb \trueDualPortRam2|ram~194 (
// Equation(s):
// \trueDualPortRam2|ram~194_combout  = (\r_addr_cImag[0]~input_o  & ((\trueDualPortRam2|ram~193_combout  & ((\trueDualPortRam2|ram~61_q ))) # (!\trueDualPortRam2|ram~193_combout  & (\trueDualPortRam2|ram~45_q )))) # (!\r_addr_cImag[0]~input_o  & 
// (((\trueDualPortRam2|ram~193_combout ))))

	.dataa(\r_addr_cImag[0]~input_o ),
	.datab(\trueDualPortRam2|ram~45_q ),
	.datac(\trueDualPortRam2|ram~193_combout ),
	.datad(\trueDualPortRam2|ram~61_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~194_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~194 .lut_mask = 16'hF858;
defparam \trueDualPortRam2|ram~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y7_N30
cycloneiv_lcell_comb \trueDualPortRam2|ram~195 (
// Equation(s):
// \trueDualPortRam2|ram~195_combout  = (\r_addr_cImag[0]~input_o  & (((\r_addr_cImag[1]~input_o ) # (\trueDualPortRam2|ram~13_q )))) # (!\r_addr_cImag[0]~input_o  & (\trueDualPortRam2|ram~5_q  & (!\r_addr_cImag[1]~input_o )))

	.dataa(\r_addr_cImag[0]~input_o ),
	.datab(\trueDualPortRam2|ram~5_q ),
	.datac(\r_addr_cImag[1]~input_o ),
	.datad(\trueDualPortRam2|ram~13_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~195_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~195 .lut_mask = 16'hAEA4;
defparam \trueDualPortRam2|ram~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y7_N12
cycloneiv_lcell_comb \trueDualPortRam2|ram~196 (
// Equation(s):
// \trueDualPortRam2|ram~196_combout  = (\trueDualPortRam2|ram~195_combout  & (((\trueDualPortRam2|ram~29_q ) # (!\r_addr_cImag[1]~input_o )))) # (!\trueDualPortRam2|ram~195_combout  & (\trueDualPortRam2|ram~21_q  & ((\r_addr_cImag[1]~input_o ))))

	.dataa(\trueDualPortRam2|ram~21_q ),
	.datab(\trueDualPortRam2|ram~29_q ),
	.datac(\trueDualPortRam2|ram~195_combout ),
	.datad(\r_addr_cImag[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~196_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~196 .lut_mask = 16'hCAF0;
defparam \trueDualPortRam2|ram~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y7_N6
cycloneiv_lcell_comb \trueDualPortRam2|ram~197 (
// Equation(s):
// \trueDualPortRam2|ram~197_combout  = (\r_addr_cImag[2]~input_o  & (\trueDualPortRam2|ram~194_combout )) # (!\r_addr_cImag[2]~input_o  & ((\trueDualPortRam2|ram~196_combout )))

	.dataa(\r_addr_cImag[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~194_combout ),
	.datad(\trueDualPortRam2|ram~196_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~197_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~197 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam2|ram~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y7_N7
dffeas \trueDualPortRam2|dout_b[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_b[5] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N30
cycloneiv_lcell_comb \trueDualPortRam2|ram~198 (
// Equation(s):
// \trueDualPortRam2|ram~198_combout  = (\r_addr_cImag[0]~input_o  & (\r_addr_cImag[1]~input_o )) # (!\r_addr_cImag[0]~input_o  & ((\r_addr_cImag[1]~input_o  & ((\trueDualPortRam2|ram~54_q ))) # (!\r_addr_cImag[1]~input_o  & (\trueDualPortRam2|ram~38_q ))))

	.dataa(\r_addr_cImag[0]~input_o ),
	.datab(\r_addr_cImag[1]~input_o ),
	.datac(\trueDualPortRam2|ram~38_q ),
	.datad(\trueDualPortRam2|ram~54_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~198_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~198 .lut_mask = 16'hDC98;
defparam \trueDualPortRam2|ram~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N22
cycloneiv_lcell_comb \trueDualPortRam2|ram~199 (
// Equation(s):
// \trueDualPortRam2|ram~199_combout  = (\r_addr_cImag[0]~input_o  & ((\trueDualPortRam2|ram~198_combout  & ((\trueDualPortRam2|ram~62_q ))) # (!\trueDualPortRam2|ram~198_combout  & (\trueDualPortRam2|ram~46_q )))) # (!\r_addr_cImag[0]~input_o  & 
// (((\trueDualPortRam2|ram~198_combout ))))

	.dataa(\r_addr_cImag[0]~input_o ),
	.datab(\trueDualPortRam2|ram~46_q ),
	.datac(\trueDualPortRam2|ram~198_combout ),
	.datad(\trueDualPortRam2|ram~62_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~199_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~199 .lut_mask = 16'hF858;
defparam \trueDualPortRam2|ram~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N16
cycloneiv_lcell_comb \trueDualPortRam2|ram~200 (
// Equation(s):
// \trueDualPortRam2|ram~200_combout  = (\r_addr_cImag[0]~input_o  & ((\r_addr_cImag[1]~input_o ) # ((\trueDualPortRam2|ram~14_q )))) # (!\r_addr_cImag[0]~input_o  & (!\r_addr_cImag[1]~input_o  & (\trueDualPortRam2|ram~6_q )))

	.dataa(\r_addr_cImag[0]~input_o ),
	.datab(\r_addr_cImag[1]~input_o ),
	.datac(\trueDualPortRam2|ram~6_q ),
	.datad(\trueDualPortRam2|ram~14_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~200_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~200 .lut_mask = 16'hBA98;
defparam \trueDualPortRam2|ram~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N10
cycloneiv_lcell_comb \trueDualPortRam2|ram~201 (
// Equation(s):
// \trueDualPortRam2|ram~201_combout  = (\r_addr_cImag[1]~input_o  & ((\trueDualPortRam2|ram~200_combout  & ((\trueDualPortRam2|ram~30_q ))) # (!\trueDualPortRam2|ram~200_combout  & (\trueDualPortRam2|ram~22_q )))) # (!\r_addr_cImag[1]~input_o  & 
// (((\trueDualPortRam2|ram~200_combout ))))

	.dataa(\trueDualPortRam2|ram~22_q ),
	.datab(\r_addr_cImag[1]~input_o ),
	.datac(\trueDualPortRam2|ram~30_q ),
	.datad(\trueDualPortRam2|ram~200_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~201_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~201 .lut_mask = 16'hF388;
defparam \trueDualPortRam2|ram~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N14
cycloneiv_lcell_comb \trueDualPortRam2|ram~202 (
// Equation(s):
// \trueDualPortRam2|ram~202_combout  = (\r_addr_cImag[2]~input_o  & (\trueDualPortRam2|ram~199_combout )) # (!\r_addr_cImag[2]~input_o  & ((\trueDualPortRam2|ram~201_combout )))

	.dataa(gnd),
	.datab(\r_addr_cImag[2]~input_o ),
	.datac(\trueDualPortRam2|ram~199_combout ),
	.datad(\trueDualPortRam2|ram~201_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~202_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~202 .lut_mask = 16'hF3C0;
defparam \trueDualPortRam2|ram~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y6_N15
dffeas \trueDualPortRam2|dout_b[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_b[6] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N22
cycloneiv_lcell_comb \trueDualPortRam2|ram~120 (
// Equation(s):
// \trueDualPortRam2|ram~120_combout  = (\rtl~32_combout  & (\din_cReal[7]~input_o )) # (!\rtl~32_combout  & ((\trueDualPortRam2|ram~23_q )))

	.dataa(\din_cReal[7]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~23_q ),
	.datad(\rtl~32_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~120_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~120 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam2|ram~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y5_N23
dffeas \trueDualPortRam2|ram~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~120_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|ram~23 .is_wysiwyg = "true";
defparam \trueDualPortRam2|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N24
cycloneiv_lcell_comb \trueDualPortRam2|ram~205 (
// Equation(s):
// \trueDualPortRam2|ram~205_combout  = (\r_addr_cImag[1]~input_o  & (((\r_addr_cImag[0]~input_o )))) # (!\r_addr_cImag[1]~input_o  & ((\r_addr_cImag[0]~input_o  & ((\trueDualPortRam2|ram~15_q ))) # (!\r_addr_cImag[0]~input_o  & (\trueDualPortRam2|ram~7_q 
// ))))

	.dataa(\r_addr_cImag[1]~input_o ),
	.datab(\trueDualPortRam2|ram~7_q ),
	.datac(\r_addr_cImag[0]~input_o ),
	.datad(\trueDualPortRam2|ram~15_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~205_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~205 .lut_mask = 16'hF4A4;
defparam \trueDualPortRam2|ram~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N22
cycloneiv_lcell_comb \trueDualPortRam2|ram~206 (
// Equation(s):
// \trueDualPortRam2|ram~206_combout  = (\r_addr_cImag[1]~input_o  & ((\trueDualPortRam2|ram~205_combout  & (\trueDualPortRam2|ram~31_q )) # (!\trueDualPortRam2|ram~205_combout  & ((\trueDualPortRam2|ram~23_q ))))) # (!\r_addr_cImag[1]~input_o  & 
// (((\trueDualPortRam2|ram~205_combout ))))

	.dataa(\r_addr_cImag[1]~input_o ),
	.datab(\trueDualPortRam2|ram~31_q ),
	.datac(\trueDualPortRam2|ram~23_q ),
	.datad(\trueDualPortRam2|ram~205_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~206_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~206 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam2|ram~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N16
cycloneiv_lcell_comb \trueDualPortRam2|ram~203 (
// Equation(s):
// \trueDualPortRam2|ram~203_combout  = (\r_addr_cImag[0]~input_o  & (\r_addr_cImag[1]~input_o )) # (!\r_addr_cImag[0]~input_o  & ((\r_addr_cImag[1]~input_o  & (\trueDualPortRam2|ram~55_q )) # (!\r_addr_cImag[1]~input_o  & ((\trueDualPortRam2|ram~39_q )))))

	.dataa(\r_addr_cImag[0]~input_o ),
	.datab(\r_addr_cImag[1]~input_o ),
	.datac(\trueDualPortRam2|ram~55_q ),
	.datad(\trueDualPortRam2|ram~39_q ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~203_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~203 .lut_mask = 16'hD9C8;
defparam \trueDualPortRam2|ram~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N18
cycloneiv_lcell_comb \trueDualPortRam2|ram~204 (
// Equation(s):
// \trueDualPortRam2|ram~204_combout  = (\r_addr_cImag[0]~input_o  & ((\trueDualPortRam2|ram~203_combout  & (\trueDualPortRam2|ram~63_q )) # (!\trueDualPortRam2|ram~203_combout  & ((\trueDualPortRam2|ram~47_q ))))) # (!\r_addr_cImag[0]~input_o  & 
// (((\trueDualPortRam2|ram~203_combout ))))

	.dataa(\trueDualPortRam2|ram~63_q ),
	.datab(\trueDualPortRam2|ram~47_q ),
	.datac(\r_addr_cImag[0]~input_o ),
	.datad(\trueDualPortRam2|ram~203_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~204_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~204 .lut_mask = 16'hAFC0;
defparam \trueDualPortRam2|ram~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N10
cycloneiv_lcell_comb \trueDualPortRam2|ram~207 (
// Equation(s):
// \trueDualPortRam2|ram~207_combout  = (\r_addr_cImag[2]~input_o  & ((\trueDualPortRam2|ram~204_combout ))) # (!\r_addr_cImag[2]~input_o  & (\trueDualPortRam2|ram~206_combout ))

	.dataa(\r_addr_cImag[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam2|ram~206_combout ),
	.datad(\trueDualPortRam2|ram~204_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam2|ram~207_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam2|ram~207 .lut_mask = 16'hFA50;
defparam \trueDualPortRam2|ram~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y6_N11
dffeas \trueDualPortRam2|dout_b[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam2|ram~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam2|dout_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam2|dout_b[7] .is_wysiwyg = "true";
defparam \trueDualPortRam2|dout_b[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y67_N22
cycloneiv_io_ibuf \din_dReal[0]~input (
	.i(din_dReal[0]),
	.ibar(gnd),
	.o(\din_dReal[0]~input_o ));
// synopsys translate_off
defparam \din_dReal[0]~input .bus_hold = "false";
defparam \din_dReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N0
cycloneiv_lcell_comb \trueDualPortRam3|ram~67 (
// Equation(s):
// \trueDualPortRam3|ram~67_combout  = (\rtl~54_combout  & ((\din_dReal[0]~input_o ))) # (!\rtl~54_combout  & (\trueDualPortRam3|ram~24_q ))

	.dataa(\rtl~54_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~24_q ),
	.datad(\din_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~67_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~67 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y67_N15
cycloneiv_io_ibuf \din_dImag[0]~input (
	.i(din_dImag[0]),
	.ibar(gnd),
	.o(\din_dImag[0]~input_o ));
// synopsys translate_off
defparam \din_dImag[0]~input .bus_hold = "false";
defparam \din_dImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneiv_io_ibuf \w_addr_dImag[0]~input (
	.i(w_addr_dImag[0]),
	.ibar(gnd),
	.o(\w_addr_dImag[0]~input_o ));
// synopsys translate_off
defparam \w_addr_dImag[0]~input .bus_hold = "false";
defparam \w_addr_dImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y65_N1
cycloneiv_io_ibuf \we_dImag~input (
	.i(we_dImag),
	.ibar(gnd),
	.o(\we_dImag~input_o ));
// synopsys translate_off
defparam \we_dImag~input .bus_hold = "false";
defparam \we_dImag~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y65_N8
cycloneiv_io_ibuf \w_addr_dImag[2]~input (
	.i(w_addr_dImag[2]),
	.ibar(gnd),
	.o(\w_addr_dImag[2]~input_o ));
// synopsys translate_off
defparam \w_addr_dImag[2]~input .bus_hold = "false";
defparam \w_addr_dImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N24
cycloneiv_lcell_comb \rtl~55 (
// Equation(s):
// \rtl~55_combout  = (\w_addr_dImag[1]~input_o  & (\w_addr_dImag[0]~input_o  & (\we_dImag~input_o  & !\w_addr_dImag[2]~input_o )))

	.dataa(\w_addr_dImag[1]~input_o ),
	.datab(\w_addr_dImag[0]~input_o ),
	.datac(\we_dImag~input_o ),
	.datad(\w_addr_dImag[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~55_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~55 .lut_mask = 16'h0080;
defparam \rtl~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N1
dffeas \trueDualPortRam3|ram~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~67_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~55_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~24 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~24 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y67_N15
cycloneiv_io_ibuf \r_addr_dReal[1]~input (
	.i(r_addr_dReal[1]),
	.ibar(gnd),
	.o(\r_addr_dReal[1]~input_o ));
// synopsys translate_off
defparam \r_addr_dReal[1]~input .bus_hold = "false";
defparam \r_addr_dReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y67_N15
cycloneiv_io_ibuf \w_addr_dReal[1]~input (
	.i(w_addr_dReal[1]),
	.ibar(gnd),
	.o(\w_addr_dReal[1]~input_o ));
// synopsys translate_off
defparam \w_addr_dReal[1]~input .bus_hold = "false";
defparam \w_addr_dReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y65_N15
cycloneiv_io_ibuf \w_addr_dReal[2]~input (
	.i(w_addr_dReal[2]),
	.ibar(gnd),
	.o(\w_addr_dReal[2]~input_o ));
// synopsys translate_off
defparam \w_addr_dReal[2]~input .bus_hold = "false";
defparam \w_addr_dReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y67_N22
cycloneiv_io_ibuf \w_addr_dReal[0]~input (
	.i(w_addr_dReal[0]),
	.ibar(gnd),
	.o(\w_addr_dReal[0]~input_o ));
// synopsys translate_off
defparam \w_addr_dReal[0]~input .bus_hold = "false";
defparam \w_addr_dReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N16
cycloneiv_lcell_comb \rtl~52 (
// Equation(s):
// \rtl~52_combout  = (\we_dReal~input_o  & (!\w_addr_dReal[1]~input_o  & (!\w_addr_dReal[2]~input_o  & !\w_addr_dReal[0]~input_o )))

	.dataa(\we_dReal~input_o ),
	.datab(\w_addr_dReal[1]~input_o ),
	.datac(\w_addr_dReal[2]~input_o ),
	.datad(\w_addr_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~52_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~52 .lut_mask = 16'h0002;
defparam \rtl~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N4
cycloneiv_lcell_comb \trueDualPortRam3|ram~66 (
// Equation(s):
// \trueDualPortRam3|ram~66_combout  = (\rtl~52_combout  & ((\din_dReal[0]~input_o ))) # (!\rtl~52_combout  & (\trueDualPortRam3|ram~0_q ))

	.dataa(gnd),
	.datab(\rtl~52_combout ),
	.datac(\trueDualPortRam3|ram~0_q ),
	.datad(\din_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~66_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~66 .lut_mask = 16'hFC30;
defparam \trueDualPortRam3|ram~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N26
cycloneiv_lcell_comb \rtl~53 (
// Equation(s):
// \rtl~53_combout  = (!\w_addr_dImag[1]~input_o  & (!\w_addr_dImag[0]~input_o  & (\we_dImag~input_o  & !\w_addr_dImag[2]~input_o )))

	.dataa(\w_addr_dImag[1]~input_o ),
	.datab(\w_addr_dImag[0]~input_o ),
	.datac(\we_dImag~input_o ),
	.datad(\w_addr_dImag[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~53_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~53 .lut_mask = 16'h0010;
defparam \rtl~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y66_N5
dffeas \trueDualPortRam3|ram~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~66_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~0 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneiv_io_ibuf \r_addr_dReal[0]~input (
	.i(r_addr_dReal[0]),
	.ibar(gnd),
	.o(\r_addr_dReal[0]~input_o ));
// synopsys translate_off
defparam \r_addr_dReal[0]~input .bus_hold = "false";
defparam \r_addr_dReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N10
cycloneiv_lcell_comb \rtl~50 (
// Equation(s):
// \rtl~50_combout  = (\we_dReal~input_o  & (!\w_addr_dReal[1]~input_o  & (!\w_addr_dReal[2]~input_o  & \w_addr_dReal[0]~input_o )))

	.dataa(\we_dReal~input_o ),
	.datab(\w_addr_dReal[1]~input_o ),
	.datac(\w_addr_dReal[2]~input_o ),
	.datad(\w_addr_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~50_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~50 .lut_mask = 16'h0200;
defparam \rtl~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N28
cycloneiv_lcell_comb \trueDualPortRam3|ram~65 (
// Equation(s):
// \trueDualPortRam3|ram~65_combout  = (\rtl~50_combout  & (\din_dReal[0]~input_o )) # (!\rtl~50_combout  & ((\trueDualPortRam3|ram~8_q )))

	.dataa(\din_dReal[0]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~8_q ),
	.datad(\rtl~50_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~65_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~65 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam3|ram~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N0
cycloneiv_lcell_comb \rtl~51 (
// Equation(s):
// \rtl~51_combout  = (!\w_addr_dImag[1]~input_o  & (\w_addr_dImag[0]~input_o  & (\we_dImag~input_o  & !\w_addr_dImag[2]~input_o )))

	.dataa(\w_addr_dImag[1]~input_o ),
	.datab(\w_addr_dImag[0]~input_o ),
	.datac(\we_dImag~input_o ),
	.datad(\w_addr_dImag[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~51_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~51 .lut_mask = 16'h0040;
defparam \rtl~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y66_N29
dffeas \trueDualPortRam3|ram~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~65_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~51_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~8 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N24
cycloneiv_lcell_comb \trueDualPortRam3|ram~130 (
// Equation(s):
// \trueDualPortRam3|ram~130_combout  = (\r_addr_dReal[1]~input_o  & (((\r_addr_dReal[0]~input_o )))) # (!\r_addr_dReal[1]~input_o  & ((\r_addr_dReal[0]~input_o  & ((\trueDualPortRam3|ram~8_q ))) # (!\r_addr_dReal[0]~input_o  & (\trueDualPortRam3|ram~0_q 
// ))))

	.dataa(\r_addr_dReal[1]~input_o ),
	.datab(\trueDualPortRam3|ram~0_q ),
	.datac(\r_addr_dReal[0]~input_o ),
	.datad(\trueDualPortRam3|ram~8_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~130_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~130 .lut_mask = 16'hF4A4;
defparam \trueDualPortRam3|ram~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N18
cycloneiv_lcell_comb \trueDualPortRam3|ram~131 (
// Equation(s):
// \trueDualPortRam3|ram~131_combout  = (\r_addr_dReal[1]~input_o  & ((\trueDualPortRam3|ram~130_combout  & ((\trueDualPortRam3|ram~24_q ))) # (!\trueDualPortRam3|ram~130_combout  & (\trueDualPortRam3|ram~16_q )))) # (!\r_addr_dReal[1]~input_o  & 
// (((\trueDualPortRam3|ram~130_combout ))))

	.dataa(\trueDualPortRam3|ram~16_q ),
	.datab(\trueDualPortRam3|ram~24_q ),
	.datac(\r_addr_dReal[1]~input_o ),
	.datad(\trueDualPortRam3|ram~130_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~131_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~131 .lut_mask = 16'hCFA0;
defparam \trueDualPortRam3|ram~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N24
cycloneiv_lcell_comb \rtl~56 (
// Equation(s):
// \rtl~56_combout  = (\we_dReal~input_o  & (!\w_addr_dReal[1]~input_o  & (\w_addr_dReal[2]~input_o  & \w_addr_dReal[0]~input_o )))

	.dataa(\we_dReal~input_o ),
	.datab(\w_addr_dReal[1]~input_o ),
	.datac(\w_addr_dReal[2]~input_o ),
	.datad(\w_addr_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~56_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~56 .lut_mask = 16'h2000;
defparam \rtl~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y66_N12
cycloneiv_lcell_comb \trueDualPortRam3|ram~68 (
// Equation(s):
// \trueDualPortRam3|ram~68_combout  = (\rtl~56_combout  & (\din_dReal[0]~input_o )) # (!\rtl~56_combout  & ((\trueDualPortRam3|ram~40_q )))

	.dataa(\din_dReal[0]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~40_q ),
	.datad(\rtl~56_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~68_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~68 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam3|ram~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N10
cycloneiv_lcell_comb \rtl~57 (
// Equation(s):
// \rtl~57_combout  = (!\w_addr_dImag[1]~input_o  & (\w_addr_dImag[0]~input_o  & (\we_dImag~input_o  & \w_addr_dImag[2]~input_o )))

	.dataa(\w_addr_dImag[1]~input_o ),
	.datab(\w_addr_dImag[0]~input_o ),
	.datac(\we_dImag~input_o ),
	.datad(\w_addr_dImag[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~57_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~57 .lut_mask = 16'h4000;
defparam \rtl~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y66_N13
dffeas \trueDualPortRam3|ram~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~68_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~40 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N16
cycloneiv_lcell_comb \trueDualPortRam3|ram~70 (
// Equation(s):
// \trueDualPortRam3|ram~70_combout  = (\rtl~60_combout  & ((\din_dReal[0]~input_o ))) # (!\rtl~60_combout  & (\trueDualPortRam3|ram~32_q ))

	.dataa(\rtl~60_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~32_q ),
	.datad(\din_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~70_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~70 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N22
cycloneiv_lcell_comb \rtl~61 (
// Equation(s):
// \rtl~61_combout  = (!\w_addr_dImag[1]~input_o  & (!\w_addr_dImag[0]~input_o  & (\we_dImag~input_o  & \w_addr_dImag[2]~input_o )))

	.dataa(\w_addr_dImag[1]~input_o ),
	.datab(\w_addr_dImag[0]~input_o ),
	.datac(\we_dImag~input_o ),
	.datad(\w_addr_dImag[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~61_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~61 .lut_mask = 16'h1000;
defparam \rtl~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y66_N17
dffeas \trueDualPortRam3|ram~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~70_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~61_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~32 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N22
cycloneiv_lcell_comb \trueDualPortRam3|ram~128 (
// Equation(s):
// \trueDualPortRam3|ram~128_combout  = (\r_addr_dReal[0]~input_o  & (((\r_addr_dReal[1]~input_o )))) # (!\r_addr_dReal[0]~input_o  & ((\r_addr_dReal[1]~input_o  & (\trueDualPortRam3|ram~48_q )) # (!\r_addr_dReal[1]~input_o  & ((\trueDualPortRam3|ram~32_q 
// )))))

	.dataa(\trueDualPortRam3|ram~48_q ),
	.datab(\r_addr_dReal[0]~input_o ),
	.datac(\r_addr_dReal[1]~input_o ),
	.datad(\trueDualPortRam3|ram~32_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~128_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~128 .lut_mask = 16'hE3E0;
defparam \trueDualPortRam3|ram~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N6
cycloneiv_lcell_comb \trueDualPortRam3|ram~129 (
// Equation(s):
// \trueDualPortRam3|ram~129_combout  = (\r_addr_dReal[0]~input_o  & ((\trueDualPortRam3|ram~128_combout  & (\trueDualPortRam3|ram~56_q )) # (!\trueDualPortRam3|ram~128_combout  & ((\trueDualPortRam3|ram~40_q ))))) # (!\r_addr_dReal[0]~input_o  & 
// (((\trueDualPortRam3|ram~128_combout ))))

	.dataa(\trueDualPortRam3|ram~56_q ),
	.datab(\r_addr_dReal[0]~input_o ),
	.datac(\trueDualPortRam3|ram~40_q ),
	.datad(\trueDualPortRam3|ram~128_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~129_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~129 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N16
cycloneiv_lcell_comb \trueDualPortRam3|ram~132 (
// Equation(s):
// \trueDualPortRam3|ram~132_combout  = (\r_addr_dReal[2]~input_o  & ((\trueDualPortRam3|ram~129_combout ))) # (!\r_addr_dReal[2]~input_o  & (\trueDualPortRam3|ram~131_combout ))

	.dataa(\r_addr_dReal[2]~input_o ),
	.datab(\trueDualPortRam3|ram~131_combout ),
	.datac(gnd),
	.datad(\trueDualPortRam3|ram~129_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~132_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~132 .lut_mask = 16'hEE44;
defparam \trueDualPortRam3|ram~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y66_N17
dffeas \trueDualPortRam3|dout_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_a[0] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_a[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y67_N1
cycloneiv_io_ibuf \din_dReal[1]~input (
	.i(din_dReal[1]),
	.ibar(gnd),
	.o(\din_dReal[1]~input_o ));
// synopsys translate_off
defparam \din_dReal[1]~input .bus_hold = "false";
defparam \din_dReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N28
cycloneiv_lcell_comb \trueDualPortRam3|ram~79 (
// Equation(s):
// \trueDualPortRam3|ram~79_combout  = (\rtl~62_combout  & ((\din_dReal[1]~input_o ))) # (!\rtl~62_combout  & (\trueDualPortRam3|ram~57_q ))

	.dataa(\rtl~62_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~57_q ),
	.datad(\din_dReal[1]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~79_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~79 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y67_N8
cycloneiv_io_ibuf \din_dImag[1]~input (
	.i(din_dImag[1]),
	.ibar(gnd),
	.o(\din_dImag[1]~input_o ));
// synopsys translate_off
defparam \din_dImag[1]~input .bus_hold = "false";
defparam \din_dImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N20
cycloneiv_lcell_comb \rtl~63 (
// Equation(s):
// \rtl~63_combout  = (\w_addr_dImag[1]~input_o  & (\w_addr_dImag[0]~input_o  & (\we_dImag~input_o  & \w_addr_dImag[2]~input_o )))

	.dataa(\w_addr_dImag[1]~input_o ),
	.datab(\w_addr_dImag[0]~input_o ),
	.datac(\we_dImag~input_o ),
	.datad(\w_addr_dImag[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~63_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~63 .lut_mask = 16'h8000;
defparam \rtl~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y64_N29
dffeas \trueDualPortRam3|ram~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~79_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~63_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~57 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N26
cycloneiv_lcell_comb \rtl~58 (
// Equation(s):
// \rtl~58_combout  = (\we_dReal~input_o  & (\w_addr_dReal[1]~input_o  & (\w_addr_dReal[2]~input_o  & !\w_addr_dReal[0]~input_o )))

	.dataa(\we_dReal~input_o ),
	.datab(\w_addr_dReal[1]~input_o ),
	.datac(\w_addr_dReal[2]~input_o ),
	.datad(\w_addr_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~58_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~58 .lut_mask = 16'h0080;
defparam \rtl~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N18
cycloneiv_lcell_comb \trueDualPortRam3|ram~77 (
// Equation(s):
// \trueDualPortRam3|ram~77_combout  = (\rtl~58_combout  & (\din_dReal[1]~input_o )) # (!\rtl~58_combout  & ((\trueDualPortRam3|ram~49_q )))

	.dataa(\din_dReal[1]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~49_q ),
	.datad(\rtl~58_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~77_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~77 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam3|ram~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N16
cycloneiv_lcell_comb \rtl~59 (
// Equation(s):
// \rtl~59_combout  = (\w_addr_dImag[1]~input_o  & (!\w_addr_dImag[0]~input_o  & (\we_dImag~input_o  & \w_addr_dImag[2]~input_o )))

	.dataa(\w_addr_dImag[1]~input_o ),
	.datab(\w_addr_dImag[0]~input_o ),
	.datac(\we_dImag~input_o ),
	.datad(\w_addr_dImag[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~59_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~59 .lut_mask = 16'h2000;
defparam \rtl~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y66_N19
dffeas \trueDualPortRam3|ram~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~77_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~59_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~49 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N4
cycloneiv_lcell_comb \trueDualPortRam3|ram~133 (
// Equation(s):
// \trueDualPortRam3|ram~133_combout  = (\r_addr_dReal[1]~input_o  & (((\r_addr_dReal[0]~input_o ) # (\trueDualPortRam3|ram~49_q )))) # (!\r_addr_dReal[1]~input_o  & (\trueDualPortRam3|ram~33_q  & (!\r_addr_dReal[0]~input_o )))

	.dataa(\trueDualPortRam3|ram~33_q ),
	.datab(\r_addr_dReal[1]~input_o ),
	.datac(\r_addr_dReal[0]~input_o ),
	.datad(\trueDualPortRam3|ram~49_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~133_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~133 .lut_mask = 16'hCEC2;
defparam \trueDualPortRam3|ram~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N8
cycloneiv_lcell_comb \trueDualPortRam3|ram~134 (
// Equation(s):
// \trueDualPortRam3|ram~134_combout  = (\r_addr_dReal[0]~input_o  & ((\trueDualPortRam3|ram~133_combout  & ((\trueDualPortRam3|ram~57_q ))) # (!\trueDualPortRam3|ram~133_combout  & (\trueDualPortRam3|ram~41_q )))) # (!\r_addr_dReal[0]~input_o  & 
// (((\trueDualPortRam3|ram~133_combout ))))

	.dataa(\trueDualPortRam3|ram~41_q ),
	.datab(\r_addr_dReal[0]~input_o ),
	.datac(\trueDualPortRam3|ram~57_q ),
	.datad(\trueDualPortRam3|ram~133_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~134_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~134 .lut_mask = 16'hF388;
defparam \trueDualPortRam3|ram~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N6
cycloneiv_lcell_comb \rtl~54 (
// Equation(s):
// \rtl~54_combout  = (\we_dReal~input_o  & (\w_addr_dReal[1]~input_o  & (!\w_addr_dReal[2]~input_o  & \w_addr_dReal[0]~input_o )))

	.dataa(\we_dReal~input_o ),
	.datab(\w_addr_dReal[1]~input_o ),
	.datac(\w_addr_dReal[2]~input_o ),
	.datad(\w_addr_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~54_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~54 .lut_mask = 16'h0800;
defparam \rtl~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N18
cycloneiv_lcell_comb \trueDualPortRam3|ram~75 (
// Equation(s):
// \trueDualPortRam3|ram~75_combout  = (\rtl~54_combout  & (\din_dReal[1]~input_o )) # (!\rtl~54_combout  & ((\trueDualPortRam3|ram~25_q )))

	.dataa(gnd),
	.datab(\din_dReal[1]~input_o ),
	.datac(\trueDualPortRam3|ram~25_q ),
	.datad(\rtl~54_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~75_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~75 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam3|ram~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N19
dffeas \trueDualPortRam3|ram~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~75_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~55_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~25 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N10
cycloneiv_lcell_comb \trueDualPortRam3|ram~74 (
// Equation(s):
// \trueDualPortRam3|ram~74_combout  = (\rtl~52_combout  & (\din_dReal[1]~input_o )) # (!\rtl~52_combout  & ((\trueDualPortRam3|ram~1_q )))

	.dataa(gnd),
	.datab(\din_dReal[1]~input_o ),
	.datac(\trueDualPortRam3|ram~1_q ),
	.datad(\rtl~52_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~74_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~74 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam3|ram~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y66_N11
dffeas \trueDualPortRam3|ram~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~74_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~1 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N2
cycloneiv_lcell_comb \trueDualPortRam3|ram~135 (
// Equation(s):
// \trueDualPortRam3|ram~135_combout  = (\r_addr_dReal[0]~input_o  & ((\trueDualPortRam3|ram~9_q ) # ((\r_addr_dReal[1]~input_o )))) # (!\r_addr_dReal[0]~input_o  & (((!\r_addr_dReal[1]~input_o  & \trueDualPortRam3|ram~1_q ))))

	.dataa(\trueDualPortRam3|ram~9_q ),
	.datab(\r_addr_dReal[0]~input_o ),
	.datac(\r_addr_dReal[1]~input_o ),
	.datad(\trueDualPortRam3|ram~1_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~135_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~135 .lut_mask = 16'hCBC8;
defparam \trueDualPortRam3|ram~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N0
cycloneiv_lcell_comb \trueDualPortRam3|ram~136 (
// Equation(s):
// \trueDualPortRam3|ram~136_combout  = (\r_addr_dReal[1]~input_o  & ((\trueDualPortRam3|ram~135_combout  & ((\trueDualPortRam3|ram~25_q ))) # (!\trueDualPortRam3|ram~135_combout  & (\trueDualPortRam3|ram~17_q )))) # (!\r_addr_dReal[1]~input_o  & 
// (((\trueDualPortRam3|ram~135_combout ))))

	.dataa(\trueDualPortRam3|ram~17_q ),
	.datab(\r_addr_dReal[1]~input_o ),
	.datac(\trueDualPortRam3|ram~25_q ),
	.datad(\trueDualPortRam3|ram~135_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~136_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~136 .lut_mask = 16'hF388;
defparam \trueDualPortRam3|ram~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N26
cycloneiv_lcell_comb \trueDualPortRam3|ram~137 (
// Equation(s):
// \trueDualPortRam3|ram~137_combout  = (\r_addr_dReal[2]~input_o  & (\trueDualPortRam3|ram~134_combout )) # (!\r_addr_dReal[2]~input_o  & ((\trueDualPortRam3|ram~136_combout )))

	.dataa(\r_addr_dReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~134_combout ),
	.datad(\trueDualPortRam3|ram~136_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~137_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~137 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam3|ram~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y66_N27
dffeas \trueDualPortRam3|dout_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_a[1] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y67_N8
cycloneiv_io_ibuf \din_dReal[2]~input (
	.i(din_dReal[2]),
	.ibar(gnd),
	.o(\din_dReal[2]~input_o ));
// synopsys translate_off
defparam \din_dReal[2]~input .bus_hold = "false";
defparam \din_dReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y64_N12
cycloneiv_lcell_comb \trueDualPortRam3|ram~84 (
// Equation(s):
// \trueDualPortRam3|ram~84_combout  = (\rtl~56_combout  & ((\din_dReal[2]~input_o ))) # (!\rtl~56_combout  & (\trueDualPortRam3|ram~42_q ))

	.dataa(\rtl~56_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~42_q ),
	.datad(\din_dReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~84_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~84 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y67_N15
cycloneiv_io_ibuf \din_dImag[2]~input (
	.i(din_dImag[2]),
	.ibar(gnd),
	.o(\din_dImag[2]~input_o ));
// synopsys translate_off
defparam \din_dImag[2]~input .bus_hold = "false";
defparam \din_dImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y64_N13
dffeas \trueDualPortRam3|ram~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~84_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~42 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N0
cycloneiv_lcell_comb \trueDualPortRam3|ram~85 (
// Equation(s):
// \trueDualPortRam3|ram~85_combout  = (\rtl~58_combout  & (\din_dReal[2]~input_o )) # (!\rtl~58_combout  & ((\trueDualPortRam3|ram~50_q )))

	.dataa(\din_dReal[2]~input_o ),
	.datab(\rtl~58_combout ),
	.datac(\trueDualPortRam3|ram~50_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~85_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~85 .lut_mask = 16'hB8B8;
defparam \trueDualPortRam3|ram~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y66_N1
dffeas \trueDualPortRam3|ram~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~85_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~59_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~50 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y64_N20
cycloneiv_lcell_comb \trueDualPortRam3|ram~138 (
// Equation(s):
// \trueDualPortRam3|ram~138_combout  = (\r_addr_dReal[0]~input_o  & (((\r_addr_dReal[1]~input_o )))) # (!\r_addr_dReal[0]~input_o  & ((\r_addr_dReal[1]~input_o  & ((\trueDualPortRam3|ram~50_q ))) # (!\r_addr_dReal[1]~input_o  & (\trueDualPortRam3|ram~34_q 
// ))))

	.dataa(\trueDualPortRam3|ram~34_q ),
	.datab(\r_addr_dReal[0]~input_o ),
	.datac(\r_addr_dReal[1]~input_o ),
	.datad(\trueDualPortRam3|ram~50_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~138_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~138 .lut_mask = 16'hF2C2;
defparam \trueDualPortRam3|ram~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y64_N14
cycloneiv_lcell_comb \trueDualPortRam3|ram~139 (
// Equation(s):
// \trueDualPortRam3|ram~139_combout  = (\r_addr_dReal[0]~input_o  & ((\trueDualPortRam3|ram~138_combout  & (\trueDualPortRam3|ram~58_q )) # (!\trueDualPortRam3|ram~138_combout  & ((\trueDualPortRam3|ram~42_q ))))) # (!\r_addr_dReal[0]~input_o  & 
// (((\trueDualPortRam3|ram~138_combout ))))

	.dataa(\trueDualPortRam3|ram~58_q ),
	.datab(\r_addr_dReal[0]~input_o ),
	.datac(\trueDualPortRam3|ram~42_q ),
	.datad(\trueDualPortRam3|ram~138_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~139_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~139 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N20
cycloneiv_lcell_comb \rtl~48 (
// Equation(s):
// \rtl~48_combout  = (\we_dReal~input_o  & (\w_addr_dReal[1]~input_o  & (!\w_addr_dReal[2]~input_o  & !\w_addr_dReal[0]~input_o )))

	.dataa(\we_dReal~input_o ),
	.datab(\w_addr_dReal[1]~input_o ),
	.datac(\w_addr_dReal[2]~input_o ),
	.datad(\w_addr_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~48_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~48 .lut_mask = 16'h0008;
defparam \rtl~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N28
cycloneiv_lcell_comb \trueDualPortRam3|ram~80 (
// Equation(s):
// \trueDualPortRam3|ram~80_combout  = (\rtl~48_combout  & (\din_dReal[2]~input_o )) # (!\rtl~48_combout  & ((\trueDualPortRam3|ram~18_q )))

	.dataa(gnd),
	.datab(\din_dReal[2]~input_o ),
	.datac(\trueDualPortRam3|ram~18_q ),
	.datad(\rtl~48_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~80_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~80 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam3|ram~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N2
cycloneiv_lcell_comb \rtl~49 (
// Equation(s):
// \rtl~49_combout  = (\w_addr_dImag[1]~input_o  & (!\w_addr_dImag[0]~input_o  & (\we_dImag~input_o  & !\w_addr_dImag[2]~input_o )))

	.dataa(\w_addr_dImag[1]~input_o ),
	.datab(\w_addr_dImag[0]~input_o ),
	.datac(\we_dImag~input_o ),
	.datad(\w_addr_dImag[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~49_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~49 .lut_mask = 16'h0020;
defparam \rtl~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y66_N29
dffeas \trueDualPortRam3|ram~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~80_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~49_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~18 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N28
cycloneiv_lcell_comb \trueDualPortRam3|ram~83 (
// Equation(s):
// \trueDualPortRam3|ram~83_combout  = (\rtl~54_combout  & ((\din_dReal[2]~input_o ))) # (!\rtl~54_combout  & (\trueDualPortRam3|ram~26_q ))

	.dataa(\rtl~54_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~26_q ),
	.datad(\din_dReal[2]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~83_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~83 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N29
dffeas \trueDualPortRam3|ram~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~83_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~55_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~26 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N20
cycloneiv_lcell_comb \trueDualPortRam3|ram~81 (
// Equation(s):
// \trueDualPortRam3|ram~81_combout  = (\rtl~50_combout  & (\din_dReal[2]~input_o )) # (!\rtl~50_combout  & ((\trueDualPortRam3|ram~10_q )))

	.dataa(\din_dReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~10_q ),
	.datad(\rtl~50_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~81_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~81 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam3|ram~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N21
dffeas \trueDualPortRam3|ram~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~81_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~51_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~10 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y64_N28
cycloneiv_lcell_comb \trueDualPortRam3|ram~140 (
// Equation(s):
// \trueDualPortRam3|ram~140_combout  = (\r_addr_dReal[0]~input_o  & (((\r_addr_dReal[1]~input_o ) # (\trueDualPortRam3|ram~10_q )))) # (!\r_addr_dReal[0]~input_o  & (\trueDualPortRam3|ram~2_q  & (!\r_addr_dReal[1]~input_o )))

	.dataa(\trueDualPortRam3|ram~2_q ),
	.datab(\r_addr_dReal[0]~input_o ),
	.datac(\r_addr_dReal[1]~input_o ),
	.datad(\trueDualPortRam3|ram~10_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~140_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~140 .lut_mask = 16'hCEC2;
defparam \trueDualPortRam3|ram~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y64_N18
cycloneiv_lcell_comb \trueDualPortRam3|ram~141 (
// Equation(s):
// \trueDualPortRam3|ram~141_combout  = (\r_addr_dReal[1]~input_o  & ((\trueDualPortRam3|ram~140_combout  & ((\trueDualPortRam3|ram~26_q ))) # (!\trueDualPortRam3|ram~140_combout  & (\trueDualPortRam3|ram~18_q )))) # (!\r_addr_dReal[1]~input_o  & 
// (((\trueDualPortRam3|ram~140_combout ))))

	.dataa(\r_addr_dReal[1]~input_o ),
	.datab(\trueDualPortRam3|ram~18_q ),
	.datac(\trueDualPortRam3|ram~26_q ),
	.datad(\trueDualPortRam3|ram~140_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~141_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~141 .lut_mask = 16'hF588;
defparam \trueDualPortRam3|ram~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y64_N26
cycloneiv_lcell_comb \trueDualPortRam3|ram~142 (
// Equation(s):
// \trueDualPortRam3|ram~142_combout  = (\r_addr_dReal[2]~input_o  & (\trueDualPortRam3|ram~139_combout )) # (!\r_addr_dReal[2]~input_o  & ((\trueDualPortRam3|ram~141_combout )))

	.dataa(\r_addr_dReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~139_combout ),
	.datad(\trueDualPortRam3|ram~141_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~142_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~142 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam3|ram~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y64_N27
dffeas \trueDualPortRam3|dout_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_a[2] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N20
cycloneiv_lcell_comb \trueDualPortRam3|ram~92 (
// Equation(s):
// \trueDualPortRam3|ram~92_combout  = (\rtl~56_combout  & (\din_dReal[3]~input_o )) # (!\rtl~56_combout  & ((\trueDualPortRam3|ram~43_q )))

	.dataa(\din_dReal[3]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~43_q ),
	.datad(\rtl~56_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~92_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~92 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam3|ram~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y67_N1
cycloneiv_io_ibuf \din_dImag[3]~input (
	.i(din_dImag[3]),
	.ibar(gnd),
	.o(\din_dImag[3]~input_o ));
// synopsys translate_off
defparam \din_dImag[3]~input .bus_hold = "false";
defparam \din_dImag[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y66_N21
dffeas \trueDualPortRam3|ram~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~92_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~43 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N22
cycloneiv_lcell_comb \trueDualPortRam3|ram~93 (
// Equation(s):
// \trueDualPortRam3|ram~93_combout  = (\rtl~58_combout  & (\din_dReal[3]~input_o )) # (!\rtl~58_combout  & ((\trueDualPortRam3|ram~51_q )))

	.dataa(\din_dReal[3]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~51_q ),
	.datad(\rtl~58_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~93_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~93 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam3|ram~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y66_N23
dffeas \trueDualPortRam3|ram~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~93_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~59_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~51 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~51 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
cycloneiv_io_ibuf \din_dReal[3]~input (
	.i(din_dReal[3]),
	.ibar(gnd),
	.o(\din_dReal[3]~input_o ));
// synopsys translate_off
defparam \din_dReal[3]~input .bus_hold = "false";
defparam \din_dReal[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N12
cycloneiv_lcell_comb \rtl~60 (
// Equation(s):
// \rtl~60_combout  = (\we_dReal~input_o  & (!\w_addr_dReal[1]~input_o  & (\w_addr_dReal[2]~input_o  & !\w_addr_dReal[0]~input_o )))

	.dataa(\we_dReal~input_o ),
	.datab(\w_addr_dReal[1]~input_o ),
	.datac(\w_addr_dReal[2]~input_o ),
	.datad(\w_addr_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~60_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~60 .lut_mask = 16'h0020;
defparam \rtl~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N12
cycloneiv_lcell_comb \trueDualPortRam3|ram~94 (
// Equation(s):
// \trueDualPortRam3|ram~94_combout  = (\rtl~60_combout  & (\din_dReal[3]~input_o )) # (!\rtl~60_combout  & ((\trueDualPortRam3|ram~35_q )))

	.dataa(gnd),
	.datab(\din_dReal[3]~input_o ),
	.datac(\trueDualPortRam3|ram~35_q ),
	.datad(\rtl~60_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~94_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~94 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam3|ram~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y66_N13
dffeas \trueDualPortRam3|ram~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~94_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~61_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~35 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N12
cycloneiv_lcell_comb \trueDualPortRam3|ram~143 (
// Equation(s):
// \trueDualPortRam3|ram~143_combout  = (\r_addr_dReal[0]~input_o  & (\r_addr_dReal[1]~input_o )) # (!\r_addr_dReal[0]~input_o  & ((\r_addr_dReal[1]~input_o  & (\trueDualPortRam3|ram~51_q )) # (!\r_addr_dReal[1]~input_o  & ((\trueDualPortRam3|ram~35_q )))))

	.dataa(\r_addr_dReal[0]~input_o ),
	.datab(\r_addr_dReal[1]~input_o ),
	.datac(\trueDualPortRam3|ram~51_q ),
	.datad(\trueDualPortRam3|ram~35_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~143_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~143 .lut_mask = 16'hD9C8;
defparam \trueDualPortRam3|ram~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y64_N8
cycloneiv_lcell_comb \trueDualPortRam3|ram~144 (
// Equation(s):
// \trueDualPortRam3|ram~144_combout  = (\r_addr_dReal[0]~input_o  & ((\trueDualPortRam3|ram~143_combout  & (\trueDualPortRam3|ram~59_q )) # (!\trueDualPortRam3|ram~143_combout  & ((\trueDualPortRam3|ram~43_q ))))) # (!\r_addr_dReal[0]~input_o  & 
// (((\trueDualPortRam3|ram~143_combout ))))

	.dataa(\trueDualPortRam3|ram~59_q ),
	.datab(\r_addr_dReal[0]~input_o ),
	.datac(\trueDualPortRam3|ram~43_q ),
	.datad(\trueDualPortRam3|ram~143_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~144_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~144 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N30
cycloneiv_lcell_comb \trueDualPortRam3|ram~91 (
// Equation(s):
// \trueDualPortRam3|ram~91_combout  = (\rtl~54_combout  & ((\din_dReal[3]~input_o ))) # (!\rtl~54_combout  & (\trueDualPortRam3|ram~27_q ))

	.dataa(\rtl~54_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~27_q ),
	.datad(\din_dReal[3]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~91_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~91 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N31
dffeas \trueDualPortRam3|ram~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~91_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~55_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~27 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N14
cycloneiv_lcell_comb \trueDualPortRam3|ram~89 (
// Equation(s):
// \trueDualPortRam3|ram~89_combout  = (\rtl~50_combout  & (\din_dReal[3]~input_o )) # (!\rtl~50_combout  & ((\trueDualPortRam3|ram~11_q )))

	.dataa(\din_dReal[3]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~11_q ),
	.datad(\rtl~50_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~89_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~89 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam3|ram~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N15
dffeas \trueDualPortRam3|ram~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~89_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~51_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~11 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N12
cycloneiv_lcell_comb \trueDualPortRam3|ram~90 (
// Equation(s):
// \trueDualPortRam3|ram~90_combout  = (\rtl~52_combout  & (\din_dReal[3]~input_o )) # (!\rtl~52_combout  & ((\trueDualPortRam3|ram~3_q )))

	.dataa(\rtl~52_combout ),
	.datab(\din_dReal[3]~input_o ),
	.datac(\trueDualPortRam3|ram~3_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~90_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~90 .lut_mask = 16'hD8D8;
defparam \trueDualPortRam3|ram~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y65_N13
dffeas \trueDualPortRam3|ram~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~90_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~3 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N28
cycloneiv_lcell_comb \trueDualPortRam3|ram~145 (
// Equation(s):
// \trueDualPortRam3|ram~145_combout  = (\r_addr_dReal[0]~input_o  & ((\r_addr_dReal[1]~input_o ) # ((\trueDualPortRam3|ram~11_q )))) # (!\r_addr_dReal[0]~input_o  & (!\r_addr_dReal[1]~input_o  & ((\trueDualPortRam3|ram~3_q ))))

	.dataa(\r_addr_dReal[0]~input_o ),
	.datab(\r_addr_dReal[1]~input_o ),
	.datac(\trueDualPortRam3|ram~11_q ),
	.datad(\trueDualPortRam3|ram~3_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~145_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~145 .lut_mask = 16'hB9A8;
defparam \trueDualPortRam3|ram~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y64_N6
cycloneiv_lcell_comb \trueDualPortRam3|ram~146 (
// Equation(s):
// \trueDualPortRam3|ram~146_combout  = (\r_addr_dReal[1]~input_o  & ((\trueDualPortRam3|ram~145_combout  & ((\trueDualPortRam3|ram~27_q ))) # (!\trueDualPortRam3|ram~145_combout  & (\trueDualPortRam3|ram~19_q )))) # (!\r_addr_dReal[1]~input_o  & 
// (((\trueDualPortRam3|ram~145_combout ))))

	.dataa(\trueDualPortRam3|ram~19_q ),
	.datab(\trueDualPortRam3|ram~27_q ),
	.datac(\r_addr_dReal[1]~input_o ),
	.datad(\trueDualPortRam3|ram~145_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~146_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~146 .lut_mask = 16'hCFA0;
defparam \trueDualPortRam3|ram~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y64_N24
cycloneiv_lcell_comb \trueDualPortRam3|ram~147 (
// Equation(s):
// \trueDualPortRam3|ram~147_combout  = (\r_addr_dReal[2]~input_o  & (\trueDualPortRam3|ram~144_combout )) # (!\r_addr_dReal[2]~input_o  & ((\trueDualPortRam3|ram~146_combout )))

	.dataa(\r_addr_dReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~144_combout ),
	.datad(\trueDualPortRam3|ram~146_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~147_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~147 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam3|ram~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y64_N25
dffeas \trueDualPortRam3|dout_a[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_a[3] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_a[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y67_N15
cycloneiv_io_ibuf \din_dReal[4]~input (
	.i(din_dReal[4]),
	.ibar(gnd),
	.o(\din_dReal[4]~input_o ));
// synopsys translate_off
defparam \din_dReal[4]~input .bus_hold = "false";
defparam \din_dReal[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N8
cycloneiv_lcell_comb \trueDualPortRam3|ram~98 (
// Equation(s):
// \trueDualPortRam3|ram~98_combout  = (\rtl~52_combout  & (\din_dReal[4]~input_o )) # (!\rtl~52_combout  & ((\trueDualPortRam3|ram~4_q )))

	.dataa(gnd),
	.datab(\din_dReal[4]~input_o ),
	.datac(\trueDualPortRam3|ram~4_q ),
	.datad(\rtl~52_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~98_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~98 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam3|ram~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y67_N15
cycloneiv_io_ibuf \din_dImag[4]~input (
	.i(din_dImag[4]),
	.ibar(gnd),
	.o(\din_dImag[4]~input_o ));
// synopsys translate_off
defparam \din_dImag[4]~input .bus_hold = "false";
defparam \din_dImag[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y65_N9
dffeas \trueDualPortRam3|ram~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~98_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~4 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N12
cycloneiv_lcell_comb \trueDualPortRam3|ram~97 (
// Equation(s):
// \trueDualPortRam3|ram~97_combout  = (\rtl~50_combout  & (\din_dReal[4]~input_o )) # (!\rtl~50_combout  & ((\trueDualPortRam3|ram~12_q )))

	.dataa(\din_dReal[4]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~12_q ),
	.datad(\rtl~50_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~97_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~97 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam3|ram~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N13
dffeas \trueDualPortRam3|ram~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~97_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~51_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~12 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N16
cycloneiv_lcell_comb \trueDualPortRam3|ram~150 (
// Equation(s):
// \trueDualPortRam3|ram~150_combout  = (\r_addr_dReal[1]~input_o  & (\r_addr_dReal[0]~input_o )) # (!\r_addr_dReal[1]~input_o  & ((\r_addr_dReal[0]~input_o  & ((\trueDualPortRam3|ram~12_q ))) # (!\r_addr_dReal[0]~input_o  & (\trueDualPortRam3|ram~4_q ))))

	.dataa(\r_addr_dReal[1]~input_o ),
	.datab(\r_addr_dReal[0]~input_o ),
	.datac(\trueDualPortRam3|ram~4_q ),
	.datad(\trueDualPortRam3|ram~12_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~150_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~150 .lut_mask = 16'hDC98;
defparam \trueDualPortRam3|ram~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N20
cycloneiv_lcell_comb \trueDualPortRam3|ram~96 (
// Equation(s):
// \trueDualPortRam3|ram~96_combout  = (\rtl~48_combout  & (\din_dReal[4]~input_o )) # (!\rtl~48_combout  & ((\trueDualPortRam3|ram~20_q )))

	.dataa(\din_dReal[4]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~20_q ),
	.datad(\rtl~48_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~96_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~96 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam3|ram~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y66_N21
dffeas \trueDualPortRam3|ram~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~96_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~49_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~20 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N4
cycloneiv_lcell_comb \trueDualPortRam3|ram~99 (
// Equation(s):
// \trueDualPortRam3|ram~99_combout  = (\rtl~54_combout  & (\din_dReal[4]~input_o )) # (!\rtl~54_combout  & ((\trueDualPortRam3|ram~28_q )))

	.dataa(gnd),
	.datab(\din_dReal[4]~input_o ),
	.datac(\trueDualPortRam3|ram~28_q ),
	.datad(\rtl~54_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~99_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~99 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam3|ram~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N5
dffeas \trueDualPortRam3|ram~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~99_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~55_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~28 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N30
cycloneiv_lcell_comb \trueDualPortRam3|ram~151 (
// Equation(s):
// \trueDualPortRam3|ram~151_combout  = (\r_addr_dReal[1]~input_o  & ((\trueDualPortRam3|ram~150_combout  & ((\trueDualPortRam3|ram~28_q ))) # (!\trueDualPortRam3|ram~150_combout  & (\trueDualPortRam3|ram~20_q )))) # (!\r_addr_dReal[1]~input_o  & 
// (\trueDualPortRam3|ram~150_combout ))

	.dataa(\r_addr_dReal[1]~input_o ),
	.datab(\trueDualPortRam3|ram~150_combout ),
	.datac(\trueDualPortRam3|ram~20_q ),
	.datad(\trueDualPortRam3|ram~28_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~151_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~151 .lut_mask = 16'hEC64;
defparam \trueDualPortRam3|ram~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N24
cycloneiv_lcell_comb \trueDualPortRam3|ram~100 (
// Equation(s):
// \trueDualPortRam3|ram~100_combout  = (\rtl~56_combout  & (\din_dReal[4]~input_o )) # (!\rtl~56_combout  & ((\trueDualPortRam3|ram~44_q )))

	.dataa(gnd),
	.datab(\din_dReal[4]~input_o ),
	.datac(\trueDualPortRam3|ram~44_q ),
	.datad(\rtl~56_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~100_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~100 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam3|ram~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y65_N25
dffeas \trueDualPortRam3|ram~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~100_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~44 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N16
cycloneiv_lcell_comb \trueDualPortRam3|ram~101 (
// Equation(s):
// \trueDualPortRam3|ram~101_combout  = (\rtl~58_combout  & (\din_dReal[4]~input_o )) # (!\rtl~58_combout  & ((\trueDualPortRam3|ram~52_q )))

	.dataa(gnd),
	.datab(\din_dReal[4]~input_o ),
	.datac(\trueDualPortRam3|ram~52_q ),
	.datad(\rtl~58_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~101_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~101 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam3|ram~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y66_N17
dffeas \trueDualPortRam3|ram~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~101_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~59_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~52 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N24
cycloneiv_lcell_comb \trueDualPortRam3|ram~102 (
// Equation(s):
// \trueDualPortRam3|ram~102_combout  = (\rtl~60_combout  & ((\din_dReal[4]~input_o ))) # (!\rtl~60_combout  & (\trueDualPortRam3|ram~36_q ))

	.dataa(gnd),
	.datab(\rtl~60_combout ),
	.datac(\trueDualPortRam3|ram~36_q ),
	.datad(\din_dReal[4]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~102_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~102 .lut_mask = 16'hFC30;
defparam \trueDualPortRam3|ram~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y65_N25
dffeas \trueDualPortRam3|ram~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~102_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~61_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~36 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N24
cycloneiv_lcell_comb \trueDualPortRam3|ram~148 (
// Equation(s):
// \trueDualPortRam3|ram~148_combout  = (\r_addr_dReal[1]~input_o  & ((\r_addr_dReal[0]~input_o ) # ((\trueDualPortRam3|ram~52_q )))) # (!\r_addr_dReal[1]~input_o  & (!\r_addr_dReal[0]~input_o  & ((\trueDualPortRam3|ram~36_q ))))

	.dataa(\r_addr_dReal[1]~input_o ),
	.datab(\r_addr_dReal[0]~input_o ),
	.datac(\trueDualPortRam3|ram~52_q ),
	.datad(\trueDualPortRam3|ram~36_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~148_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~148 .lut_mask = 16'hB9A8;
defparam \trueDualPortRam3|ram~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N6
cycloneiv_lcell_comb \trueDualPortRam3|ram~149 (
// Equation(s):
// \trueDualPortRam3|ram~149_combout  = (\r_addr_dReal[0]~input_o  & ((\trueDualPortRam3|ram~148_combout  & (\trueDualPortRam3|ram~60_q )) # (!\trueDualPortRam3|ram~148_combout  & ((\trueDualPortRam3|ram~44_q ))))) # (!\r_addr_dReal[0]~input_o  & 
// (((\trueDualPortRam3|ram~148_combout ))))

	.dataa(\trueDualPortRam3|ram~60_q ),
	.datab(\r_addr_dReal[0]~input_o ),
	.datac(\trueDualPortRam3|ram~44_q ),
	.datad(\trueDualPortRam3|ram~148_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~149_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~149 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N10
cycloneiv_lcell_comb \trueDualPortRam3|ram~152 (
// Equation(s):
// \trueDualPortRam3|ram~152_combout  = (\r_addr_dReal[2]~input_o  & ((\trueDualPortRam3|ram~149_combout ))) # (!\r_addr_dReal[2]~input_o  & (\trueDualPortRam3|ram~151_combout ))

	.dataa(\r_addr_dReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~151_combout ),
	.datad(\trueDualPortRam3|ram~149_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~152_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~152 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y65_N11
dffeas \trueDualPortRam3|dout_a[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_a[4] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_a[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y67_N22
cycloneiv_io_ibuf \din_dReal[5]~input (
	.i(din_dReal[5]),
	.ibar(gnd),
	.o(\din_dReal[5]~input_o ));
// synopsys translate_off
defparam \din_dReal[5]~input .bus_hold = "false";
defparam \din_dReal[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N30
cycloneiv_lcell_comb \trueDualPortRam3|ram~108 (
// Equation(s):
// \trueDualPortRam3|ram~108_combout  = (\rtl~56_combout  & ((\din_dReal[5]~input_o ))) # (!\rtl~56_combout  & (\trueDualPortRam3|ram~45_q ))

	.dataa(\rtl~56_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~45_q ),
	.datad(\din_dReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~108_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~108 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y67_N22
cycloneiv_io_ibuf \din_dImag[5]~input (
	.i(din_dImag[5]),
	.ibar(gnd),
	.o(\din_dImag[5]~input_o ));
// synopsys translate_off
defparam \din_dImag[5]~input .bus_hold = "false";
defparam \din_dImag[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y65_N31
dffeas \trueDualPortRam3|ram~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~108_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~45 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N10
cycloneiv_lcell_comb \trueDualPortRam3|ram~111 (
// Equation(s):
// \trueDualPortRam3|ram~111_combout  = (\rtl~62_combout  & ((\din_dReal[5]~input_o ))) # (!\rtl~62_combout  & (\trueDualPortRam3|ram~61_q ))

	.dataa(\rtl~62_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~61_q ),
	.datad(\din_dReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~111_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~111 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y64_N11
dffeas \trueDualPortRam3|ram~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~111_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~63_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~61 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N10
cycloneiv_lcell_comb \trueDualPortRam3|ram~109 (
// Equation(s):
// \trueDualPortRam3|ram~109_combout  = (\rtl~58_combout  & ((\din_dReal[5]~input_o ))) # (!\rtl~58_combout  & (\trueDualPortRam3|ram~53_q ))

	.dataa(gnd),
	.datab(\rtl~58_combout ),
	.datac(\trueDualPortRam3|ram~53_q ),
	.datad(\din_dReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~109_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~109 .lut_mask = 16'hFC30;
defparam \trueDualPortRam3|ram~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y66_N11
dffeas \trueDualPortRam3|ram~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~109_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~59_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~53 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y64_N22
cycloneiv_lcell_comb \trueDualPortRam3|ram~110 (
// Equation(s):
// \trueDualPortRam3|ram~110_combout  = (\rtl~60_combout  & ((\din_dReal[5]~input_o ))) # (!\rtl~60_combout  & (\trueDualPortRam3|ram~37_q ))

	.dataa(gnd),
	.datab(\rtl~60_combout ),
	.datac(\trueDualPortRam3|ram~37_q ),
	.datad(\din_dReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~110_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~110 .lut_mask = 16'hFC30;
defparam \trueDualPortRam3|ram~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y64_N23
dffeas \trueDualPortRam3|ram~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~110_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~61_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~37 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N0
cycloneiv_lcell_comb \trueDualPortRam3|ram~153 (
// Equation(s):
// \trueDualPortRam3|ram~153_combout  = (\r_addr_dReal[1]~input_o  & ((\r_addr_dReal[0]~input_o ) # ((\trueDualPortRam3|ram~53_q )))) # (!\r_addr_dReal[1]~input_o  & (!\r_addr_dReal[0]~input_o  & ((\trueDualPortRam3|ram~37_q ))))

	.dataa(\r_addr_dReal[1]~input_o ),
	.datab(\r_addr_dReal[0]~input_o ),
	.datac(\trueDualPortRam3|ram~53_q ),
	.datad(\trueDualPortRam3|ram~37_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~153_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~153 .lut_mask = 16'hB9A8;
defparam \trueDualPortRam3|ram~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N26
cycloneiv_lcell_comb \trueDualPortRam3|ram~154 (
// Equation(s):
// \trueDualPortRam3|ram~154_combout  = (\r_addr_dReal[0]~input_o  & ((\trueDualPortRam3|ram~153_combout  & ((\trueDualPortRam3|ram~61_q ))) # (!\trueDualPortRam3|ram~153_combout  & (\trueDualPortRam3|ram~45_q )))) # (!\r_addr_dReal[0]~input_o  & 
// (((\trueDualPortRam3|ram~153_combout ))))

	.dataa(\r_addr_dReal[0]~input_o ),
	.datab(\trueDualPortRam3|ram~45_q ),
	.datac(\trueDualPortRam3|ram~61_q ),
	.datad(\trueDualPortRam3|ram~153_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~154_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~154 .lut_mask = 16'hF588;
defparam \trueDualPortRam3|ram~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N30
cycloneiv_lcell_comb \trueDualPortRam3|ram~104 (
// Equation(s):
// \trueDualPortRam3|ram~104_combout  = (\rtl~48_combout  & ((\din_dReal[5]~input_o ))) # (!\rtl~48_combout  & (\trueDualPortRam3|ram~21_q ))

	.dataa(\rtl~48_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~21_q ),
	.datad(\din_dReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~104_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~104 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y66_N31
dffeas \trueDualPortRam3|ram~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~104_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~49_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~21 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N14
cycloneiv_lcell_comb \trueDualPortRam3|ram~106 (
// Equation(s):
// \trueDualPortRam3|ram~106_combout  = (\rtl~52_combout  & ((\din_dReal[5]~input_o ))) # (!\rtl~52_combout  & (\trueDualPortRam3|ram~5_q ))

	.dataa(\rtl~52_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~5_q ),
	.datad(\din_dReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~106_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~106 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y65_N15
dffeas \trueDualPortRam3|ram~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~106_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~5 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N6
cycloneiv_lcell_comb \trueDualPortRam3|ram~155 (
// Equation(s):
// \trueDualPortRam3|ram~155_combout  = (\r_addr_dReal[1]~input_o  & (((\r_addr_dReal[0]~input_o )))) # (!\r_addr_dReal[1]~input_o  & ((\r_addr_dReal[0]~input_o  & (\trueDualPortRam3|ram~13_q )) # (!\r_addr_dReal[0]~input_o  & ((\trueDualPortRam3|ram~5_q 
// )))))

	.dataa(\trueDualPortRam3|ram~13_q ),
	.datab(\r_addr_dReal[1]~input_o ),
	.datac(\r_addr_dReal[0]~input_o ),
	.datad(\trueDualPortRam3|ram~5_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~155_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~155 .lut_mask = 16'hE3E0;
defparam \trueDualPortRam3|ram~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N8
cycloneiv_lcell_comb \trueDualPortRam3|ram~156 (
// Equation(s):
// \trueDualPortRam3|ram~156_combout  = (\r_addr_dReal[1]~input_o  & ((\trueDualPortRam3|ram~155_combout  & (\trueDualPortRam3|ram~29_q )) # (!\trueDualPortRam3|ram~155_combout  & ((\trueDualPortRam3|ram~21_q ))))) # (!\r_addr_dReal[1]~input_o  & 
// (((\trueDualPortRam3|ram~155_combout ))))

	.dataa(\trueDualPortRam3|ram~29_q ),
	.datab(\r_addr_dReal[1]~input_o ),
	.datac(\trueDualPortRam3|ram~21_q ),
	.datad(\trueDualPortRam3|ram~155_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~156_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~156 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N12
cycloneiv_lcell_comb \trueDualPortRam3|ram~157 (
// Equation(s):
// \trueDualPortRam3|ram~157_combout  = (\r_addr_dReal[2]~input_o  & (\trueDualPortRam3|ram~154_combout )) # (!\r_addr_dReal[2]~input_o  & ((\trueDualPortRam3|ram~156_combout )))

	.dataa(\r_addr_dReal[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~154_combout ),
	.datad(\trueDualPortRam3|ram~156_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~157_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~157 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam3|ram~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y65_N13
dffeas \trueDualPortRam3|dout_a[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_a[5] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_a[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y67_N1
cycloneiv_io_ibuf \r_addr_dReal[2]~input (
	.i(r_addr_dReal[2]),
	.ibar(gnd),
	.o(\r_addr_dReal[2]~input_o ));
// synopsys translate_off
defparam \r_addr_dReal[2]~input .bus_hold = "false";
defparam \r_addr_dReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y67_N1
cycloneiv_io_ibuf \din_dReal[6]~input (
	.i(din_dReal[6]),
	.ibar(gnd),
	.o(\din_dReal[6]~input_o ));
// synopsys translate_off
defparam \din_dReal[6]~input .bus_hold = "false";
defparam \din_dReal[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y64_N26
cycloneiv_lcell_comb \trueDualPortRam3|ram~116 (
// Equation(s):
// \trueDualPortRam3|ram~116_combout  = (\rtl~56_combout  & ((\din_dReal[6]~input_o ))) # (!\rtl~56_combout  & (\trueDualPortRam3|ram~46_q ))

	.dataa(\rtl~56_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~46_q ),
	.datad(\din_dReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~116_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~116 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X61_Y67_N1
cycloneiv_io_ibuf \din_dImag[6]~input (
	.i(din_dImag[6]),
	.ibar(gnd),
	.o(\din_dImag[6]~input_o ));
// synopsys translate_off
defparam \din_dImag[6]~input .bus_hold = "false";
defparam \din_dImag[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y64_N27
dffeas \trueDualPortRam3|ram~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~116_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~46 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y64_N12
cycloneiv_lcell_comb \trueDualPortRam3|ram~118 (
// Equation(s):
// \trueDualPortRam3|ram~118_combout  = (\rtl~60_combout  & ((\din_dReal[6]~input_o ))) # (!\rtl~60_combout  & (\trueDualPortRam3|ram~38_q ))

	.dataa(gnd),
	.datab(\rtl~60_combout ),
	.datac(\trueDualPortRam3|ram~38_q ),
	.datad(\din_dReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~118_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~118 .lut_mask = 16'hFC30;
defparam \trueDualPortRam3|ram~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y64_N13
dffeas \trueDualPortRam3|ram~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~118_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~61_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~38 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N24
cycloneiv_lcell_comb \trueDualPortRam3|ram~117 (
// Equation(s):
// \trueDualPortRam3|ram~117_combout  = (\rtl~58_combout  & ((\din_dReal[6]~input_o ))) # (!\rtl~58_combout  & (\trueDualPortRam3|ram~54_q ))

	.dataa(gnd),
	.datab(\rtl~58_combout ),
	.datac(\trueDualPortRam3|ram~54_q ),
	.datad(\din_dReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~117_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~117 .lut_mask = 16'hFC30;
defparam \trueDualPortRam3|ram~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y66_N25
dffeas \trueDualPortRam3|ram~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~117_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~59_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~54 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y64_N16
cycloneiv_lcell_comb \trueDualPortRam3|ram~158 (
// Equation(s):
// \trueDualPortRam3|ram~158_combout  = (\r_addr_dReal[1]~input_o  & ((\r_addr_dReal[0]~input_o ) # ((\trueDualPortRam3|ram~54_q )))) # (!\r_addr_dReal[1]~input_o  & (!\r_addr_dReal[0]~input_o  & (\trueDualPortRam3|ram~38_q )))

	.dataa(\r_addr_dReal[1]~input_o ),
	.datab(\r_addr_dReal[0]~input_o ),
	.datac(\trueDualPortRam3|ram~38_q ),
	.datad(\trueDualPortRam3|ram~54_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~158_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~158 .lut_mask = 16'hBA98;
defparam \trueDualPortRam3|ram~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y64_N30
cycloneiv_lcell_comb \trueDualPortRam3|ram~159 (
// Equation(s):
// \trueDualPortRam3|ram~159_combout  = (\r_addr_dReal[0]~input_o  & ((\trueDualPortRam3|ram~158_combout  & (\trueDualPortRam3|ram~62_q )) # (!\trueDualPortRam3|ram~158_combout  & ((\trueDualPortRam3|ram~46_q ))))) # (!\r_addr_dReal[0]~input_o  & 
// (((\trueDualPortRam3|ram~158_combout ))))

	.dataa(\trueDualPortRam3|ram~62_q ),
	.datab(\r_addr_dReal[0]~input_o ),
	.datac(\trueDualPortRam3|ram~46_q ),
	.datad(\trueDualPortRam3|ram~158_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~159_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~159 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N4
cycloneiv_lcell_comb \trueDualPortRam3|ram~112 (
// Equation(s):
// \trueDualPortRam3|ram~112_combout  = (\rtl~48_combout  & ((\din_dReal[6]~input_o ))) # (!\rtl~48_combout  & (\trueDualPortRam3|ram~22_q ))

	.dataa(\rtl~48_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~22_q ),
	.datad(\din_dReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~112_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~112 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y66_N5
dffeas \trueDualPortRam3|ram~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~112_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~49_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~22 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y64_N24
cycloneiv_lcell_comb \trueDualPortRam3|ram~114 (
// Equation(s):
// \trueDualPortRam3|ram~114_combout  = (\rtl~52_combout  & ((\din_dReal[6]~input_o ))) # (!\rtl~52_combout  & (\trueDualPortRam3|ram~6_q ))

	.dataa(gnd),
	.datab(\rtl~52_combout ),
	.datac(\trueDualPortRam3|ram~6_q ),
	.datad(\din_dReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~114_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~114 .lut_mask = 16'hFC30;
defparam \trueDualPortRam3|ram~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y64_N25
dffeas \trueDualPortRam3|ram~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~114_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~6 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N24
cycloneiv_lcell_comb \trueDualPortRam3|ram~113 (
// Equation(s):
// \trueDualPortRam3|ram~113_combout  = (\rtl~50_combout  & ((\din_dReal[6]~input_o ))) # (!\rtl~50_combout  & (\trueDualPortRam3|ram~14_q ))

	.dataa(\rtl~50_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~14_q ),
	.datad(\din_dReal[6]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~113_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~113 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N25
dffeas \trueDualPortRam3|ram~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~113_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~51_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~14 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y64_N0
cycloneiv_lcell_comb \trueDualPortRam3|ram~160 (
// Equation(s):
// \trueDualPortRam3|ram~160_combout  = (\r_addr_dReal[0]~input_o  & (((\r_addr_dReal[1]~input_o ) # (\trueDualPortRam3|ram~14_q )))) # (!\r_addr_dReal[0]~input_o  & (\trueDualPortRam3|ram~6_q  & (!\r_addr_dReal[1]~input_o )))

	.dataa(\r_addr_dReal[0]~input_o ),
	.datab(\trueDualPortRam3|ram~6_q ),
	.datac(\r_addr_dReal[1]~input_o ),
	.datad(\trueDualPortRam3|ram~14_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~160_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~160 .lut_mask = 16'hAEA4;
defparam \trueDualPortRam3|ram~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y64_N6
cycloneiv_lcell_comb \trueDualPortRam3|ram~161 (
// Equation(s):
// \trueDualPortRam3|ram~161_combout  = (\r_addr_dReal[1]~input_o  & ((\trueDualPortRam3|ram~160_combout  & (\trueDualPortRam3|ram~30_q )) # (!\trueDualPortRam3|ram~160_combout  & ((\trueDualPortRam3|ram~22_q ))))) # (!\r_addr_dReal[1]~input_o  & 
// (((\trueDualPortRam3|ram~160_combout ))))

	.dataa(\trueDualPortRam3|ram~30_q ),
	.datab(\r_addr_dReal[1]~input_o ),
	.datac(\trueDualPortRam3|ram~22_q ),
	.datad(\trueDualPortRam3|ram~160_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~161_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~161 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y64_N26
cycloneiv_lcell_comb \trueDualPortRam3|ram~162 (
// Equation(s):
// \trueDualPortRam3|ram~162_combout  = (\r_addr_dReal[2]~input_o  & (\trueDualPortRam3|ram~159_combout )) # (!\r_addr_dReal[2]~input_o  & ((\trueDualPortRam3|ram~161_combout )))

	.dataa(gnd),
	.datab(\r_addr_dReal[2]~input_o ),
	.datac(\trueDualPortRam3|ram~159_combout ),
	.datad(\trueDualPortRam3|ram~161_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~162_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~162 .lut_mask = 16'hF3C0;
defparam \trueDualPortRam3|ram~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y64_N27
dffeas \trueDualPortRam3|dout_a[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_a[6] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_a[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y67_N15
cycloneiv_io_ibuf \din_dReal[7]~input (
	.i(din_dReal[7]),
	.ibar(gnd),
	.o(\din_dReal[7]~input_o ));
// synopsys translate_off
defparam \din_dReal[7]~input .bus_hold = "false";
defparam \din_dReal[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N18
cycloneiv_lcell_comb \trueDualPortRam3|ram~127 (
// Equation(s):
// \trueDualPortRam3|ram~127_combout  = (\rtl~62_combout  & ((\din_dReal[7]~input_o ))) # (!\rtl~62_combout  & (\trueDualPortRam3|ram~63_q ))

	.dataa(\rtl~62_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~63_q ),
	.datad(\din_dReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~127_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~127 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y67_N8
cycloneiv_io_ibuf \din_dImag[7]~input (
	.i(din_dImag[7]),
	.ibar(gnd),
	.o(\din_dImag[7]~input_o ));
// synopsys translate_off
defparam \din_dImag[7]~input .bus_hold = "false";
defparam \din_dImag[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y64_N19
dffeas \trueDualPortRam3|ram~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~127_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~63_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~63 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y64_N20
cycloneiv_lcell_comb \trueDualPortRam3|ram~124 (
// Equation(s):
// \trueDualPortRam3|ram~124_combout  = (\rtl~56_combout  & ((\din_dReal[7]~input_o ))) # (!\rtl~56_combout  & (\trueDualPortRam3|ram~47_q ))

	.dataa(\rtl~56_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~47_q ),
	.datad(\din_dReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~124_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~124 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y64_N21
dffeas \trueDualPortRam3|ram~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~124_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~47 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y64_N30
cycloneiv_lcell_comb \trueDualPortRam3|ram~126 (
// Equation(s):
// \trueDualPortRam3|ram~126_combout  = (\rtl~60_combout  & ((\din_dReal[7]~input_o ))) # (!\rtl~60_combout  & (\trueDualPortRam3|ram~39_q ))

	.dataa(gnd),
	.datab(\rtl~60_combout ),
	.datac(\trueDualPortRam3|ram~39_q ),
	.datad(\din_dReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~126_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~126 .lut_mask = 16'hFC30;
defparam \trueDualPortRam3|ram~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y64_N31
dffeas \trueDualPortRam3|ram~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~126_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~61_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~39 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N6
cycloneiv_lcell_comb \trueDualPortRam3|ram~125 (
// Equation(s):
// \trueDualPortRam3|ram~125_combout  = (\rtl~58_combout  & (\din_dReal[7]~input_o )) # (!\rtl~58_combout  & ((\trueDualPortRam3|ram~55_q )))

	.dataa(\din_dReal[7]~input_o ),
	.datab(\rtl~58_combout ),
	.datac(\trueDualPortRam3|ram~55_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~125_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~125 .lut_mask = 16'hB8B8;
defparam \trueDualPortRam3|ram~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y66_N7
dffeas \trueDualPortRam3|ram~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~125_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~59_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~55 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y64_N12
cycloneiv_lcell_comb \trueDualPortRam3|ram~163 (
// Equation(s):
// \trueDualPortRam3|ram~163_combout  = (\r_addr_dReal[1]~input_o  & ((\r_addr_dReal[0]~input_o ) # ((\trueDualPortRam3|ram~55_q )))) # (!\r_addr_dReal[1]~input_o  & (!\r_addr_dReal[0]~input_o  & (\trueDualPortRam3|ram~39_q )))

	.dataa(\r_addr_dReal[1]~input_o ),
	.datab(\r_addr_dReal[0]~input_o ),
	.datac(\trueDualPortRam3|ram~39_q ),
	.datad(\trueDualPortRam3|ram~55_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~163_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~163 .lut_mask = 16'hBA98;
defparam \trueDualPortRam3|ram~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y64_N14
cycloneiv_lcell_comb \trueDualPortRam3|ram~164 (
// Equation(s):
// \trueDualPortRam3|ram~164_combout  = (\r_addr_dReal[0]~input_o  & ((\trueDualPortRam3|ram~163_combout  & (\trueDualPortRam3|ram~63_q )) # (!\trueDualPortRam3|ram~163_combout  & ((\trueDualPortRam3|ram~47_q ))))) # (!\r_addr_dReal[0]~input_o  & 
// (((\trueDualPortRam3|ram~163_combout ))))

	.dataa(\r_addr_dReal[0]~input_o ),
	.datab(\trueDualPortRam3|ram~63_q ),
	.datac(\trueDualPortRam3|ram~47_q ),
	.datad(\trueDualPortRam3|ram~163_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~164_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~164 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam3|ram~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y63_N24
cycloneiv_lcell_comb \trueDualPortRam3|ram~120 (
// Equation(s):
// \trueDualPortRam3|ram~120_combout  = (\rtl~48_combout  & ((\din_dReal[7]~input_o ))) # (!\rtl~48_combout  & (\trueDualPortRam3|ram~23_q ))

	.dataa(\rtl~48_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~23_q ),
	.datad(\din_dReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~120_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~120 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y63_N25
dffeas \trueDualPortRam3|ram~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~120_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~49_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~23 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N26
cycloneiv_lcell_comb \trueDualPortRam3|ram~121 (
// Equation(s):
// \trueDualPortRam3|ram~121_combout  = (\rtl~50_combout  & ((\din_dReal[7]~input_o ))) # (!\rtl~50_combout  & (\trueDualPortRam3|ram~15_q ))

	.dataa(\rtl~50_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~15_q ),
	.datad(\din_dReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~121_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~121 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N27
dffeas \trueDualPortRam3|ram~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~121_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~51_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~15 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N8
cycloneiv_lcell_comb \trueDualPortRam3|ram~122 (
// Equation(s):
// \trueDualPortRam3|ram~122_combout  = (\rtl~52_combout  & (\din_dReal[7]~input_o )) # (!\rtl~52_combout  & ((\trueDualPortRam3|ram~7_q )))

	.dataa(\rtl~52_combout ),
	.datab(\din_dReal[7]~input_o ),
	.datac(\trueDualPortRam3|ram~7_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~122_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~122 .lut_mask = 16'hD8D8;
defparam \trueDualPortRam3|ram~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y65_N9
dffeas \trueDualPortRam3|ram~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~122_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~7 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N30
cycloneiv_lcell_comb \trueDualPortRam3|ram~165 (
// Equation(s):
// \trueDualPortRam3|ram~165_combout  = (\r_addr_dReal[0]~input_o  & ((\r_addr_dReal[1]~input_o ) # ((\trueDualPortRam3|ram~15_q )))) # (!\r_addr_dReal[0]~input_o  & (!\r_addr_dReal[1]~input_o  & ((\trueDualPortRam3|ram~7_q ))))

	.dataa(\r_addr_dReal[0]~input_o ),
	.datab(\r_addr_dReal[1]~input_o ),
	.datac(\trueDualPortRam3|ram~15_q ),
	.datad(\trueDualPortRam3|ram~7_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~165_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~165 .lut_mask = 16'hB9A8;
defparam \trueDualPortRam3|ram~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N2
cycloneiv_lcell_comb \trueDualPortRam3|ram~123 (
// Equation(s):
// \trueDualPortRam3|ram~123_combout  = (\rtl~54_combout  & ((\din_dReal[7]~input_o ))) # (!\rtl~54_combout  & (\trueDualPortRam3|ram~31_q ))

	.dataa(\rtl~54_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~31_q ),
	.datad(\din_dReal[7]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~123_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~123 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N3
dffeas \trueDualPortRam3|ram~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~123_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~55_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~31 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y64_N20
cycloneiv_lcell_comb \trueDualPortRam3|ram~166 (
// Equation(s):
// \trueDualPortRam3|ram~166_combout  = (\r_addr_dReal[1]~input_o  & ((\trueDualPortRam3|ram~165_combout  & ((\trueDualPortRam3|ram~31_q ))) # (!\trueDualPortRam3|ram~165_combout  & (\trueDualPortRam3|ram~23_q )))) # (!\r_addr_dReal[1]~input_o  & 
// (((\trueDualPortRam3|ram~165_combout ))))

	.dataa(\r_addr_dReal[1]~input_o ),
	.datab(\trueDualPortRam3|ram~23_q ),
	.datac(\trueDualPortRam3|ram~165_combout ),
	.datad(\trueDualPortRam3|ram~31_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~166_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~166 .lut_mask = 16'hF858;
defparam \trueDualPortRam3|ram~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y64_N8
cycloneiv_lcell_comb \trueDualPortRam3|ram~167 (
// Equation(s):
// \trueDualPortRam3|ram~167_combout  = (\r_addr_dReal[2]~input_o  & (\trueDualPortRam3|ram~164_combout )) # (!\r_addr_dReal[2]~input_o  & ((\trueDualPortRam3|ram~166_combout )))

	.dataa(gnd),
	.datab(\r_addr_dReal[2]~input_o ),
	.datac(\trueDualPortRam3|ram~164_combout ),
	.datad(\trueDualPortRam3|ram~166_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~167_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~167 .lut_mask = 16'hF3C0;
defparam \trueDualPortRam3|ram~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y64_N9
dffeas \trueDualPortRam3|dout_a[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_a[7] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N22
cycloneiv_lcell_comb \rtl~62 (
// Equation(s):
// \rtl~62_combout  = (\we_dReal~input_o  & (\w_addr_dReal[1]~input_o  & (\w_addr_dReal[2]~input_o  & \w_addr_dReal[0]~input_o )))

	.dataa(\we_dReal~input_o ),
	.datab(\w_addr_dReal[1]~input_o ),
	.datac(\w_addr_dReal[2]~input_o ),
	.datad(\w_addr_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~62_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~62 .lut_mask = 16'h8000;
defparam \rtl~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N0
cycloneiv_lcell_comb \trueDualPortRam3|ram~71 (
// Equation(s):
// \trueDualPortRam3|ram~71_combout  = (\rtl~62_combout  & ((\din_dReal[0]~input_o ))) # (!\rtl~62_combout  & (\trueDualPortRam3|ram~56_q ))

	.dataa(gnd),
	.datab(\rtl~62_combout ),
	.datac(\trueDualPortRam3|ram~56_q ),
	.datad(\din_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~71_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~71 .lut_mask = 16'hFC30;
defparam \trueDualPortRam3|ram~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y65_N1
dffeas \trueDualPortRam3|ram~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~71_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~63_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~56 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~56 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y67_N8
cycloneiv_io_ibuf \r_addr_dImag[1]~input (
	.i(r_addr_dImag[1]),
	.ibar(gnd),
	.o(\r_addr_dImag[1]~input_o ));
// synopsys translate_off
defparam \r_addr_dImag[1]~input .bus_hold = "false";
defparam \r_addr_dImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y66_N4
cycloneiv_lcell_comb \trueDualPortRam3|ram~69 (
// Equation(s):
// \trueDualPortRam3|ram~69_combout  = (\rtl~58_combout  & (\din_dReal[0]~input_o )) # (!\rtl~58_combout  & ((\trueDualPortRam3|ram~48_q )))

	.dataa(\din_dReal[0]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~48_q ),
	.datad(\rtl~58_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~69_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~69 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam3|ram~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y66_N5
dffeas \trueDualPortRam3|ram~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~69_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~59_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~48 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N26
cycloneiv_lcell_comb \trueDualPortRam3|ram~168 (
// Equation(s):
// \trueDualPortRam3|ram~168_combout  = (\r_addr_dImag[0]~input_o  & (((\r_addr_dImag[1]~input_o )))) # (!\r_addr_dImag[0]~input_o  & ((\r_addr_dImag[1]~input_o  & ((\trueDualPortRam3|ram~48_q ))) # (!\r_addr_dImag[1]~input_o  & (\trueDualPortRam3|ram~32_q 
// ))))

	.dataa(\r_addr_dImag[0]~input_o ),
	.datab(\trueDualPortRam3|ram~32_q ),
	.datac(\r_addr_dImag[1]~input_o ),
	.datad(\trueDualPortRam3|ram~48_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~168_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~168 .lut_mask = 16'hF4A4;
defparam \trueDualPortRam3|ram~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N30
cycloneiv_lcell_comb \trueDualPortRam3|ram~169 (
// Equation(s):
// \trueDualPortRam3|ram~169_combout  = (\r_addr_dImag[0]~input_o  & ((\trueDualPortRam3|ram~168_combout  & ((\trueDualPortRam3|ram~56_q ))) # (!\trueDualPortRam3|ram~168_combout  & (\trueDualPortRam3|ram~40_q )))) # (!\r_addr_dImag[0]~input_o  & 
// (((\trueDualPortRam3|ram~168_combout ))))

	.dataa(\r_addr_dImag[0]~input_o ),
	.datab(\trueDualPortRam3|ram~40_q ),
	.datac(\trueDualPortRam3|ram~56_q ),
	.datad(\trueDualPortRam3|ram~168_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~169_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~169 .lut_mask = 16'hF588;
defparam \trueDualPortRam3|ram~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N16
cycloneiv_lcell_comb \trueDualPortRam3|ram~64 (
// Equation(s):
// \trueDualPortRam3|ram~64_combout  = (\rtl~48_combout  & (\din_dReal[0]~input_o )) # (!\rtl~48_combout  & ((\trueDualPortRam3|ram~16_q )))

	.dataa(\din_dReal[0]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~16_q ),
	.datad(\rtl~48_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~64_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~64 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam3|ram~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y66_N17
dffeas \trueDualPortRam3|ram~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~64_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~49_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~16 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N28
cycloneiv_lcell_comb \trueDualPortRam3|ram~170 (
// Equation(s):
// \trueDualPortRam3|ram~170_combout  = (\r_addr_dImag[0]~input_o  & (((\r_addr_dImag[1]~input_o ) # (\trueDualPortRam3|ram~8_q )))) # (!\r_addr_dImag[0]~input_o  & (\trueDualPortRam3|ram~0_q  & (!\r_addr_dImag[1]~input_o )))

	.dataa(\r_addr_dImag[0]~input_o ),
	.datab(\trueDualPortRam3|ram~0_q ),
	.datac(\r_addr_dImag[1]~input_o ),
	.datad(\trueDualPortRam3|ram~8_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~170_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~170 .lut_mask = 16'hAEA4;
defparam \trueDualPortRam3|ram~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N22
cycloneiv_lcell_comb \trueDualPortRam3|ram~171 (
// Equation(s):
// \trueDualPortRam3|ram~171_combout  = (\r_addr_dImag[1]~input_o  & ((\trueDualPortRam3|ram~170_combout  & (\trueDualPortRam3|ram~24_q )) # (!\trueDualPortRam3|ram~170_combout  & ((\trueDualPortRam3|ram~16_q ))))) # (!\r_addr_dImag[1]~input_o  & 
// (((\trueDualPortRam3|ram~170_combout ))))

	.dataa(\r_addr_dImag[1]~input_o ),
	.datab(\trueDualPortRam3|ram~24_q ),
	.datac(\trueDualPortRam3|ram~16_q ),
	.datad(\trueDualPortRam3|ram~170_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~171_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~171 .lut_mask = 16'hDDA0;
defparam \trueDualPortRam3|ram~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N20
cycloneiv_lcell_comb \trueDualPortRam3|ram~172 (
// Equation(s):
// \trueDualPortRam3|ram~172_combout  = (\r_addr_dImag[2]~input_o  & (\trueDualPortRam3|ram~169_combout )) # (!\r_addr_dImag[2]~input_o  & ((\trueDualPortRam3|ram~171_combout )))

	.dataa(\r_addr_dImag[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~169_combout ),
	.datad(\trueDualPortRam3|ram~171_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~172_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~172 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam3|ram~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y66_N21
dffeas \trueDualPortRam3|dout_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_b[0] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_b[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y67_N8
cycloneiv_io_ibuf \r_addr_dImag[2]~input (
	.i(r_addr_dImag[2]),
	.ibar(gnd),
	.o(\r_addr_dImag[2]~input_o ));
// synopsys translate_off
defparam \r_addr_dImag[2]~input .bus_hold = "false";
defparam \r_addr_dImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y67_N1
cycloneiv_io_ibuf \r_addr_dImag[0]~input (
	.i(r_addr_dImag[0]),
	.ibar(gnd),
	.o(\r_addr_dImag[0]~input_o ));
// synopsys translate_off
defparam \r_addr_dImag[0]~input .bus_hold = "false";
defparam \r_addr_dImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y66_N6
cycloneiv_lcell_comb \trueDualPortRam3|ram~76 (
// Equation(s):
// \trueDualPortRam3|ram~76_combout  = (\rtl~56_combout  & (\din_dReal[1]~input_o )) # (!\rtl~56_combout  & ((\trueDualPortRam3|ram~41_q )))

	.dataa(gnd),
	.datab(\din_dReal[1]~input_o ),
	.datac(\trueDualPortRam3|ram~41_q ),
	.datad(\rtl~56_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~76_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~76 .lut_mask = 16'hCCF0;
defparam \trueDualPortRam3|ram~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y66_N7
dffeas \trueDualPortRam3|ram~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~76_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~57_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~41 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N24
cycloneiv_lcell_comb \trueDualPortRam3|ram~173 (
// Equation(s):
// \trueDualPortRam3|ram~173_combout  = (\r_addr_dImag[0]~input_o  & (((\r_addr_dImag[1]~input_o )))) # (!\r_addr_dImag[0]~input_o  & ((\r_addr_dImag[1]~input_o  & ((\trueDualPortRam3|ram~49_q ))) # (!\r_addr_dImag[1]~input_o  & (\trueDualPortRam3|ram~33_q 
// ))))

	.dataa(\trueDualPortRam3|ram~33_q ),
	.datab(\r_addr_dImag[0]~input_o ),
	.datac(\r_addr_dImag[1]~input_o ),
	.datad(\trueDualPortRam3|ram~49_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~173_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~173 .lut_mask = 16'hF2C2;
defparam \trueDualPortRam3|ram~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N30
cycloneiv_lcell_comb \trueDualPortRam3|ram~174 (
// Equation(s):
// \trueDualPortRam3|ram~174_combout  = (\r_addr_dImag[0]~input_o  & ((\trueDualPortRam3|ram~173_combout  & (\trueDualPortRam3|ram~57_q )) # (!\trueDualPortRam3|ram~173_combout  & ((\trueDualPortRam3|ram~41_q ))))) # (!\r_addr_dImag[0]~input_o  & 
// (((\trueDualPortRam3|ram~173_combout ))))

	.dataa(\trueDualPortRam3|ram~57_q ),
	.datab(\r_addr_dImag[0]~input_o ),
	.datac(\trueDualPortRam3|ram~41_q ),
	.datad(\trueDualPortRam3|ram~173_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~174_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~174 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N14
cycloneiv_lcell_comb \trueDualPortRam3|ram~73 (
// Equation(s):
// \trueDualPortRam3|ram~73_combout  = (\rtl~50_combout  & (\din_dReal[1]~input_o )) # (!\rtl~50_combout  & ((\trueDualPortRam3|ram~9_q )))

	.dataa(\din_dReal[1]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~9_q ),
	.datad(\rtl~50_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~73_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~73 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam3|ram~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y66_N15
dffeas \trueDualPortRam3|ram~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~73_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~51_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~9 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N12
cycloneiv_lcell_comb \trueDualPortRam3|ram~175 (
// Equation(s):
// \trueDualPortRam3|ram~175_combout  = (\r_addr_dImag[1]~input_o  & (((\r_addr_dImag[0]~input_o )))) # (!\r_addr_dImag[1]~input_o  & ((\r_addr_dImag[0]~input_o  & ((\trueDualPortRam3|ram~9_q ))) # (!\r_addr_dImag[0]~input_o  & (\trueDualPortRam3|ram~1_q 
// ))))

	.dataa(\trueDualPortRam3|ram~1_q ),
	.datab(\r_addr_dImag[1]~input_o ),
	.datac(\r_addr_dImag[0]~input_o ),
	.datad(\trueDualPortRam3|ram~9_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~175_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~175 .lut_mask = 16'hF2C2;
defparam \trueDualPortRam3|ram~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N0
cycloneiv_lcell_comb \trueDualPortRam3|ram~176 (
// Equation(s):
// \trueDualPortRam3|ram~176_combout  = (\r_addr_dImag[1]~input_o  & ((\trueDualPortRam3|ram~175_combout  & ((\trueDualPortRam3|ram~25_q ))) # (!\trueDualPortRam3|ram~175_combout  & (\trueDualPortRam3|ram~17_q )))) # (!\r_addr_dImag[1]~input_o  & 
// (((\trueDualPortRam3|ram~175_combout ))))

	.dataa(\trueDualPortRam3|ram~17_q ),
	.datab(\r_addr_dImag[1]~input_o ),
	.datac(\trueDualPortRam3|ram~25_q ),
	.datad(\trueDualPortRam3|ram~175_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~176_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~176 .lut_mask = 16'hF388;
defparam \trueDualPortRam3|ram~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N14
cycloneiv_lcell_comb \trueDualPortRam3|ram~177 (
// Equation(s):
// \trueDualPortRam3|ram~177_combout  = (\r_addr_dImag[2]~input_o  & (\trueDualPortRam3|ram~174_combout )) # (!\r_addr_dImag[2]~input_o  & ((\trueDualPortRam3|ram~176_combout )))

	.dataa(gnd),
	.datab(\r_addr_dImag[2]~input_o ),
	.datac(\trueDualPortRam3|ram~174_combout ),
	.datad(\trueDualPortRam3|ram~176_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~177_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~177 .lut_mask = 16'hF3C0;
defparam \trueDualPortRam3|ram~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y66_N15
dffeas \trueDualPortRam3|dout_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_b[1] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y64_N16
cycloneiv_lcell_comb \trueDualPortRam3|ram~178 (
// Equation(s):
// \trueDualPortRam3|ram~178_combout  = (\r_addr_dImag[0]~input_o  & (((\r_addr_dImag[1]~input_o )))) # (!\r_addr_dImag[0]~input_o  & ((\r_addr_dImag[1]~input_o  & ((\trueDualPortRam3|ram~50_q ))) # (!\r_addr_dImag[1]~input_o  & (\trueDualPortRam3|ram~34_q 
// ))))

	.dataa(\trueDualPortRam3|ram~34_q ),
	.datab(\r_addr_dImag[0]~input_o ),
	.datac(\r_addr_dImag[1]~input_o ),
	.datad(\trueDualPortRam3|ram~50_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~178_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~178 .lut_mask = 16'hF2C2;
defparam \trueDualPortRam3|ram~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y64_N30
cycloneiv_lcell_comb \trueDualPortRam3|ram~179 (
// Equation(s):
// \trueDualPortRam3|ram~179_combout  = (\r_addr_dImag[0]~input_o  & ((\trueDualPortRam3|ram~178_combout  & (\trueDualPortRam3|ram~58_q )) # (!\trueDualPortRam3|ram~178_combout  & ((\trueDualPortRam3|ram~42_q ))))) # (!\r_addr_dImag[0]~input_o  & 
// (((\trueDualPortRam3|ram~178_combout ))))

	.dataa(\trueDualPortRam3|ram~58_q ),
	.datab(\r_addr_dImag[0]~input_o ),
	.datac(\trueDualPortRam3|ram~42_q ),
	.datad(\trueDualPortRam3|ram~178_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~179_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~179 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y64_N0
cycloneiv_lcell_comb \trueDualPortRam3|ram~180 (
// Equation(s):
// \trueDualPortRam3|ram~180_combout  = (\r_addr_dImag[1]~input_o  & (((\r_addr_dImag[0]~input_o )))) # (!\r_addr_dImag[1]~input_o  & ((\r_addr_dImag[0]~input_o  & ((\trueDualPortRam3|ram~10_q ))) # (!\r_addr_dImag[0]~input_o  & (\trueDualPortRam3|ram~2_q 
// ))))

	.dataa(\trueDualPortRam3|ram~2_q ),
	.datab(\r_addr_dImag[1]~input_o ),
	.datac(\r_addr_dImag[0]~input_o ),
	.datad(\trueDualPortRam3|ram~10_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~180_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~180 .lut_mask = 16'hF2C2;
defparam \trueDualPortRam3|ram~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y64_N2
cycloneiv_lcell_comb \trueDualPortRam3|ram~181 (
// Equation(s):
// \trueDualPortRam3|ram~181_combout  = (\r_addr_dImag[1]~input_o  & ((\trueDualPortRam3|ram~180_combout  & ((\trueDualPortRam3|ram~26_q ))) # (!\trueDualPortRam3|ram~180_combout  & (\trueDualPortRam3|ram~18_q )))) # (!\r_addr_dImag[1]~input_o  & 
// (((\trueDualPortRam3|ram~180_combout ))))

	.dataa(\r_addr_dImag[1]~input_o ),
	.datab(\trueDualPortRam3|ram~18_q ),
	.datac(\trueDualPortRam3|ram~26_q ),
	.datad(\trueDualPortRam3|ram~180_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~181_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~181 .lut_mask = 16'hF588;
defparam \trueDualPortRam3|ram~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y64_N10
cycloneiv_lcell_comb \trueDualPortRam3|ram~182 (
// Equation(s):
// \trueDualPortRam3|ram~182_combout  = (\r_addr_dImag[2]~input_o  & (\trueDualPortRam3|ram~179_combout )) # (!\r_addr_dImag[2]~input_o  & ((\trueDualPortRam3|ram~181_combout )))

	.dataa(gnd),
	.datab(\r_addr_dImag[2]~input_o ),
	.datac(\trueDualPortRam3|ram~179_combout ),
	.datad(\trueDualPortRam3|ram~181_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~182_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~182 .lut_mask = 16'hF3C0;
defparam \trueDualPortRam3|ram~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y64_N11
dffeas \trueDualPortRam3|dout_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_b[2] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N2
cycloneiv_lcell_comb \trueDualPortRam3|ram~183 (
// Equation(s):
// \trueDualPortRam3|ram~183_combout  = (\r_addr_dImag[0]~input_o  & (((\r_addr_dImag[1]~input_o )))) # (!\r_addr_dImag[0]~input_o  & ((\r_addr_dImag[1]~input_o  & ((\trueDualPortRam3|ram~51_q ))) # (!\r_addr_dImag[1]~input_o  & (\trueDualPortRam3|ram~35_q 
// ))))

	.dataa(\trueDualPortRam3|ram~35_q ),
	.datab(\r_addr_dImag[0]~input_o ),
	.datac(\r_addr_dImag[1]~input_o ),
	.datad(\trueDualPortRam3|ram~51_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~183_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~183 .lut_mask = 16'hF2C2;
defparam \trueDualPortRam3|ram~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N8
cycloneiv_lcell_comb \trueDualPortRam3|ram~184 (
// Equation(s):
// \trueDualPortRam3|ram~184_combout  = (\r_addr_dImag[0]~input_o  & ((\trueDualPortRam3|ram~183_combout  & (\trueDualPortRam3|ram~59_q )) # (!\trueDualPortRam3|ram~183_combout  & ((\trueDualPortRam3|ram~43_q ))))) # (!\r_addr_dImag[0]~input_o  & 
// (((\trueDualPortRam3|ram~183_combout ))))

	.dataa(\trueDualPortRam3|ram~59_q ),
	.datab(\r_addr_dImag[0]~input_o ),
	.datac(\trueDualPortRam3|ram~43_q ),
	.datad(\trueDualPortRam3|ram~183_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~184_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~184 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N6
cycloneiv_lcell_comb \trueDualPortRam3|ram~88 (
// Equation(s):
// \trueDualPortRam3|ram~88_combout  = (\rtl~48_combout  & (\din_dReal[3]~input_o )) # (!\rtl~48_combout  & ((\trueDualPortRam3|ram~19_q )))

	.dataa(\din_dReal[3]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~19_q ),
	.datad(\rtl~48_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~88_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~88 .lut_mask = 16'hAAF0;
defparam \trueDualPortRam3|ram~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y66_N7
dffeas \trueDualPortRam3|ram~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~88_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~49_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~19 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N18
cycloneiv_lcell_comb \trueDualPortRam3|ram~185 (
// Equation(s):
// \trueDualPortRam3|ram~185_combout  = (\r_addr_dImag[1]~input_o  & (\r_addr_dImag[0]~input_o )) # (!\r_addr_dImag[1]~input_o  & ((\r_addr_dImag[0]~input_o  & ((\trueDualPortRam3|ram~11_q ))) # (!\r_addr_dImag[0]~input_o  & (\trueDualPortRam3|ram~3_q ))))

	.dataa(\r_addr_dImag[1]~input_o ),
	.datab(\r_addr_dImag[0]~input_o ),
	.datac(\trueDualPortRam3|ram~3_q ),
	.datad(\trueDualPortRam3|ram~11_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~185_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~185 .lut_mask = 16'hDC98;
defparam \trueDualPortRam3|ram~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N20
cycloneiv_lcell_comb \trueDualPortRam3|ram~186 (
// Equation(s):
// \trueDualPortRam3|ram~186_combout  = (\r_addr_dImag[1]~input_o  & ((\trueDualPortRam3|ram~185_combout  & (\trueDualPortRam3|ram~27_q )) # (!\trueDualPortRam3|ram~185_combout  & ((\trueDualPortRam3|ram~19_q ))))) # (!\r_addr_dImag[1]~input_o  & 
// (((\trueDualPortRam3|ram~185_combout ))))

	.dataa(\trueDualPortRam3|ram~27_q ),
	.datab(\r_addr_dImag[1]~input_o ),
	.datac(\trueDualPortRam3|ram~19_q ),
	.datad(\trueDualPortRam3|ram~185_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~186_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~186 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N28
cycloneiv_lcell_comb \trueDualPortRam3|ram~187 (
// Equation(s):
// \trueDualPortRam3|ram~187_combout  = (\r_addr_dImag[2]~input_o  & (\trueDualPortRam3|ram~184_combout )) # (!\r_addr_dImag[2]~input_o  & ((\trueDualPortRam3|ram~186_combout )))

	.dataa(gnd),
	.datab(\r_addr_dImag[2]~input_o ),
	.datac(\trueDualPortRam3|ram~184_combout ),
	.datad(\trueDualPortRam3|ram~186_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~187_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~187 .lut_mask = 16'hF3C0;
defparam \trueDualPortRam3|ram~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y66_N29
dffeas \trueDualPortRam3|dout_b[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_b[3] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N28
cycloneiv_lcell_comb \trueDualPortRam3|ram~190 (
// Equation(s):
// \trueDualPortRam3|ram~190_combout  = (\r_addr_dImag[1]~input_o  & (\r_addr_dImag[0]~input_o )) # (!\r_addr_dImag[1]~input_o  & ((\r_addr_dImag[0]~input_o  & ((\trueDualPortRam3|ram~12_q ))) # (!\r_addr_dImag[0]~input_o  & (\trueDualPortRam3|ram~4_q ))))

	.dataa(\r_addr_dImag[1]~input_o ),
	.datab(\r_addr_dImag[0]~input_o ),
	.datac(\trueDualPortRam3|ram~4_q ),
	.datad(\trueDualPortRam3|ram~12_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~190_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~190 .lut_mask = 16'hDC98;
defparam \trueDualPortRam3|ram~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N14
cycloneiv_lcell_comb \trueDualPortRam3|ram~191 (
// Equation(s):
// \trueDualPortRam3|ram~191_combout  = (\r_addr_dImag[1]~input_o  & ((\trueDualPortRam3|ram~190_combout  & ((\trueDualPortRam3|ram~28_q ))) # (!\trueDualPortRam3|ram~190_combout  & (\trueDualPortRam3|ram~20_q )))) # (!\r_addr_dImag[1]~input_o  & 
// (((\trueDualPortRam3|ram~190_combout ))))

	.dataa(\trueDualPortRam3|ram~20_q ),
	.datab(\r_addr_dImag[1]~input_o ),
	.datac(\trueDualPortRam3|ram~28_q ),
	.datad(\trueDualPortRam3|ram~190_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~191_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~191 .lut_mask = 16'hF388;
defparam \trueDualPortRam3|ram~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N20
cycloneiv_lcell_comb \trueDualPortRam3|ram~188 (
// Equation(s):
// \trueDualPortRam3|ram~188_combout  = (\r_addr_dImag[0]~input_o  & (\r_addr_dImag[1]~input_o )) # (!\r_addr_dImag[0]~input_o  & ((\r_addr_dImag[1]~input_o  & (\trueDualPortRam3|ram~52_q )) # (!\r_addr_dImag[1]~input_o  & ((\trueDualPortRam3|ram~36_q )))))

	.dataa(\r_addr_dImag[0]~input_o ),
	.datab(\r_addr_dImag[1]~input_o ),
	.datac(\trueDualPortRam3|ram~52_q ),
	.datad(\trueDualPortRam3|ram~36_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~188_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~188 .lut_mask = 16'hD9C8;
defparam \trueDualPortRam3|ram~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N2
cycloneiv_lcell_comb \trueDualPortRam3|ram~189 (
// Equation(s):
// \trueDualPortRam3|ram~189_combout  = (\r_addr_dImag[0]~input_o  & ((\trueDualPortRam3|ram~188_combout  & (\trueDualPortRam3|ram~60_q )) # (!\trueDualPortRam3|ram~188_combout  & ((\trueDualPortRam3|ram~44_q ))))) # (!\r_addr_dImag[0]~input_o  & 
// (((\trueDualPortRam3|ram~188_combout ))))

	.dataa(\trueDualPortRam3|ram~60_q ),
	.datab(\r_addr_dImag[0]~input_o ),
	.datac(\trueDualPortRam3|ram~44_q ),
	.datad(\trueDualPortRam3|ram~188_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~189_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~189 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N18
cycloneiv_lcell_comb \trueDualPortRam3|ram~192 (
// Equation(s):
// \trueDualPortRam3|ram~192_combout  = (\r_addr_dImag[2]~input_o  & ((\trueDualPortRam3|ram~189_combout ))) # (!\r_addr_dImag[2]~input_o  & (\trueDualPortRam3|ram~191_combout ))

	.dataa(gnd),
	.datab(\r_addr_dImag[2]~input_o ),
	.datac(\trueDualPortRam3|ram~191_combout ),
	.datad(\trueDualPortRam3|ram~189_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~192_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~192 .lut_mask = 16'hFC30;
defparam \trueDualPortRam3|ram~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y65_N19
dffeas \trueDualPortRam3|dout_b[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_b[4] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y64_N20
cycloneiv_lcell_comb \trueDualPortRam3|ram~193 (
// Equation(s):
// \trueDualPortRam3|ram~193_combout  = (\r_addr_dImag[0]~input_o  & (((\r_addr_dImag[1]~input_o )))) # (!\r_addr_dImag[0]~input_o  & ((\r_addr_dImag[1]~input_o  & ((\trueDualPortRam3|ram~53_q ))) # (!\r_addr_dImag[1]~input_o  & (\trueDualPortRam3|ram~37_q 
// ))))

	.dataa(\trueDualPortRam3|ram~37_q ),
	.datab(\r_addr_dImag[0]~input_o ),
	.datac(\r_addr_dImag[1]~input_o ),
	.datad(\trueDualPortRam3|ram~53_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~193_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~193 .lut_mask = 16'hF2C2;
defparam \trueDualPortRam3|ram~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y64_N14
cycloneiv_lcell_comb \trueDualPortRam3|ram~194 (
// Equation(s):
// \trueDualPortRam3|ram~194_combout  = (\r_addr_dImag[0]~input_o  & ((\trueDualPortRam3|ram~193_combout  & ((\trueDualPortRam3|ram~61_q ))) # (!\trueDualPortRam3|ram~193_combout  & (\trueDualPortRam3|ram~45_q )))) # (!\r_addr_dImag[0]~input_o  & 
// (((\trueDualPortRam3|ram~193_combout ))))

	.dataa(\trueDualPortRam3|ram~45_q ),
	.datab(\r_addr_dImag[0]~input_o ),
	.datac(\trueDualPortRam3|ram~61_q ),
	.datad(\trueDualPortRam3|ram~193_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~194_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~194 .lut_mask = 16'hF388;
defparam \trueDualPortRam3|ram~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N22
cycloneiv_lcell_comb \trueDualPortRam3|ram~105 (
// Equation(s):
// \trueDualPortRam3|ram~105_combout  = (\rtl~50_combout  & ((\din_dReal[5]~input_o ))) # (!\rtl~50_combout  & (\trueDualPortRam3|ram~13_q ))

	.dataa(\rtl~50_combout ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~13_q ),
	.datad(\din_dReal[5]~input_o ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~105_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~105 .lut_mask = 16'hFA50;
defparam \trueDualPortRam3|ram~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N23
dffeas \trueDualPortRam3|ram~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~105_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~51_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|ram~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|ram~13 .is_wysiwyg = "true";
defparam \trueDualPortRam3|ram~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N18
cycloneiv_lcell_comb \trueDualPortRam3|ram~195 (
// Equation(s):
// \trueDualPortRam3|ram~195_combout  = (\r_addr_dImag[0]~input_o  & ((\r_addr_dImag[1]~input_o ) # ((\trueDualPortRam3|ram~13_q )))) # (!\r_addr_dImag[0]~input_o  & (!\r_addr_dImag[1]~input_o  & (\trueDualPortRam3|ram~5_q )))

	.dataa(\r_addr_dImag[0]~input_o ),
	.datab(\r_addr_dImag[1]~input_o ),
	.datac(\trueDualPortRam3|ram~5_q ),
	.datad(\trueDualPortRam3|ram~13_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~195_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~195 .lut_mask = 16'hBA98;
defparam \trueDualPortRam3|ram~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N4
cycloneiv_lcell_comb \trueDualPortRam3|ram~196 (
// Equation(s):
// \trueDualPortRam3|ram~196_combout  = (\r_addr_dImag[1]~input_o  & ((\trueDualPortRam3|ram~195_combout  & (\trueDualPortRam3|ram~29_q )) # (!\trueDualPortRam3|ram~195_combout  & ((\trueDualPortRam3|ram~21_q ))))) # (!\r_addr_dImag[1]~input_o  & 
// (((\trueDualPortRam3|ram~195_combout ))))

	.dataa(\trueDualPortRam3|ram~29_q ),
	.datab(\r_addr_dImag[1]~input_o ),
	.datac(\trueDualPortRam3|ram~21_q ),
	.datad(\trueDualPortRam3|ram~195_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~196_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~196 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y64_N28
cycloneiv_lcell_comb \trueDualPortRam3|ram~197 (
// Equation(s):
// \trueDualPortRam3|ram~197_combout  = (\r_addr_dImag[2]~input_o  & (\trueDualPortRam3|ram~194_combout )) # (!\r_addr_dImag[2]~input_o  & ((\trueDualPortRam3|ram~196_combout )))

	.dataa(\r_addr_dImag[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~194_combout ),
	.datad(\trueDualPortRam3|ram~196_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~197_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~197 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam3|ram~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y64_N29
dffeas \trueDualPortRam3|dout_b[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_b[5] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y64_N10
cycloneiv_lcell_comb \trueDualPortRam3|ram~198 (
// Equation(s):
// \trueDualPortRam3|ram~198_combout  = (\r_addr_dImag[1]~input_o  & ((\r_addr_dImag[0]~input_o ) # ((\trueDualPortRam3|ram~54_q )))) # (!\r_addr_dImag[1]~input_o  & (!\r_addr_dImag[0]~input_o  & (\trueDualPortRam3|ram~38_q )))

	.dataa(\r_addr_dImag[1]~input_o ),
	.datab(\r_addr_dImag[0]~input_o ),
	.datac(\trueDualPortRam3|ram~38_q ),
	.datad(\trueDualPortRam3|ram~54_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~198_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~198 .lut_mask = 16'hBA98;
defparam \trueDualPortRam3|ram~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y64_N4
cycloneiv_lcell_comb \trueDualPortRam3|ram~199 (
// Equation(s):
// \trueDualPortRam3|ram~199_combout  = (\r_addr_dImag[0]~input_o  & ((\trueDualPortRam3|ram~198_combout  & (\trueDualPortRam3|ram~62_q )) # (!\trueDualPortRam3|ram~198_combout  & ((\trueDualPortRam3|ram~46_q ))))) # (!\r_addr_dImag[0]~input_o  & 
// (((\trueDualPortRam3|ram~198_combout ))))

	.dataa(\trueDualPortRam3|ram~62_q ),
	.datab(\r_addr_dImag[0]~input_o ),
	.datac(\trueDualPortRam3|ram~46_q ),
	.datad(\trueDualPortRam3|ram~198_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~199_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~199 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y64_N18
cycloneiv_lcell_comb \trueDualPortRam3|ram~200 (
// Equation(s):
// \trueDualPortRam3|ram~200_combout  = (\r_addr_dImag[1]~input_o  & (((\r_addr_dImag[0]~input_o )))) # (!\r_addr_dImag[1]~input_o  & ((\r_addr_dImag[0]~input_o  & ((\trueDualPortRam3|ram~14_q ))) # (!\r_addr_dImag[0]~input_o  & (\trueDualPortRam3|ram~6_q 
// ))))

	.dataa(\r_addr_dImag[1]~input_o ),
	.datab(\trueDualPortRam3|ram~6_q ),
	.datac(\r_addr_dImag[0]~input_o ),
	.datad(\trueDualPortRam3|ram~14_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~200_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~200 .lut_mask = 16'hF4A4;
defparam \trueDualPortRam3|ram~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y64_N28
cycloneiv_lcell_comb \trueDualPortRam3|ram~201 (
// Equation(s):
// \trueDualPortRam3|ram~201_combout  = (\r_addr_dImag[1]~input_o  & ((\trueDualPortRam3|ram~200_combout  & (\trueDualPortRam3|ram~30_q )) # (!\trueDualPortRam3|ram~200_combout  & ((\trueDualPortRam3|ram~22_q ))))) # (!\r_addr_dImag[1]~input_o  & 
// (((\trueDualPortRam3|ram~200_combout ))))

	.dataa(\trueDualPortRam3|ram~30_q ),
	.datab(\r_addr_dImag[1]~input_o ),
	.datac(\trueDualPortRam3|ram~22_q ),
	.datad(\trueDualPortRam3|ram~200_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~201_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~201 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y64_N22
cycloneiv_lcell_comb \trueDualPortRam3|ram~202 (
// Equation(s):
// \trueDualPortRam3|ram~202_combout  = (\r_addr_dImag[2]~input_o  & (\trueDualPortRam3|ram~199_combout )) # (!\r_addr_dImag[2]~input_o  & ((\trueDualPortRam3|ram~201_combout )))

	.dataa(\r_addr_dImag[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~199_combout ),
	.datad(\trueDualPortRam3|ram~201_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~202_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~202 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam3|ram~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y64_N23
dffeas \trueDualPortRam3|dout_b[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_b[6] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y64_N24
cycloneiv_lcell_comb \trueDualPortRam3|ram~203 (
// Equation(s):
// \trueDualPortRam3|ram~203_combout  = (\r_addr_dImag[0]~input_o  & (((\r_addr_dImag[1]~input_o )))) # (!\r_addr_dImag[0]~input_o  & ((\r_addr_dImag[1]~input_o  & ((\trueDualPortRam3|ram~55_q ))) # (!\r_addr_dImag[1]~input_o  & (\trueDualPortRam3|ram~39_q 
// ))))

	.dataa(\trueDualPortRam3|ram~39_q ),
	.datab(\r_addr_dImag[0]~input_o ),
	.datac(\r_addr_dImag[1]~input_o ),
	.datad(\trueDualPortRam3|ram~55_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~203_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~203 .lut_mask = 16'hF2C2;
defparam \trueDualPortRam3|ram~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y64_N26
cycloneiv_lcell_comb \trueDualPortRam3|ram~204 (
// Equation(s):
// \trueDualPortRam3|ram~204_combout  = (\r_addr_dImag[0]~input_o  & ((\trueDualPortRam3|ram~203_combout  & (\trueDualPortRam3|ram~63_q )) # (!\trueDualPortRam3|ram~203_combout  & ((\trueDualPortRam3|ram~47_q ))))) # (!\r_addr_dImag[0]~input_o  & 
// (((\trueDualPortRam3|ram~203_combout ))))

	.dataa(\trueDualPortRam3|ram~63_q ),
	.datab(\r_addr_dImag[0]~input_o ),
	.datac(\trueDualPortRam3|ram~47_q ),
	.datad(\trueDualPortRam3|ram~203_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~204_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~204 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N6
cycloneiv_lcell_comb \trueDualPortRam3|ram~205 (
// Equation(s):
// \trueDualPortRam3|ram~205_combout  = (\r_addr_dImag[0]~input_o  & ((\r_addr_dImag[1]~input_o ) # ((\trueDualPortRam3|ram~15_q )))) # (!\r_addr_dImag[0]~input_o  & (!\r_addr_dImag[1]~input_o  & (\trueDualPortRam3|ram~7_q )))

	.dataa(\r_addr_dImag[0]~input_o ),
	.datab(\r_addr_dImag[1]~input_o ),
	.datac(\trueDualPortRam3|ram~7_q ),
	.datad(\trueDualPortRam3|ram~15_q ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~205_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~205 .lut_mask = 16'hBA98;
defparam \trueDualPortRam3|ram~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N28
cycloneiv_lcell_comb \trueDualPortRam3|ram~206 (
// Equation(s):
// \trueDualPortRam3|ram~206_combout  = (\r_addr_dImag[1]~input_o  & ((\trueDualPortRam3|ram~205_combout  & (\trueDualPortRam3|ram~31_q )) # (!\trueDualPortRam3|ram~205_combout  & ((\trueDualPortRam3|ram~23_q ))))) # (!\r_addr_dImag[1]~input_o  & 
// (((\trueDualPortRam3|ram~205_combout ))))

	.dataa(\trueDualPortRam3|ram~31_q ),
	.datab(\r_addr_dImag[1]~input_o ),
	.datac(\trueDualPortRam3|ram~23_q ),
	.datad(\trueDualPortRam3|ram~205_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~206_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~206 .lut_mask = 16'hBBC0;
defparam \trueDualPortRam3|ram~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y64_N6
cycloneiv_lcell_comb \trueDualPortRam3|ram~207 (
// Equation(s):
// \trueDualPortRam3|ram~207_combout  = (\r_addr_dImag[2]~input_o  & (\trueDualPortRam3|ram~204_combout )) # (!\r_addr_dImag[2]~input_o  & ((\trueDualPortRam3|ram~206_combout )))

	.dataa(\r_addr_dImag[2]~input_o ),
	.datab(gnd),
	.datac(\trueDualPortRam3|ram~204_combout ),
	.datad(\trueDualPortRam3|ram~206_combout ),
	.cin(gnd),
	.combout(\trueDualPortRam3|ram~207_combout ),
	.cout());
// synopsys translate_off
defparam \trueDualPortRam3|ram~207 .lut_mask = 16'hF5A0;
defparam \trueDualPortRam3|ram~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y64_N7
dffeas \trueDualPortRam3|dout_b[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trueDualPortRam3|ram~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trueDualPortRam3|dout_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \trueDualPortRam3|dout_b[7] .is_wysiwyg = "true";
defparam \trueDualPortRam3|dout_b[7] .power_up = "low";
// synopsys translate_on

assign dout_aReal[0] = \dout_aReal[0]~output_o ;

assign dout_aReal[1] = \dout_aReal[1]~output_o ;

assign dout_aReal[2] = \dout_aReal[2]~output_o ;

assign dout_aReal[3] = \dout_aReal[3]~output_o ;

assign dout_aReal[4] = \dout_aReal[4]~output_o ;

assign dout_aReal[5] = \dout_aReal[5]~output_o ;

assign dout_aReal[6] = \dout_aReal[6]~output_o ;

assign dout_aReal[7] = \dout_aReal[7]~output_o ;

assign dout_aImag[0] = \dout_aImag[0]~output_o ;

assign dout_aImag[1] = \dout_aImag[1]~output_o ;

assign dout_aImag[2] = \dout_aImag[2]~output_o ;

assign dout_aImag[3] = \dout_aImag[3]~output_o ;

assign dout_aImag[4] = \dout_aImag[4]~output_o ;

assign dout_aImag[5] = \dout_aImag[5]~output_o ;

assign dout_aImag[6] = \dout_aImag[6]~output_o ;

assign dout_aImag[7] = \dout_aImag[7]~output_o ;

assign dout_bReal[0] = \dout_bReal[0]~output_o ;

assign dout_bReal[1] = \dout_bReal[1]~output_o ;

assign dout_bReal[2] = \dout_bReal[2]~output_o ;

assign dout_bReal[3] = \dout_bReal[3]~output_o ;

assign dout_bReal[4] = \dout_bReal[4]~output_o ;

assign dout_bReal[5] = \dout_bReal[5]~output_o ;

assign dout_bReal[6] = \dout_bReal[6]~output_o ;

assign dout_bReal[7] = \dout_bReal[7]~output_o ;

assign dout_bImag[0] = \dout_bImag[0]~output_o ;

assign dout_bImag[1] = \dout_bImag[1]~output_o ;

assign dout_bImag[2] = \dout_bImag[2]~output_o ;

assign dout_bImag[3] = \dout_bImag[3]~output_o ;

assign dout_bImag[4] = \dout_bImag[4]~output_o ;

assign dout_bImag[5] = \dout_bImag[5]~output_o ;

assign dout_bImag[6] = \dout_bImag[6]~output_o ;

assign dout_bImag[7] = \dout_bImag[7]~output_o ;

assign dout_cReal[0] = \dout_cReal[0]~output_o ;

assign dout_cReal[1] = \dout_cReal[1]~output_o ;

assign dout_cReal[2] = \dout_cReal[2]~output_o ;

assign dout_cReal[3] = \dout_cReal[3]~output_o ;

assign dout_cReal[4] = \dout_cReal[4]~output_o ;

assign dout_cReal[5] = \dout_cReal[5]~output_o ;

assign dout_cReal[6] = \dout_cReal[6]~output_o ;

assign dout_cReal[7] = \dout_cReal[7]~output_o ;

assign dout_cImag[0] = \dout_cImag[0]~output_o ;

assign dout_cImag[1] = \dout_cImag[1]~output_o ;

assign dout_cImag[2] = \dout_cImag[2]~output_o ;

assign dout_cImag[3] = \dout_cImag[3]~output_o ;

assign dout_cImag[4] = \dout_cImag[4]~output_o ;

assign dout_cImag[5] = \dout_cImag[5]~output_o ;

assign dout_cImag[6] = \dout_cImag[6]~output_o ;

assign dout_cImag[7] = \dout_cImag[7]~output_o ;

assign dout_dReal[0] = \dout_dReal[0]~output_o ;

assign dout_dReal[1] = \dout_dReal[1]~output_o ;

assign dout_dReal[2] = \dout_dReal[2]~output_o ;

assign dout_dReal[3] = \dout_dReal[3]~output_o ;

assign dout_dReal[4] = \dout_dReal[4]~output_o ;

assign dout_dReal[5] = \dout_dReal[5]~output_o ;

assign dout_dReal[6] = \dout_dReal[6]~output_o ;

assign dout_dReal[7] = \dout_dReal[7]~output_o ;

assign dout_dImag[0] = \dout_dImag[0]~output_o ;

assign dout_dImag[1] = \dout_dImag[1]~output_o ;

assign dout_dImag[2] = \dout_dImag[2]~output_o ;

assign dout_dImag[3] = \dout_dImag[3]~output_o ;

assign dout_dImag[4] = \dout_dImag[4]~output_o ;

assign dout_dImag[5] = \dout_dImag[5]~output_o ;

assign dout_dImag[6] = \dout_dImag[6]~output_o ;

assign dout_dImag[7] = \dout_dImag[7]~output_o ;

endmodule
