Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 28 11:59:42 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3659)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3659)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/b_start_cdc/syncstages_ff_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/data_fifo/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/send_terminator_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[63]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tvalid_int_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/TDC_Calib/TDC/StartStopGenerator_0/U0/GenInternalClock.Inst_RingOscillator/Inst_X7S_CARRY4_Delay/DividedOsc_i_2/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1)
---------------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.204   -28337.080                   3374                57311        0.054        0.000                      0                57180        0.070        0.000                       0                 31200  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                            ------------         ----------      --------------
aclk                                                                             {0.000 5.000}        10.000          100.000         
clk                                                                              {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn        {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn   {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn        {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn   {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn       {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn  {0.000 2.500}        5.000           200.000         
ftdi_clock                                                                       {0.000 8.334}        16.667          59.999          
  clk_out1_design_1_clk_wiz_1_0                                                  {0.000 8.334}        16.667          59.999          
  clkfbout_design_1_clk_wiz_1_0                                                  {0.000 8.334}        16.667          59.999          
sys_diff_clock_clk_p                                                             {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0                                                  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0                                                  {0.000 5.000}        10.000          100.000         
tdc_diff_clock_clk_p                                                             {0.000 1.200}        2.400           416.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
aclk                                                                                  -2.215     -251.696                    223                 3563        0.054        0.000                      0                 3563        4.500        0.000                       0                  1938  
clk                                                                                    0.133        0.000                      0                  179        0.120        0.000                      0                  179        2.000        0.000                       0                   106  
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn              2.427        0.000                      0                    9        0.323        0.000                      0                    9        2.000        0.000                       0                     9  
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn                                                                                                                                                     2.000        0.000                       0                     2  
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn              1.446        0.000                      0                    9        0.383        0.000                      0                    9        2.000        0.000                       0                     9  
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn                                                                                                                                                     2.000        0.000                       0                     2  
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn             1.559        0.000                      0                    9        0.393        0.000                      0                    9        2.000        0.000                       0                     9  
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn                                                                                                                                                    2.000        0.000                       0                     2  
ftdi_clock                                                                                                                                                                                                                         5.333        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                                       10.201        0.000                      0                  505        0.073        0.000                      0                  505        7.203        0.000                       0                   277  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                                                   15.075        0.000                       0                     3  
sys_diff_clock_clk_p                                                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                        0.857        0.000                      0                39562        0.055        0.000                      0                39562        3.870        0.000                       0                 16849  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                    8.408        0.000                       0                     3  
tdc_diff_clock_clk_p                                                                 -15.204   -28009.578                   3133                12441        0.056        0.000                      0                12441        0.070        0.000                       0                 11989  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                  To Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                  --------                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk                                                                         aclk                                                                              1.457        0.000                      0                   61        0.166        0.000                      0                   50  
clk_out1_design_1_clk_wiz_0_0                                               aclk                                                                             -2.110     -227.874                    223                  698        0.057        0.000                      0                  698  
clk_out1_design_1_clk_wiz_0_0                                               clk                                                                               0.626        0.000                      0                   89        0.088        0.000                      0                   89  
tdc_diff_clock_clk_p                                                        design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn        -4.048      -16.169                      4                    4        1.142        0.000                      0                    4  
tdc_diff_clock_clk_p                                                        design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn        -4.200      -16.206                      4                    4        1.107        0.000                      0                    4  
tdc_diff_clock_clk_p                                                        design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn       -4.109      -16.282                      4                    4        1.190        0.000                      0                    4  
clk_out1_design_1_clk_wiz_1_0                                               ftdi_clock                                                                        4.333        0.000                      0                   11        0.649        0.000                      0                   11  
ftdi_clock                                                                  clk_out1_design_1_clk_wiz_1_0                                                     6.399        0.000                      0                   10        1.182        0.000                      0                   10  
clk_out1_design_1_clk_wiz_0_0                                               clk_out1_design_1_clk_wiz_1_0                                                     8.859        0.000                      0                   18                                                                        
aclk                                                                        clk_out1_design_1_clk_wiz_0_0                                                     1.583        0.000                      0                  530        1.671        0.000                      0                  530  
clk_out1_design_1_clk_wiz_1_0                                               clk_out1_design_1_clk_wiz_0_0                                                    15.572        0.000                      0                   18                                                                        
tdc_diff_clock_clk_p                                                        clk_out1_design_1_clk_wiz_0_0                                                     1.348        0.000                      0                   12                                                                        
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn   tdc_diff_clock_clk_p                                                            -14.783    -9120.609                    966                  966        1.393        0.000                      0                  966  
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn   tdc_diff_clock_clk_p                                                            -15.042    -9200.591                    966                  966        1.062        0.000                      0                  966  
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  tdc_diff_clock_clk_p                                                            -15.148    -9301.128                    966                  966        1.478        0.000                      0                  966  
clk_out1_design_1_clk_wiz_0_0                                               tdc_diff_clock_clk_p                                                              3.022        0.000                      0                   72                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                       From Clock                                                                       To Clock                                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                       ----------                                                                       --------                                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                clk                                                                              aclk                                                                                   3.186        0.000                      0                    2        0.347        0.000                      0                    2  
**async_default**                                                                clk_out1_design_1_clk_wiz_0_0                                                    aclk                                                                                   7.932        0.000                      0                    2        0.631        0.000                      0                    2  
**async_default**                                                                clk_out1_design_1_clk_wiz_0_0                                                    clk                                                                                    2.874        0.000                      0                    3        0.674        0.000                      0                    3  
**async_default**                                                                clk_out1_design_1_clk_wiz_0_0                                                    clk_out1_design_1_clk_wiz_0_0                                                          1.559        0.000                      0                  608        0.433        0.000                      0                  608  
**async_default**                                                                tdc_diff_clock_clk_p                                                             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn        -4.566       -9.097                      2                    2        1.436        0.000                      0                    2  
**async_default**                                                                tdc_diff_clock_clk_p                                                             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn        -4.533       -9.056                      2                    2        1.383        0.000                      0                    2  
**async_default**                                                                tdc_diff_clock_clk_p                                                             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn       -4.528       -8.995                      2                    2        1.407        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  aclk
  To Clock:  aclk

Setup :          223  Failing Endpoints,  Worst Slack       -2.215ns,  Total Violation     -251.696ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.215ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        12.083ns  (logic 5.231ns (43.292%)  route 6.852ns (56.708%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 11.252 - 10.000 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.363     1.363    <hidden>
    SLICE_X43Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  <hidden>
                         net (fo=36, routed)          0.636     2.347    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I2_O)        0.242     2.589 r  <hidden>
                         net (fo=38, routed)          0.512     3.101    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.206 r  <hidden>
                         net (fo=1, routed)           0.000     3.206    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.663 r  <hidden>
                         net (fo=1, routed)           0.000     3.663    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.843 r  <hidden>
                         net (fo=2, routed)           0.731     4.574    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.948 f  <hidden>
                         net (fo=97, routed)          0.823     8.771    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.876 r  <hidden>
                         net (fo=2, routed)           0.927     9.803    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.908 r  <hidden>
                         net (fo=2, routed)           0.491    10.399    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.504 r  <hidden>
                         net (fo=4, routed)           0.939    11.443    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I3_O)        0.105    11.548 r  <hidden>
                         net (fo=4, routed)           0.823    12.372    <hidden>
    SLICE_X48Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.477 r  <hidden>
                         net (fo=4, routed)           0.969    13.446    <hidden>
    SLICE_X46Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.252    11.252    <hidden>
    SLICE_X46Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.319    
                         clock uncertainty           -0.074    11.245    
    SLICE_X46Y76         FDRE (Setup_fdre_C_D)       -0.015    11.230    <hidden>
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                 -2.215    

Slack (VIOLATED) :        -2.108ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.951ns  (logic 5.231ns (43.770%)  route 6.720ns (56.230%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 11.252 - 10.000 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.363     1.363    <hidden>
    SLICE_X43Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  <hidden>
                         net (fo=36, routed)          0.636     2.347    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I2_O)        0.242     2.589 r  <hidden>
                         net (fo=38, routed)          0.512     3.101    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.206 r  <hidden>
                         net (fo=1, routed)           0.000     3.206    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.663 r  <hidden>
                         net (fo=1, routed)           0.000     3.663    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.843 r  <hidden>
                         net (fo=2, routed)           0.731     4.574    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.948 f  <hidden>
                         net (fo=97, routed)          0.823     8.771    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.876 r  <hidden>
                         net (fo=2, routed)           0.927     9.803    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.908 r  <hidden>
                         net (fo=2, routed)           0.491    10.399    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.504 r  <hidden>
                         net (fo=4, routed)           1.281    11.785    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.105    11.890 r  <hidden>
                         net (fo=4, routed)           0.662    12.552    <hidden>
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.105    12.657 r  <hidden>
                         net (fo=4, routed)           0.657    13.314    <hidden>
    SLICE_X49Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.252    11.252    <hidden>
    SLICE_X49Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.319    
                         clock uncertainty           -0.074    11.245    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)       -0.039    11.206    <hidden>
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                         -13.314    
  -------------------------------------------------------------------
                         slack                                 -2.108    

Slack (VIOLATED) :        -2.106ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 5.231ns (43.851%)  route 6.698ns (56.149%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 11.252 - 10.000 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.363     1.363    <hidden>
    SLICE_X43Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  <hidden>
                         net (fo=36, routed)          0.636     2.347    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I2_O)        0.242     2.589 r  <hidden>
                         net (fo=38, routed)          0.512     3.101    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.206 r  <hidden>
                         net (fo=1, routed)           0.000     3.206    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.663 r  <hidden>
                         net (fo=1, routed)           0.000     3.663    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.843 r  <hidden>
                         net (fo=2, routed)           0.731     4.574    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.948 f  <hidden>
                         net (fo=97, routed)          0.823     8.771    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.876 r  <hidden>
                         net (fo=2, routed)           0.927     9.803    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.908 r  <hidden>
                         net (fo=2, routed)           0.491    10.399    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.504 r  <hidden>
                         net (fo=4, routed)           0.939    11.443    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I3_O)        0.105    11.548 r  <hidden>
                         net (fo=4, routed)           0.823    12.372    <hidden>
    SLICE_X48Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.477 r  <hidden>
                         net (fo=4, routed)           0.815    13.292    <hidden>
    SLICE_X48Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.252    11.252    <hidden>
    SLICE_X48Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.319    
                         clock uncertainty           -0.074    11.245    
    SLICE_X48Y76         FDRE (Setup_fdre_C_D)       -0.059    11.186    <hidden>
  -------------------------------------------------------------------
                         required time                         11.186    
                         arrival time                         -13.292    
  -------------------------------------------------------------------
                         slack                                 -2.106    

Slack (VIOLATED) :        -2.009ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.925ns  (logic 5.336ns (44.745%)  route 6.589ns (55.255%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.363     1.363    <hidden>
    SLICE_X43Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  <hidden>
                         net (fo=36, routed)          0.636     2.347    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I2_O)        0.242     2.589 r  <hidden>
                         net (fo=38, routed)          0.512     3.101    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.206 r  <hidden>
                         net (fo=1, routed)           0.000     3.206    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.663 r  <hidden>
                         net (fo=1, routed)           0.000     3.663    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.843 r  <hidden>
                         net (fo=2, routed)           0.731     4.574    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.948 f  <hidden>
                         net (fo=97, routed)          0.823     8.771    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.876 r  <hidden>
                         net (fo=2, routed)           0.927     9.803    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.908 r  <hidden>
                         net (fo=2, routed)           0.491    10.399    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.504 r  <hidden>
                         net (fo=4, routed)           1.281    11.785    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.105    11.890 r  <hidden>
                         net (fo=4, routed)           0.542    12.433    <hidden>
    SLICE_X48Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.538 r  <hidden>
                         net (fo=4, routed)           0.645    13.183    <hidden>
    SLICE_X43Y76         LUT6 (Prop_lut6_I3_O)        0.105    13.288 r  <hidden>
                         net (fo=1, routed)           0.000    13.288    <hidden>
    SLICE_X43Y76         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.256    11.256    <hidden>
    SLICE_X43Y76         FDSE                                         r  <hidden>
                         clock pessimism              0.067    11.323    
                         clock uncertainty           -0.074    11.249    
    SLICE_X43Y76         FDSE (Setup_fdse_C_D)        0.030    11.279    <hidden>
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                         -13.288    
  -------------------------------------------------------------------
                         slack                                 -2.009    

Slack (VIOLATED) :        -2.004ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.857ns  (logic 5.231ns (44.119%)  route 6.626ns (55.881%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 11.249 - 10.000 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.363     1.363    <hidden>
    SLICE_X43Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  <hidden>
                         net (fo=36, routed)          0.636     2.347    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I2_O)        0.242     2.589 r  <hidden>
                         net (fo=38, routed)          0.512     3.101    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.206 r  <hidden>
                         net (fo=1, routed)           0.000     3.206    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.663 r  <hidden>
                         net (fo=1, routed)           0.000     3.663    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.843 r  <hidden>
                         net (fo=2, routed)           0.731     4.574    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.948 f  <hidden>
                         net (fo=97, routed)          0.823     8.771    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.876 r  <hidden>
                         net (fo=2, routed)           0.927     9.803    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.908 r  <hidden>
                         net (fo=2, routed)           0.491    10.399    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.504 r  <hidden>
                         net (fo=4, routed)           1.281    11.785    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.105    11.890 r  <hidden>
                         net (fo=4, routed)           0.675    12.565    <hidden>
    SLICE_X45Y76         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  <hidden>
                         net (fo=4, routed)           0.549    13.219    <hidden>
    SLICE_X50Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.249    11.249    <hidden>
    SLICE_X50Y75         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.316    
                         clock uncertainty           -0.074    11.242    
    SLICE_X50Y75         FDRE (Setup_fdre_C_D)       -0.027    11.215    <hidden>
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -13.219    
  -------------------------------------------------------------------
                         slack                                 -2.004    

Slack (VIOLATED) :        -2.004ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.827ns  (logic 5.231ns (44.228%)  route 6.596ns (55.772%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 11.252 - 10.000 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.363     1.363    <hidden>
    SLICE_X43Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  <hidden>
                         net (fo=36, routed)          0.636     2.347    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I2_O)        0.242     2.589 r  <hidden>
                         net (fo=38, routed)          0.512     3.101    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.206 r  <hidden>
                         net (fo=1, routed)           0.000     3.206    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.663 r  <hidden>
                         net (fo=1, routed)           0.000     3.663    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.843 r  <hidden>
                         net (fo=2, routed)           0.731     4.574    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.948 f  <hidden>
                         net (fo=97, routed)          0.823     8.771    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.876 r  <hidden>
                         net (fo=2, routed)           0.927     9.803    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.908 r  <hidden>
                         net (fo=2, routed)           0.491    10.399    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.504 r  <hidden>
                         net (fo=4, routed)           1.281    11.785    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.105    11.890 r  <hidden>
                         net (fo=4, routed)           0.675    12.565    <hidden>
    SLICE_X45Y76         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  <hidden>
                         net (fo=4, routed)           0.520    13.190    <hidden>
    SLICE_X49Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.252    11.252    <hidden>
    SLICE_X49Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.319    
                         clock uncertainty           -0.074    11.245    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)       -0.059    11.186    <hidden>
  -------------------------------------------------------------------
                         required time                         11.186    
                         arrival time                         -13.190    
  -------------------------------------------------------------------
                         slack                                 -2.004    

Slack (VIOLATED) :        -1.982ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 5.231ns (44.188%)  route 6.607ns (55.812%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 11.250 - 10.000 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.363     1.363    <hidden>
    SLICE_X43Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  <hidden>
                         net (fo=36, routed)          0.636     2.347    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I2_O)        0.242     2.589 r  <hidden>
                         net (fo=38, routed)          0.512     3.101    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.206 r  <hidden>
                         net (fo=1, routed)           0.000     3.206    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.663 r  <hidden>
                         net (fo=1, routed)           0.000     3.663    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.843 r  <hidden>
                         net (fo=2, routed)           0.731     4.574    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.948 f  <hidden>
                         net (fo=97, routed)          0.823     8.771    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.876 r  <hidden>
                         net (fo=2, routed)           0.927     9.803    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.908 r  <hidden>
                         net (fo=2, routed)           0.491    10.399    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.504 r  <hidden>
                         net (fo=4, routed)           1.281    11.785    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.105    11.890 r  <hidden>
                         net (fo=4, routed)           0.542    12.433    <hidden>
    SLICE_X48Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.538 r  <hidden>
                         net (fo=4, routed)           0.663    13.201    <hidden>
    SLICE_X51Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.250    11.250    <hidden>
    SLICE_X51Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.317    
                         clock uncertainty           -0.074    11.243    
    SLICE_X51Y76         FDRE (Setup_fdre_C_D)       -0.024    11.219    <hidden>
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                 -1.982    

Slack (VIOLATED) :        -1.971ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.839ns  (logic 5.231ns (44.183%)  route 6.608ns (55.817%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 11.250 - 10.000 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.363     1.363    <hidden>
    SLICE_X43Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  <hidden>
                         net (fo=36, routed)          0.636     2.347    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I2_O)        0.242     2.589 r  <hidden>
                         net (fo=38, routed)          0.512     3.101    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.206 r  <hidden>
                         net (fo=1, routed)           0.000     3.206    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.663 r  <hidden>
                         net (fo=1, routed)           0.000     3.663    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.843 r  <hidden>
                         net (fo=2, routed)           0.731     4.574    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.948 f  <hidden>
                         net (fo=97, routed)          0.823     8.771    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.876 r  <hidden>
                         net (fo=2, routed)           0.927     9.803    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.908 r  <hidden>
                         net (fo=2, routed)           0.491    10.399    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.504 r  <hidden>
                         net (fo=4, routed)           1.281    11.785    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.105    11.890 r  <hidden>
                         net (fo=4, routed)           0.662    12.552    <hidden>
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.105    12.657 r  <hidden>
                         net (fo=4, routed)           0.545    13.202    <hidden>
    SLICE_X50Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.250    11.250    <hidden>
    SLICE_X50Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.317    
                         clock uncertainty           -0.074    11.243    
    SLICE_X50Y76         FDRE (Setup_fdre_C_D)       -0.012    11.231    <hidden>
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                         -13.202    
  -------------------------------------------------------------------
                         slack                                 -1.971    

Slack (VIOLATED) :        -1.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.800ns  (logic 5.231ns (44.332%)  route 6.569ns (55.668%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 11.250 - 10.000 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.363     1.363    <hidden>
    SLICE_X43Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  <hidden>
                         net (fo=36, routed)          0.636     2.347    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I2_O)        0.242     2.589 r  <hidden>
                         net (fo=38, routed)          0.512     3.101    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.206 r  <hidden>
                         net (fo=1, routed)           0.000     3.206    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.663 r  <hidden>
                         net (fo=1, routed)           0.000     3.663    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.843 r  <hidden>
                         net (fo=2, routed)           0.731     4.574    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.948 f  <hidden>
                         net (fo=97, routed)          0.823     8.771    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.876 r  <hidden>
                         net (fo=2, routed)           0.927     9.803    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.908 r  <hidden>
                         net (fo=2, routed)           0.491    10.399    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.504 r  <hidden>
                         net (fo=4, routed)           0.939    11.443    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I3_O)        0.105    11.548 r  <hidden>
                         net (fo=4, routed)           0.823    12.372    <hidden>
    SLICE_X48Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.477 r  <hidden>
                         net (fo=4, routed)           0.686    13.162    <hidden>
    SLICE_X50Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.250    11.250    <hidden>
    SLICE_X50Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.317    
                         clock uncertainty           -0.074    11.243    
    SLICE_X50Y76         FDRE (Setup_fdre_C_D)       -0.027    11.216    <hidden>
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                 -1.946    

Slack (VIOLATED) :        -1.900ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.735ns  (logic 5.231ns (44.575%)  route 6.504ns (55.425%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 11.252 - 10.000 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.363     1.363    <hidden>
    SLICE_X43Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.348     1.711 f  <hidden>
                         net (fo=36, routed)          0.636     2.347    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I2_O)        0.242     2.589 r  <hidden>
                         net (fo=38, routed)          0.512     3.101    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.206 r  <hidden>
                         net (fo=1, routed)           0.000     3.206    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.663 r  <hidden>
                         net (fo=1, routed)           0.000     3.663    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.843 r  <hidden>
                         net (fo=2, routed)           0.731     4.574    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.948 f  <hidden>
                         net (fo=97, routed)          0.823     8.771    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.876 r  <hidden>
                         net (fo=2, routed)           0.927     9.803    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.908 r  <hidden>
                         net (fo=2, routed)           0.491    10.399    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.504 r  <hidden>
                         net (fo=4, routed)           1.281    11.785    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.105    11.890 r  <hidden>
                         net (fo=4, routed)           0.675    12.565    <hidden>
    SLICE_X45Y76         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  <hidden>
                         net (fo=4, routed)           0.428    13.098    <hidden>
    SLICE_X48Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.252    11.252    <hidden>
    SLICE_X48Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.319    
                         clock uncertainty           -0.074    11.245    
    SLICE_X48Y76         FDRE (Setup_fdre_C_D)       -0.047    11.198    <hidden>
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                         -13.098    
  -------------------------------------------------------------------
                         slack                                 -1.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.406%)  route 0.197ns (60.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.553     0.553    <hidden>
    SLICE_X51Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  <hidden>
                         net (fo=1, routed)           0.197     0.877    <hidden>
    SLICE_X54Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.819     0.819    <hidden>
    SLICE_X54Y76         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.814    
    SLICE_X54Y76         FDRE (Hold_fdre_C_D)         0.010     0.824    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.850%)  route 0.288ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.551     0.551    <hidden>
    SLICE_X53Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  <hidden>
                         net (fo=1, routed)           0.288     0.980    <hidden>
    SLICE_X44Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.826     0.826    <hidden>
    SLICE_X44Y71         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.821    
    SLICE_X44Y71         FDRE (Hold_fdre_C_D)         0.051     0.872    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.568     0.568    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.764    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X41Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.840     0.840    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.272     0.568    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.075     0.643    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.568     0.568    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.764    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X41Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.840     0.840    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.272     0.568    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.075     0.643    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.568     0.568    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.764    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X41Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.840     0.840    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.272     0.568    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.071     0.639    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.568     0.568    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.764    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X41Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.840     0.840    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.272     0.568    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.071     0.639    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.504%)  route 0.307ns (68.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.556     0.556    <hidden>
    SLICE_X49Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  <hidden>
                         net (fo=1, routed)           0.307     1.003    <hidden>
    SLICE_X54Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.819     0.819    <hidden>
    SLICE_X54Y76         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.814    
    SLICE_X54Y76         FDRE (Hold_fdre_C_D)         0.063     0.877    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.570     0.570    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.057     0.768    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X36Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.841     0.841    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.071     0.641    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.840%)  route 0.316ns (69.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.556     0.556    <hidden>
    SLICE_X49Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  <hidden>
                         net (fo=1, routed)           0.316     1.013    <hidden>
    SLICE_X52Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.824     0.824    <hidden>
    SLICE_X52Y80         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.819    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.066     0.885    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.570     0.570    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.064     0.774    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X36Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.841     0.841    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.075     0.645    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y11  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y75  <hidden>
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X46Y72  <hidden>
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X43Y76  <hidden>
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X43Y76  <hidden>
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X48Y81  <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y78  <hidden>
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X50Y79  <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y79  <hidden>
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X50Y79  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75  <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y75  <hidden>
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X46Y72  <hidden>
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y76  <hidden>
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y76  <hidden>
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y76  <hidden>
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y76  <hidden>
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X50Y79  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y79  <hidden>
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X50Y79  <hidden>
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X48Y81  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y79  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y71  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y71  <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y66  <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y69  <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y69  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y36  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y36   <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y36  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.494ns (12.290%)  route 3.525ns (87.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 6.303 - 5.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.528     1.528    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.379     1.907 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          1.854     3.761    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.115     3.876 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=34, routed)          1.672     5.547    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.303     6.303    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.007     6.310    
                         clock uncertainty           -0.074     6.237    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.557     5.680    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.680    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.874ns (20.742%)  route 3.340ns (79.258%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.411 - 5.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.528     1.528    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.379     1.907 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          1.854     3.761    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.115     3.876 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=34, routed)          0.734     4.610    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X34Y48         LUT6 (Prop_lut6_I3_O)        0.275     4.885 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.752     5.637    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2_n_0
    SLICE_X33Y47         LUT4 (Prop_lut4_I1_O)        0.105     5.742 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1/O
                         net (fo=1, routed)           0.000     5.742    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.411     6.411    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X33Y47         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/C
                         clock pessimism              0.074     6.485    
                         clock uncertainty           -0.074     6.411    
    SLICE_X33Y47         FDRE (Setup_fdre_C_D)        0.032     6.443    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.896ns (21.153%)  route 3.340ns (78.847%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.411 - 5.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.528     1.528    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.379     1.907 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          1.854     3.761    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.115     3.876 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=34, routed)          0.734     4.610    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X34Y48         LUT6 (Prop_lut6_I3_O)        0.275     4.885 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.752     5.637    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I1_O)        0.127     5.764 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1/O
                         net (fo=1, routed)           0.000     5.764    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.411     6.411    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X33Y47         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/C
                         clock pessimism              0.074     6.485    
                         clock uncertainty           -0.074     6.411    
    SLICE_X33Y47         FDRE (Setup_fdre_C_D)        0.069     6.480    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.480    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.874ns (21.080%)  route 3.272ns (78.920%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.411 - 5.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.528     1.528    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.379     1.907 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          1.854     3.761    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.115     3.876 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=34, routed)          0.835     4.710    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.275     4.985 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.584     5.569    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X33Y47         LUT4 (Prop_lut4_I1_O)        0.105     5.674 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.674    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_0
    SLICE_X33Y47         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.411     6.411    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X33Y47         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.074     6.485    
                         clock uncertainty           -0.074     6.411    
    SLICE_X33Y47         FDRE (Setup_fdre_C_D)        0.030     6.441    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          6.441    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.877ns (21.137%)  route 3.272ns (78.863%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.411 - 5.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.528     1.528    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.379     1.907 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          1.854     3.761    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.115     3.876 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=34, routed)          0.835     4.710    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.275     4.985 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.584     5.569    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I1_O)        0.108     5.677 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000     5.677    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0
    SLICE_X33Y47         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.411     6.411    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X33Y47         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.074     6.485    
                         clock uncertainty           -0.074     6.411    
    SLICE_X33Y47         FDRE (Setup_fdre_C_D)        0.069     6.480    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.480    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.874ns (21.374%)  route 3.215ns (78.626%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.411 - 5.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.528     1.528    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.379     1.907 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          1.854     3.761    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.115     3.876 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=34, routed)          0.734     4.610    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X34Y48         LUT6 (Prop_lut6_I3_O)        0.275     4.885 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.627     5.512    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I2_O)        0.105     5.617 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_1/O
                         net (fo=1, routed)           0.000     5.617    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.411     6.411    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X33Y47         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/C
                         clock pessimism              0.074     6.485    
                         clock uncertainty           -0.074     6.411    
    SLICE_X33Y47         FDRE (Setup_fdre_C_D)        0.033     6.444    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          6.444    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.494ns (14.087%)  route 3.013ns (85.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 6.273 - 5.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.528     1.528    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.379     1.907 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          1.854     3.761    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.115     3.876 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=34, routed)          1.159     5.035    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X37Y57         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.273     6.273    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X37Y57         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.007     6.280    
                         clock uncertainty           -0.074     6.206    
    SLICE_X37Y57         FDRE (Setup_fdre_C_CE)      -0.338     5.868    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.494ns (14.087%)  route 3.013ns (85.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 6.273 - 5.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.528     1.528    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.379     1.907 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          1.854     3.761    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.115     3.876 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=34, routed)          1.159     5.035    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X37Y57         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.273     6.273    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X37Y57         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.007     6.280    
                         clock uncertainty           -0.074     6.206    
    SLICE_X37Y57         FDRE (Setup_fdre_C_CE)      -0.338     5.868    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.494ns (14.087%)  route 3.013ns (85.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 6.273 - 5.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.528     1.528    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.379     1.907 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          1.854     3.761    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.115     3.876 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=34, routed)          1.159     5.035    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X37Y57         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.273     6.273    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X37Y57         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.007     6.280    
                         clock uncertainty           -0.074     6.206    
    SLICE_X37Y57         FDRE (Setup_fdre_C_CE)      -0.338     5.868    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.494ns (14.135%)  route 3.001ns (85.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 6.273 - 5.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.528     1.528    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.379     1.907 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          1.854     3.761    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.115     3.876 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=34, routed)          1.147     5.023    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X37Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.273     6.273    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X37Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                         clock pessimism              0.007     6.280    
                         clock uncertainty           -0.074     6.206    
    SLICE_X37Y56         FDRE (Setup_fdre_C_CE)      -0.338     5.868    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  0.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.767    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X37Y50         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.842     0.842    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.271     0.571    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.076     0.647    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.570     0.570    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y53         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.766    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X37Y53         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.841     0.841    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y53         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.075     0.645    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.767    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X37Y50         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.842     0.842    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.271     0.571    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.075     0.646    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.767    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X37Y52         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.842     0.842    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.271     0.571    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.075     0.646    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.638     0.638    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     0.779 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.834    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X37Y49         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.912     0.912    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.273     0.638    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.075     0.713    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.767    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X37Y52         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.842     0.842    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.271     0.571    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.071     0.642    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     0.767    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X37Y50         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.842     0.842    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.271     0.571    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.071     0.642    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.638     0.638    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     0.779 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     0.834    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X37Y49         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.912     0.912    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.273     0.638    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.071     0.709    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.635     0.635    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X24Y35         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.141     0.776 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064     0.840    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X24Y35         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.910     0.910    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X24Y35         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.274     0.635    
    SLICE_X24Y35         FDRE (Hold_fdre_C_D)         0.075     0.710    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.227ns (40.399%)  route 0.335ns (59.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.570     0.570    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y53         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.128     0.698 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.335     1.032    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X36Y48         LUT4 (Prop_lut4_I0_O)        0.099     1.131 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[1]_INST_0/O
                         net (fo=1, routed)           0.000     1.131    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[1]
    SLICE_X36Y48         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.912     0.912    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.005     0.907    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.092     0.999    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y11  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X25Y37  <hidden>
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X36Y51  <hidden>
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X36Y51  <hidden>
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X36Y51  <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X38Y49  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y53  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y50  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X38Y49  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y52  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y49  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y49  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y49  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y49  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y35  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y35  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y35  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y35  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X25Y37  <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y49  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y53  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y53  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y49  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y49  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y49  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y49  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y48  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y55  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y55  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y56  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn

Setup :            0  Failing Endpoints,  Worst Slack        2.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.589ns (25.186%)  route 1.750ns (74.814%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 5.795 - 5.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.884     0.884    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.379     1.263 r  <hidden>
                         net (fo=3, routed)           0.955     2.218    <hidden>
    SLICE_X71Y33         LUT6 (Prop_lut6_I3_O)        0.105     2.323 r  <hidden>
                         net (fo=5, routed)           0.357     2.680    <hidden>
    SLICE_X71Y33         LUT3 (Prop_lut3_I2_O)        0.105     2.785 r  <hidden>
                         net (fo=5, routed)           0.438     3.223    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X54Y34         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.795     5.795    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.064     5.859    
                         clock uncertainty           -0.074     5.786    
    SLICE_X70Y33         FDCE (Setup_fdce_C_CE)      -0.136     5.650    <hidden>
  -------------------------------------------------------------------
                         required time                          5.650    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.589ns (25.186%)  route 1.750ns (74.814%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 5.795 - 5.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.884     0.884    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.379     1.263 r  <hidden>
                         net (fo=3, routed)           0.955     2.218    <hidden>
    SLICE_X71Y33         LUT6 (Prop_lut6_I3_O)        0.105     2.323 r  <hidden>
                         net (fo=5, routed)           0.357     2.680    <hidden>
    SLICE_X71Y33         LUT3 (Prop_lut3_I2_O)        0.105     2.785 r  <hidden>
                         net (fo=5, routed)           0.438     3.223    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X54Y34         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.795     5.795    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.064     5.859    
                         clock uncertainty           -0.074     5.786    
    SLICE_X70Y33         FDCE (Setup_fdce_C_CE)      -0.136     5.650    <hidden>
  -------------------------------------------------------------------
                         required time                          5.650    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.589ns (25.186%)  route 1.750ns (74.814%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 5.795 - 5.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.884     0.884    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.379     1.263 r  <hidden>
                         net (fo=3, routed)           0.955     2.218    <hidden>
    SLICE_X71Y33         LUT6 (Prop_lut6_I3_O)        0.105     2.323 r  <hidden>
                         net (fo=5, routed)           0.357     2.680    <hidden>
    SLICE_X71Y33         LUT3 (Prop_lut3_I2_O)        0.105     2.785 r  <hidden>
                         net (fo=5, routed)           0.438     3.223    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X54Y34         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.795     5.795    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.064     5.859    
                         clock uncertainty           -0.074     5.786    
    SLICE_X70Y33         FDCE (Setup_fdce_C_CE)      -0.136     5.650    <hidden>
  -------------------------------------------------------------------
                         required time                          5.650    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.589ns (25.186%)  route 1.750ns (74.814%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 5.795 - 5.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.884     0.884    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.379     1.263 r  <hidden>
                         net (fo=3, routed)           0.955     2.218    <hidden>
    SLICE_X71Y33         LUT6 (Prop_lut6_I3_O)        0.105     2.323 r  <hidden>
                         net (fo=5, routed)           0.357     2.680    <hidden>
    SLICE_X71Y33         LUT3 (Prop_lut3_I2_O)        0.105     2.785 r  <hidden>
                         net (fo=5, routed)           0.438     3.223    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X54Y34         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.795     5.795    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.064     5.859    
                         clock uncertainty           -0.074     5.786    
    SLICE_X70Y33         FDCE (Setup_fdce_C_CE)      -0.136     5.650    <hidden>
  -------------------------------------------------------------------
                         required time                          5.650    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.589ns (25.096%)  route 1.758ns (74.904%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 5.795 - 5.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.884     0.884    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.379     1.263 r  <hidden>
                         net (fo=3, routed)           0.955     2.218    <hidden>
    SLICE_X71Y33         LUT6 (Prop_lut6_I3_O)        0.105     2.323 f  <hidden>
                         net (fo=5, routed)           0.803     3.126    <hidden>
    SLICE_X71Y33         LUT4 (Prop_lut4_I1_O)        0.105     3.231 r  <hidden>
                         net (fo=1, routed)           0.000     3.231    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X54Y34         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.795     5.795    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.064     5.859    
                         clock uncertainty           -0.074     5.786    
    SLICE_X71Y33         FDCE (Setup_fdce_C_D)        0.030     5.816    <hidden>
  -------------------------------------------------------------------
                         required time                          5.816    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.610ns (25.761%)  route 1.758ns (74.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 5.795 - 5.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.884     0.884    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.379     1.263 r  <hidden>
                         net (fo=3, routed)           0.955     2.218    <hidden>
    SLICE_X71Y33         LUT6 (Prop_lut6_I3_O)        0.105     2.323 f  <hidden>
                         net (fo=5, routed)           0.803     3.126    <hidden>
    SLICE_X71Y33         LUT5 (Prop_lut5_I2_O)        0.126     3.252 r  <hidden>
                         net (fo=1, routed)           0.000     3.252    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X54Y34         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.795     5.795    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.064     5.859    
                         clock uncertainty           -0.074     5.786    
    SLICE_X71Y33         FDCE (Setup_fdce_C_D)        0.069     5.855    <hidden>
  -------------------------------------------------------------------
                         required time                          5.855    
                         arrival time                          -3.252    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.589ns (25.312%)  route 1.738ns (74.688%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 5.760 - 5.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.884     0.884    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.379     1.263 r  <hidden>
                         net (fo=3, routed)           0.955     2.218    <hidden>
    SLICE_X71Y33         LUT6 (Prop_lut6_I3_O)        0.105     2.323 f  <hidden>
                         net (fo=5, routed)           0.783     3.106    <hidden>
    SLICE_X69Y33         LUT6 (Prop_lut6_I3_O)        0.105     3.211 r  <hidden>
                         net (fo=1, routed)           0.000     3.211    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X54Y34         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.760     5.760    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.124     5.884    
                         clock uncertainty           -0.074     5.811    
    SLICE_X69Y33         FDCE (Setup_fdce_C_D)        0.032     5.843    <hidden>
  -------------------------------------------------------------------
                         required time                          5.843    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.589ns (25.356%)  route 1.734ns (74.644%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 5.760 - 5.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.884     0.884    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.379     1.263 r  <hidden>
                         net (fo=3, routed)           0.955     2.218    <hidden>
    SLICE_X71Y33         LUT6 (Prop_lut6_I3_O)        0.105     2.323 f  <hidden>
                         net (fo=5, routed)           0.779     3.102    <hidden>
    SLICE_X69Y33         LUT6 (Prop_lut6_I3_O)        0.105     3.207 r  <hidden>
                         net (fo=1, routed)           0.000     3.207    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X54Y34         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.760     5.760    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.124     5.884    
                         clock uncertainty           -0.074     5.811    
    SLICE_X69Y33         FDCE (Setup_fdce_C_D)        0.030     5.841    <hidden>
  -------------------------------------------------------------------
                         required time                          5.841    
                         arrival time                          -3.207    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.589ns (26.822%)  route 1.607ns (73.178%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 5.795 - 5.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.884     0.884    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.379     1.263 r  <hidden>
                         net (fo=3, routed)           0.955     2.218    <hidden>
    SLICE_X71Y33         LUT6 (Prop_lut6_I3_O)        0.105     2.323 r  <hidden>
                         net (fo=5, routed)           0.357     2.680    <hidden>
    SLICE_X71Y33         LUT3 (Prop_lut3_I2_O)        0.105     2.785 r  <hidden>
                         net (fo=5, routed)           0.295     3.080    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X54Y34         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.795     5.795    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.064     5.859    
                         clock uncertainty           -0.074     5.786    
    SLICE_X71Y33         FDCE (Setup_fdce_C_D)       -0.027     5.759    <hidden>
  -------------------------------------------------------------------
                         required time                          5.759    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  2.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.184%)  route 0.200ns (46.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.505     0.505    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDCE (Prop_fdce_C_Q)         0.128     0.633 r  <hidden>
                         net (fo=4, routed)           0.200     0.833    <hidden>
    SLICE_X69Y33         LUT6 (Prop_lut6_I1_O)        0.099     0.932 r  <hidden>
                         net (fo=1, routed)           0.000     0.932    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.551     0.551    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
                         clock pessimism             -0.034     0.517    
    SLICE_X69Y33         FDCE (Hold_fdce_C_D)         0.092     0.609    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.246ns (56.916%)  route 0.186ns (43.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.505     0.505    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y33         FDCE (Prop_fdce_C_Q)         0.148     0.653 r  <hidden>
                         net (fo=5, routed)           0.186     0.839    <hidden>
    SLICE_X69Y33         LUT6 (Prop_lut6_I4_O)        0.098     0.937 r  <hidden>
                         net (fo=1, routed)           0.000     0.937    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.551     0.551    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
                         clock pessimism             -0.034     0.517    
    SLICE_X69Y33         FDCE (Hold_fdce_C_D)         0.091     0.608    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.243ns (47.347%)  route 0.270ns (52.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.505     0.505    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y33         FDCE (Prop_fdce_C_Q)         0.148     0.653 r  <hidden>
                         net (fo=5, routed)           0.270     0.923    <hidden>
    SLICE_X71Y33         LUT5 (Prop_lut5_I3_O)        0.095     1.018 r  <hidden>
                         net (fo=1, routed)           0.000     1.018    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.570     0.570    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
                         clock pessimism             -0.052     0.518    
    SLICE_X71Y33         FDCE (Hold_fdce_C_D)         0.107     0.625    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.246ns (47.653%)  route 0.270ns (52.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.505     0.505    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y33         FDCE (Prop_fdce_C_Q)         0.148     0.653 r  <hidden>
                         net (fo=5, routed)           0.270     0.923    <hidden>
    SLICE_X71Y33         LUT4 (Prop_lut4_I2_O)        0.098     1.021 r  <hidden>
                         net (fo=1, routed)           0.000     1.021    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.570     0.570    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
                         clock pessimism             -0.052     0.518    
    SLICE_X71Y33         FDCE (Hold_fdce_C_D)         0.091     0.609    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.058%)  route 0.454ns (70.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.484ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.484     0.484    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.141     0.625 r  <hidden>
                         net (fo=5, routed)           0.332     0.957    <hidden>
    SLICE_X71Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.002 r  <hidden>
                         net (fo=5, routed)           0.122     1.124    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.570     0.570    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
                         clock pessimism             -0.034     0.536    
    SLICE_X71Y33         FDCE (Hold_fdce_C_D)         0.076     0.612    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.618%)  route 0.513ns (73.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.484ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.484     0.484    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.141     0.625 r  <hidden>
                         net (fo=5, routed)           0.332     0.957    <hidden>
    SLICE_X71Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.002 r  <hidden>
                         net (fo=5, routed)           0.181     1.183    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.570     0.570    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism             -0.034     0.536    
    SLICE_X70Y33         FDCE (Hold_fdce_C_CE)       -0.016     0.520    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.618%)  route 0.513ns (73.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.484ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.484     0.484    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.141     0.625 r  <hidden>
                         net (fo=5, routed)           0.332     0.957    <hidden>
    SLICE_X71Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.002 r  <hidden>
                         net (fo=5, routed)           0.181     1.183    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.570     0.570    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism             -0.034     0.536    
    SLICE_X70Y33         FDCE (Hold_fdce_C_CE)       -0.016     0.520    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.618%)  route 0.513ns (73.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.484ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.484     0.484    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.141     0.625 r  <hidden>
                         net (fo=5, routed)           0.332     0.957    <hidden>
    SLICE_X71Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.002 r  <hidden>
                         net (fo=5, routed)           0.181     1.183    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.570     0.570    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism             -0.034     0.536    
    SLICE_X70Y33         FDCE (Hold_fdce_C_CE)       -0.016     0.520    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.618%)  route 0.513ns (73.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.484ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.484     0.484    <hidden>
    SLICE_X69Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.141     0.625 r  <hidden>
                         net (fo=5, routed)           0.332     0.957    <hidden>
    SLICE_X71Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.002 r  <hidden>
                         net (fo=5, routed)           0.181     1.183    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.570     0.570    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism             -0.034     0.536    
    SLICE_X70Y33         FDCE (Hold_fdce_C_CE)       -0.016     0.520    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.663    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X71Y33  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X71Y33  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X71Y33  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X69Y33  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X69Y33  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X70Y33  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X70Y33  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X70Y33  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X70Y33  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X71Y33  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X71Y33  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X71Y33  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X69Y33  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X69Y33  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X70Y33  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X70Y33  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X70Y33  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X70Y33  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X71Y33  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X71Y33  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X71Y33  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X71Y33  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X71Y33  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X71Y33  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X71Y33  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X69Y33  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X69Y33  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X69Y33  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X69Y33  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X53Y34  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X55Y34  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X55Y34  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X53Y34  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X53Y34  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X55Y34  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X55Y34  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X55Y34  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X53Y34  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X53Y34  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn

Setup :            0  Failing Endpoints,  Worst Slack        1.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.695ns (21.308%)  route 2.567ns (78.692%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 5.873 - 5.000 ) 
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.923     0.923    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.348     1.271 r  <hidden>
                         net (fo=1, routed)           1.216     2.488    <hidden>
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.242     2.730 r  <hidden>
                         net (fo=5, routed)           0.215     2.945    <hidden>
    SLICE_X53Y2          LUT3 (Prop_lut3_I2_O)        0.105     3.050 r  <hidden>
                         net (fo=5, routed)           1.135     4.185    <hidden>
    SLICE_X36Y4          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X46Y16         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.873     5.873    <hidden>
    SLICE_X36Y4          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.873    
                         clock uncertainty           -0.074     5.799    
    SLICE_X36Y4          FDCE (Setup_fdce_C_CE)      -0.168     5.631    <hidden>
  -------------------------------------------------------------------
                         required time                          5.631    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.695ns (21.308%)  route 2.567ns (78.692%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 5.873 - 5.000 ) 
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.923     0.923    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.348     1.271 r  <hidden>
                         net (fo=1, routed)           1.216     2.488    <hidden>
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.242     2.730 r  <hidden>
                         net (fo=5, routed)           0.215     2.945    <hidden>
    SLICE_X53Y2          LUT3 (Prop_lut3_I2_O)        0.105     3.050 r  <hidden>
                         net (fo=5, routed)           1.135     4.185    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X46Y16         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.873     5.873    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.873    
                         clock uncertainty           -0.074     5.799    
    SLICE_X37Y4          FDCE (Setup_fdce_C_CE)      -0.168     5.631    <hidden>
  -------------------------------------------------------------------
                         required time                          5.631    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.695ns (21.308%)  route 2.567ns (78.692%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 5.873 - 5.000 ) 
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.923     0.923    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.348     1.271 r  <hidden>
                         net (fo=1, routed)           1.216     2.488    <hidden>
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.242     2.730 r  <hidden>
                         net (fo=5, routed)           0.215     2.945    <hidden>
    SLICE_X53Y2          LUT3 (Prop_lut3_I2_O)        0.105     3.050 r  <hidden>
                         net (fo=5, routed)           1.135     4.185    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X46Y16         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.873     5.873    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.873    
                         clock uncertainty           -0.074     5.799    
    SLICE_X37Y4          FDCE (Setup_fdce_C_CE)      -0.168     5.631    <hidden>
  -------------------------------------------------------------------
                         required time                          5.631    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.695ns (22.080%)  route 2.453ns (77.920%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.790ns = ( 5.790 - 5.000 ) 
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.923     0.923    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.348     1.271 r  <hidden>
                         net (fo=1, routed)           1.216     2.488    <hidden>
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.242     2.730 r  <hidden>
                         net (fo=5, routed)           0.215     2.945    <hidden>
    SLICE_X53Y2          LUT3 (Prop_lut3_I2_O)        0.105     3.050 r  <hidden>
                         net (fo=5, routed)           1.021     4.071    <hidden>
    SLICE_X36Y3          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X46Y16         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.790     5.790    <hidden>
    SLICE_X36Y3          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.790    
                         clock uncertainty           -0.074     5.716    
    SLICE_X36Y3          FDCE (Setup_fdce_C_D)       -0.039     5.677    <hidden>
  -------------------------------------------------------------------
                         required time                          5.677    
                         arrival time                          -4.071    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.695ns (24.754%)  route 2.113ns (75.246%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.778ns = ( 5.778 - 5.000 ) 
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.923     0.923    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.348     1.271 r  <hidden>
                         net (fo=1, routed)           1.216     2.488    <hidden>
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.242     2.730 r  <hidden>
                         net (fo=5, routed)           0.215     2.945    <hidden>
    SLICE_X53Y2          LUT3 (Prop_lut3_I2_O)        0.105     3.050 r  <hidden>
                         net (fo=5, routed)           0.681     3.731    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X46Y16         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.778     5.778    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
                         clock pessimism              0.145     5.923    
                         clock uncertainty           -0.074     5.850    
    SLICE_X35Y2          FDCE (Setup_fdce_C_CE)      -0.168     5.682    <hidden>
  -------------------------------------------------------------------
                         required time                          5.682    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.695ns (27.058%)  route 1.874ns (72.942%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.773ns = ( 5.773 - 5.000 ) 
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.923     0.923    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.348     1.271 r  <hidden>
                         net (fo=1, routed)           1.216     2.488    <hidden>
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.242     2.730 f  <hidden>
                         net (fo=5, routed)           0.657     3.387    <hidden>
    SLICE_X53Y1          LUT6 (Prop_lut6_I3_O)        0.105     3.492 r  <hidden>
                         net (fo=1, routed)           0.000     3.492    <hidden>
    SLICE_X53Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X46Y16         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.773     5.773    <hidden>
    SLICE_X53Y1          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.773    
                         clock uncertainty           -0.074     5.699    
    SLICE_X53Y1          FDCE (Setup_fdce_C_D)        0.032     5.731    <hidden>
  -------------------------------------------------------------------
                         required time                          5.731    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.695ns (26.591%)  route 1.919ns (73.409%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 5.840 - 5.000 ) 
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.923     0.923    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.348     1.271 r  <hidden>
                         net (fo=1, routed)           1.216     2.488    <hidden>
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.242     2.730 f  <hidden>
                         net (fo=5, routed)           0.702     3.432    <hidden>
    SLICE_X54Y1          LUT4 (Prop_lut4_I1_O)        0.105     3.537 r  <hidden>
                         net (fo=1, routed)           0.000     3.537    <hidden>
    SLICE_X54Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X46Y16         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.840     5.840    <hidden>
    SLICE_X54Y1          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.840    
                         clock uncertainty           -0.074     5.766    
    SLICE_X54Y1          FDCE (Setup_fdce_C_D)        0.072     5.838    <hidden>
  -------------------------------------------------------------------
                         required time                          5.838    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.695ns (26.591%)  route 1.919ns (73.409%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 5.840 - 5.000 ) 
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.923     0.923    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.348     1.271 r  <hidden>
                         net (fo=1, routed)           1.216     2.488    <hidden>
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.242     2.730 f  <hidden>
                         net (fo=5, routed)           0.702     3.432    <hidden>
    SLICE_X54Y1          LUT5 (Prop_lut5_I2_O)        0.105     3.537 r  <hidden>
                         net (fo=1, routed)           0.000     3.537    <hidden>
    SLICE_X54Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X46Y16         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.840     5.840    <hidden>
    SLICE_X54Y1          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.840    
                         clock uncertainty           -0.074     5.766    
    SLICE_X54Y1          FDCE (Setup_fdce_C_D)        0.106     5.872    <hidden>
  -------------------------------------------------------------------
                         required time                          5.872    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.695ns (29.305%)  route 1.677ns (70.695%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.773ns = ( 5.773 - 5.000 ) 
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.923     0.923    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.348     1.271 r  <hidden>
                         net (fo=1, routed)           1.216     2.488    <hidden>
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.242     2.730 f  <hidden>
                         net (fo=5, routed)           0.460     3.190    <hidden>
    SLICE_X53Y1          LUT6 (Prop_lut6_I3_O)        0.105     3.295 r  <hidden>
                         net (fo=1, routed)           0.000     3.295    <hidden>
    SLICE_X53Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X46Y16         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.773     5.773    <hidden>
    SLICE_X53Y1          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.773    
                         clock uncertainty           -0.074     5.699    
    SLICE_X53Y1          FDCE (Setup_fdce_C_D)        0.030     5.729    <hidden>
  -------------------------------------------------------------------
                         required time                          5.729    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                  2.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.281%)  route 0.288ns (60.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.470     0.470    <hidden>
    SLICE_X53Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     0.611 r  <hidden>
                         net (fo=5, routed)           0.288     0.898    <hidden>
    SLICE_X53Y1          LUT6 (Prop_lut6_I5_O)        0.045     0.943 r  <hidden>
                         net (fo=1, routed)           0.000     0.943    <hidden>
    SLICE_X53Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.546     0.546    <hidden>
    SLICE_X53Y1          FDCE                                         r  <hidden>
                         clock pessimism             -0.076     0.470    
    SLICE_X53Y1          FDCE (Hold_fdce_C_D)         0.091     0.561    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.633%)  route 0.351ns (65.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.470     0.470    <hidden>
    SLICE_X53Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     0.611 r  <hidden>
                         net (fo=3, routed)           0.351     0.962    <hidden>
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.045     1.007 r  <hidden>
                         net (fo=1, routed)           0.000     1.007    <hidden>
    SLICE_X53Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.546     0.546    <hidden>
    SLICE_X53Y1          FDCE                                         r  <hidden>
                         clock pessimism             -0.076     0.470    
    SLICE_X53Y1          FDCE (Hold_fdce_C_D)         0.092     0.562    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.245ns (41.248%)  route 0.349ns (58.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.509ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.509     0.509    <hidden>
    SLICE_X54Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDCE (Prop_fdce_C_Q)         0.148     0.657 r  <hidden>
                         net (fo=4, routed)           0.349     1.006    <hidden>
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.097     1.103 r  <hidden>
                         net (fo=1, routed)           0.000     1.103    <hidden>
    SLICE_X54Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.587     0.587    <hidden>
    SLICE_X54Y1          FDCE                                         r  <hidden>
                         clock pessimism             -0.078     0.509    
    SLICE_X54Y1          FDCE (Hold_fdce_C_D)         0.131     0.640    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.268%)  route 0.419ns (66.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.509ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.509     0.509    <hidden>
    SLICE_X54Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDCE (Prop_fdce_C_Q)         0.164     0.673 f  <hidden>
                         net (fo=5, routed)           0.419     1.092    <hidden>
    SLICE_X54Y1          LUT4 (Prop_lut4_I0_O)        0.045     1.137 r  <hidden>
                         net (fo=1, routed)           0.000     1.137    <hidden>
    SLICE_X54Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.587     0.587    <hidden>
    SLICE_X54Y1          FDCE                                         r  <hidden>
                         clock pessimism             -0.078     0.509    
    SLICE_X54Y1          FDCE (Hold_fdce_C_D)         0.120     0.629    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.270%)  route 0.649ns (77.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.505ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.470     0.470    <hidden>
    SLICE_X53Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     0.611 r  <hidden>
                         net (fo=5, routed)           0.336     0.947    <hidden>
    SLICE_X53Y2          LUT3 (Prop_lut3_I0_O)        0.045     0.992 r  <hidden>
                         net (fo=5, routed)           0.313     1.305    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.505     0.505    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.505    
    SLICE_X35Y2          FDCE (Hold_fdce_C_CE)       -0.039     0.466    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.466    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.653%)  route 0.811ns (81.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.470     0.470    <hidden>
    SLICE_X53Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     0.611 r  <hidden>
                         net (fo=5, routed)           0.336     0.947    <hidden>
    SLICE_X53Y2          LUT3 (Prop_lut3_I0_O)        0.045     0.992 r  <hidden>
                         net (fo=5, routed)           0.475     1.467    <hidden>
    SLICE_X36Y3          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.551     0.551    <hidden>
    SLICE_X36Y3          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.551    
    SLICE_X36Y3          FDCE (Hold_fdce_C_D)         0.072     0.623    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.186ns (17.642%)  route 0.868ns (82.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.613ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.470     0.470    <hidden>
    SLICE_X53Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     0.611 r  <hidden>
                         net (fo=5, routed)           0.336     0.947    <hidden>
    SLICE_X53Y2          LUT3 (Prop_lut3_I0_O)        0.045     0.992 r  <hidden>
                         net (fo=5, routed)           0.532     1.524    <hidden>
    SLICE_X36Y4          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.613     0.613    <hidden>
    SLICE_X36Y4          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.613    
    SLICE_X36Y4          FDCE (Hold_fdce_C_CE)       -0.039     0.574    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.186ns (17.642%)  route 0.868ns (82.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.613ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.470     0.470    <hidden>
    SLICE_X53Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     0.611 r  <hidden>
                         net (fo=5, routed)           0.336     0.947    <hidden>
    SLICE_X53Y2          LUT3 (Prop_lut3_I0_O)        0.045     0.992 r  <hidden>
                         net (fo=5, routed)           0.532     1.524    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.613     0.613    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.613    
    SLICE_X37Y4          FDCE (Hold_fdce_C_CE)       -0.039     0.574    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.186ns (17.642%)  route 0.868ns (82.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.613ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.470     0.470    <hidden>
    SLICE_X53Y1          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     0.611 r  <hidden>
                         net (fo=5, routed)           0.336     0.947    <hidden>
    SLICE_X53Y2          LUT3 (Prop_lut3_I0_O)        0.045     0.992 r  <hidden>
                         net (fo=5, routed)           0.532     1.524    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.613     0.613    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.613    
    SLICE_X37Y4          FDCE (Hold_fdce_C_CE)       -0.039     0.574    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.950    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X36Y3  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X54Y1  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X54Y1  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X53Y1  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X53Y1  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X36Y4  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X35Y2  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X37Y4  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X37Y4  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X36Y3  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X36Y4  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X37Y4  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X37Y4  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X53Y1  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X53Y1  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X53Y1  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X53Y1  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X36Y4  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X35Y2  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X36Y3  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X36Y3  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X54Y1  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X54Y1  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X53Y1  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X53Y1  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X53Y1  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X53Y1  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X36Y4  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X36Y4  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X48Y16  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X46Y15  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X46Y15  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X48Y16  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X48Y16  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X46Y15  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X48Y16  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X48Y16  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X46Y15  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X46Y15  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn

Setup :            0  Failing Endpoints,  Worst Slack        1.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.735ns (24.241%)  route 2.297ns (75.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.596ns = ( 5.596 - 5.000 ) 
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.763     0.763    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDPE (Prop_fdpe_C_Q)         0.398     1.161 r  <hidden>
                         net (fo=1, routed)           0.979     2.140    <hidden>
    SLICE_X73Y73         LUT6 (Prop_lut6_I2_O)        0.232     2.372 r  <hidden>
                         net (fo=5, routed)           0.718     3.090    <hidden>
    SLICE_X74Y72         LUT3 (Prop_lut3_I2_O)        0.105     3.195 r  <hidden>
                         net (fo=5, routed)           0.600     3.795    <hidden>
    SLICE_X71Y71         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X65Y63         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.596     5.596    <hidden>
    SLICE_X71Y71         FDPE                                         r  <hidden>
                         clock pessimism              0.000     5.596    
                         clock uncertainty           -0.074     5.522    
    SLICE_X71Y71         FDPE (Setup_fdpe_C_CE)      -0.168     5.354    <hidden>
  -------------------------------------------------------------------
                         required time                          5.354    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.735ns (23.318%)  route 2.417ns (76.682%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.646ns = ( 5.646 - 5.000 ) 
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.763     0.763    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDPE (Prop_fdpe_C_Q)         0.398     1.161 r  <hidden>
                         net (fo=1, routed)           0.979     2.140    <hidden>
    SLICE_X73Y73         LUT6 (Prop_lut6_I2_O)        0.232     2.372 r  <hidden>
                         net (fo=5, routed)           0.718     3.090    <hidden>
    SLICE_X74Y72         LUT3 (Prop_lut3_I2_O)        0.105     3.195 r  <hidden>
                         net (fo=5, routed)           0.720     3.916    <hidden>
    SLICE_X71Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X65Y63         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.646     5.646    <hidden>
    SLICE_X71Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.646    
                         clock uncertainty           -0.074     5.573    
    SLICE_X71Y73         FDCE (Setup_fdce_C_D)       -0.059     5.514    <hidden>
  -------------------------------------------------------------------
                         required time                          5.514    
                         arrival time                          -3.916    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.735ns (23.320%)  route 2.417ns (76.680%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.650ns = ( 5.650 - 5.000 ) 
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.763     0.763    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDPE (Prop_fdpe_C_Q)         0.398     1.161 r  <hidden>
                         net (fo=1, routed)           0.979     2.140    <hidden>
    SLICE_X73Y73         LUT6 (Prop_lut6_I2_O)        0.232     2.372 r  <hidden>
                         net (fo=5, routed)           0.718     3.090    <hidden>
    SLICE_X74Y72         LUT3 (Prop_lut3_I2_O)        0.105     3.195 r  <hidden>
                         net (fo=5, routed)           0.720     3.915    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X65Y63         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.650     5.650    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.113     5.763    
                         clock uncertainty           -0.074     5.690    
    SLICE_X66Y72         FDPE (Setup_fdpe_C_CE)      -0.136     5.554    <hidden>
  -------------------------------------------------------------------
                         required time                          5.554    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.735ns (23.320%)  route 2.417ns (76.680%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.650ns = ( 5.650 - 5.000 ) 
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.763     0.763    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDPE (Prop_fdpe_C_Q)         0.398     1.161 r  <hidden>
                         net (fo=1, routed)           0.979     2.140    <hidden>
    SLICE_X73Y73         LUT6 (Prop_lut6_I2_O)        0.232     2.372 r  <hidden>
                         net (fo=5, routed)           0.718     3.090    <hidden>
    SLICE_X74Y72         LUT3 (Prop_lut3_I2_O)        0.105     3.195 r  <hidden>
                         net (fo=5, routed)           0.720     3.915    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X65Y63         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.650     5.650    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.113     5.763    
                         clock uncertainty           -0.074     5.690    
    SLICE_X66Y72         FDPE (Setup_fdpe_C_CE)      -0.136     5.554    <hidden>
  -------------------------------------------------------------------
                         required time                          5.554    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.735ns (23.320%)  route 2.417ns (76.680%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.650ns = ( 5.650 - 5.000 ) 
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.763     0.763    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDPE (Prop_fdpe_C_Q)         0.398     1.161 r  <hidden>
                         net (fo=1, routed)           0.979     2.140    <hidden>
    SLICE_X73Y73         LUT6 (Prop_lut6_I2_O)        0.232     2.372 r  <hidden>
                         net (fo=5, routed)           0.718     3.090    <hidden>
    SLICE_X74Y72         LUT3 (Prop_lut3_I2_O)        0.105     3.195 r  <hidden>
                         net (fo=5, routed)           0.720     3.915    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X65Y63         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.650     5.650    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.113     5.763    
                         clock uncertainty           -0.074     5.690    
    SLICE_X66Y72         FDPE (Setup_fdpe_C_CE)      -0.136     5.554    <hidden>
  -------------------------------------------------------------------
                         required time                          5.554    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.735ns (33.476%)  route 1.461ns (66.524%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.713ns = ( 5.713 - 5.000 ) 
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.763     0.763    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDPE (Prop_fdpe_C_Q)         0.398     1.161 r  <hidden>
                         net (fo=1, routed)           0.979     2.140    <hidden>
    SLICE_X73Y73         LUT6 (Prop_lut6_I2_O)        0.232     2.372 f  <hidden>
                         net (fo=5, routed)           0.482     2.854    <hidden>
    SLICE_X73Y73         LUT4 (Prop_lut4_I1_O)        0.105     2.959 r  <hidden>
                         net (fo=1, routed)           0.000     2.959    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X65Y63         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.713     5.713    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.053     5.766    
                         clock uncertainty           -0.074     5.693    
    SLICE_X73Y73         FDCE (Setup_fdce_C_D)        0.030     5.723    <hidden>
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -2.959    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.756ns (34.106%)  route 1.461ns (65.894%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.713ns = ( 5.713 - 5.000 ) 
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.763     0.763    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDPE (Prop_fdpe_C_Q)         0.398     1.161 r  <hidden>
                         net (fo=1, routed)           0.979     2.140    <hidden>
    SLICE_X73Y73         LUT6 (Prop_lut6_I2_O)        0.232     2.372 f  <hidden>
                         net (fo=5, routed)           0.482     2.854    <hidden>
    SLICE_X73Y73         LUT5 (Prop_lut5_I2_O)        0.126     2.980 r  <hidden>
                         net (fo=1, routed)           0.000     2.980    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X65Y63         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.713     5.713    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.053     5.766    
                         clock uncertainty           -0.074     5.693    
    SLICE_X73Y73         FDCE (Setup_fdce_C_D)        0.069     5.762    <hidden>
  -------------------------------------------------------------------
                         required time                          5.762    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.735ns (35.704%)  route 1.324ns (64.296%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.713ns = ( 5.713 - 5.000 ) 
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.763     0.763    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDPE (Prop_fdpe_C_Q)         0.398     1.161 r  <hidden>
                         net (fo=1, routed)           0.979     2.140    <hidden>
    SLICE_X73Y73         LUT6 (Prop_lut6_I2_O)        0.232     2.372 f  <hidden>
                         net (fo=5, routed)           0.345     2.717    <hidden>
    SLICE_X73Y73         LUT6 (Prop_lut6_I3_O)        0.105     2.822 r  <hidden>
                         net (fo=1, routed)           0.000     2.822    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X65Y63         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.713     5.713    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.053     5.766    
                         clock uncertainty           -0.074     5.693    
    SLICE_X73Y73         FDCE (Setup_fdce_C_D)        0.032     5.725    <hidden>
  -------------------------------------------------------------------
                         required time                          5.725    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.735ns (37.913%)  route 1.204ns (62.087%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.713ns = ( 5.713 - 5.000 ) 
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.763     0.763    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDPE (Prop_fdpe_C_Q)         0.398     1.161 r  <hidden>
                         net (fo=1, routed)           0.979     2.140    <hidden>
    SLICE_X73Y73         LUT6 (Prop_lut6_I2_O)        0.232     2.372 f  <hidden>
                         net (fo=5, routed)           0.225     2.597    <hidden>
    SLICE_X73Y73         LUT6 (Prop_lut6_I3_O)        0.105     2.702 r  <hidden>
                         net (fo=1, routed)           0.000     2.702    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X65Y63         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.713     5.713    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.053     5.766    
                         clock uncertainty           -0.074     5.693    
    SLICE_X73Y73         FDCE (Setup_fdce_C_D)        0.032     5.725    <hidden>
  -------------------------------------------------------------------
                         required time                          5.725    
                         arrival time                          -2.702    
  -------------------------------------------------------------------
                         slack                                  3.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.226ns (34.887%)  route 0.422ns (65.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns
    Source Clock Delay      (SCD):    0.355ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.355     0.355    <hidden>
    SLICE_X71Y71         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDPE (Prop_fdpe_C_Q)         0.128     0.483 r  <hidden>
                         net (fo=5, routed)           0.422     0.904    <hidden>
    SLICE_X73Y73         LUT6 (Prop_lut6_I4_O)        0.098     1.002 r  <hidden>
                         net (fo=1, routed)           0.000     1.002    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.517     0.517    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.517    
    SLICE_X73Y73         FDCE (Hold_fdce_C_D)         0.092     0.609    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.227ns (46.766%)  route 0.258ns (53.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.457     0.457    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDCE (Prop_fdce_C_Q)         0.128     0.585 r  <hidden>
                         net (fo=4, routed)           0.258     0.844    <hidden>
    SLICE_X73Y73         LUT6 (Prop_lut6_I1_O)        0.099     0.943 r  <hidden>
                         net (fo=1, routed)           0.000     0.943    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.517     0.517    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
                         clock pessimism             -0.060     0.457    
    SLICE_X73Y73         FDCE (Hold_fdce_C_D)         0.092     0.549    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.223ns (30.775%)  route 0.502ns (69.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns
    Source Clock Delay      (SCD):    0.355ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.355     0.355    <hidden>
    SLICE_X71Y71         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDPE (Prop_fdpe_C_Q)         0.128     0.483 r  <hidden>
                         net (fo=5, routed)           0.502     0.984    <hidden>
    SLICE_X73Y73         LUT5 (Prop_lut5_I3_O)        0.095     1.079 r  <hidden>
                         net (fo=1, routed)           0.000     1.079    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.517     0.517    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.517    
    SLICE_X73Y73         FDCE (Hold_fdce_C_D)         0.107     0.624    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.226ns (31.060%)  route 0.502ns (68.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns
    Source Clock Delay      (SCD):    0.355ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.355     0.355    <hidden>
    SLICE_X71Y71         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDPE (Prop_fdpe_C_Q)         0.128     0.483 r  <hidden>
                         net (fo=5, routed)           0.502     0.984    <hidden>
    SLICE_X73Y73         LUT4 (Prop_lut4_I2_O)        0.098     1.082 r  <hidden>
                         net (fo=1, routed)           0.000     1.082    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.517     0.517    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.517    
    SLICE_X73Y73         FDCE (Hold_fdce_C_D)         0.091     0.608    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.666%)  route 0.672ns (78.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.445ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.457     0.457    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDCE (Prop_fdce_C_Q)         0.141     0.598 r  <hidden>
                         net (fo=5, routed)           0.304     0.903    <hidden>
    SLICE_X74Y72         LUT3 (Prop_lut3_I0_O)        0.045     0.948 r  <hidden>
                         net (fo=5, routed)           0.368     1.316    <hidden>
    SLICE_X71Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.445     0.445    <hidden>
    SLICE_X71Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.445    
    SLICE_X71Y73         FDCE (Hold_fdce_C_D)         0.066     0.511    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.238%)  route 0.614ns (76.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.457     0.457    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDCE (Prop_fdce_C_Q)         0.141     0.598 r  <hidden>
                         net (fo=5, routed)           0.304     0.903    <hidden>
    SLICE_X74Y72         LUT3 (Prop_lut3_I0_O)        0.045     0.948 r  <hidden>
                         net (fo=5, routed)           0.310     1.258    <hidden>
    SLICE_X71Y71         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.411     0.411    <hidden>
    SLICE_X71Y71         FDPE                                         r  <hidden>
                         clock pessimism              0.000     0.411    
    SLICE_X71Y71         FDPE (Hold_fdpe_C_CE)       -0.039     0.372    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.700%)  route 0.671ns (78.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.457     0.457    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDCE (Prop_fdce_C_Q)         0.141     0.598 r  <hidden>
                         net (fo=5, routed)           0.304     0.903    <hidden>
    SLICE_X74Y72         LUT3 (Prop_lut3_I0_O)        0.045     0.948 r  <hidden>
                         net (fo=5, routed)           0.367     1.314    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.454     0.454    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
                         clock pessimism             -0.028     0.426    
    SLICE_X66Y72         FDPE (Hold_fdpe_C_CE)       -0.016     0.410    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.700%)  route 0.671ns (78.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.457     0.457    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDCE (Prop_fdce_C_Q)         0.141     0.598 r  <hidden>
                         net (fo=5, routed)           0.304     0.903    <hidden>
    SLICE_X74Y72         LUT3 (Prop_lut3_I0_O)        0.045     0.948 r  <hidden>
                         net (fo=5, routed)           0.367     1.314    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.454     0.454    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
                         clock pessimism             -0.028     0.426    
    SLICE_X66Y72         FDPE (Hold_fdpe_C_CE)       -0.016     0.410    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.700%)  route 0.671ns (78.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.457     0.457    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDCE (Prop_fdce_C_Q)         0.141     0.598 r  <hidden>
                         net (fo=5, routed)           0.304     0.903    <hidden>
    SLICE_X74Y72         LUT3 (Prop_lut3_I0_O)        0.045     0.948 r  <hidden>
                         net (fo=5, routed)           0.367     1.314    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.454     0.454    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
                         clock pessimism             -0.028     0.426    
    SLICE_X66Y72         FDPE (Hold_fdpe_C_CE)       -0.016     0.410    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.904    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X71Y73  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X73Y73  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X73Y73  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X73Y73  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X73Y73  <hidden>
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X66Y72  <hidden>
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X66Y72  <hidden>
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X66Y72  <hidden>
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X71Y71  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X71Y73  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.500       2.000      SLICE_X66Y72  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X71Y73  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.500         2.500       2.000      SLICE_X66Y72  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X65Y63  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X63Y65  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X65Y63  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X65Y63  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X63Y65  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X63Y65  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X65Y63  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X65Y63  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X63Y65  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X63Y65  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clock
  To Clock:  ftdi_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clock
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { ftdi_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.667      83.333     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.333      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.334      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.333      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.333      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       10.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.201ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.226ns (20.154%)  route 4.857ns (79.846%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.338ns = ( 16.329 - 16.667 ) 
    Source Clock Delay      (SCD):    0.355ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.572     0.355    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y18         RAMB18E1                                     r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.734     1.089 f  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=2, routed)           1.777     2.865    <hidden>
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.119     2.984 f  <hidden>
                         net (fo=9, routed)           0.339     3.323    <hidden>
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.268     3.591 f  <hidden>
                         net (fo=2, routed)           1.235     4.826    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.105     4.931 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_gate_50/O
                         net (fo=1, routed)           1.507     6.438    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_sig_29
    RAMB18_X0Y18         RAMB18E1                                     r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.448    16.329    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y18         RAMB18E1                                     r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.687    17.016    
                         clock uncertainty           -0.090    16.926    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.287    16.639    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         16.639    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                 10.201    

Slack (MET) :             10.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.589ns (11.042%)  route 4.745ns (88.958%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 16.210 - 16.667 ) 
    Source Clock Delay      (SCD):    0.239ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.456     0.239    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDPE (Prop_fdpe_C_Q)         0.379     0.618 r  <hidden>
                         net (fo=10, routed)          1.316     1.934    <hidden>
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.105     2.039 f  <hidden>
                         net (fo=5, routed)           1.038     3.077    <hidden>
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.105     3.182 r  <hidden>
                         net (fo=8, routed)           2.391     5.573    <hidden>
    OLOGIC_X0Y93         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.330    16.210    <hidden>
    OLOGIC_X0Y93         FDPE                                         r  <hidden>
                         clock pessimism              0.635    16.846    
                         clock uncertainty           -0.090    16.756    
    OLOGIC_X0Y93         FDPE (Setup_fdpe_C_D)       -0.723    16.033    <hidden>
  -------------------------------------------------------------------
                         required time                         16.033    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                 10.460    

Slack (MET) :             10.752ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.589ns (11.692%)  route 4.448ns (88.308%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.239ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.456     0.239    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDPE (Prop_fdpe_C_Q)         0.379     0.618 r  <hidden>
                         net (fo=10, routed)          1.316     1.934    <hidden>
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.105     2.039 f  <hidden>
                         net (fo=5, routed)           1.038     3.077    <hidden>
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.105     3.182 r  <hidden>
                         net (fo=8, routed)           2.095     5.276    <hidden>
    OLOGIC_X0Y86         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    OLOGIC_X0Y86         FDPE                                         r  <hidden>
                         clock pessimism              0.635    16.842    
                         clock uncertainty           -0.090    16.752    
    OLOGIC_X0Y86         FDPE (Setup_fdpe_C_D)       -0.723    16.029    <hidden>
  -------------------------------------------------------------------
                         required time                         16.029    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                 10.752    

Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 0.589ns (11.953%)  route 4.338ns (88.047%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.239ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.456     0.239    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDPE (Prop_fdpe_C_Q)         0.379     0.618 r  <hidden>
                         net (fo=10, routed)          1.316     1.934    <hidden>
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.105     2.039 f  <hidden>
                         net (fo=5, routed)           1.038     3.077    <hidden>
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.105     3.182 r  <hidden>
                         net (fo=8, routed)           1.985     5.166    <hidden>
    OLOGIC_X0Y85         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    OLOGIC_X0Y85         FDPE                                         r  <hidden>
                         clock pessimism              0.635    16.842    
                         clock uncertainty           -0.090    16.752    
    OLOGIC_X0Y85         FDPE (Setup_fdpe_C_D)       -0.723    16.029    <hidden>
  -------------------------------------------------------------------
                         required time                         16.029    
                         arrival time                          -5.166    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             10.990ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.589ns (12.272%)  route 4.211ns (87.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.239ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.456     0.239    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDPE (Prop_fdpe_C_Q)         0.379     0.618 r  <hidden>
                         net (fo=10, routed)          1.316     1.934    <hidden>
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.105     2.039 f  <hidden>
                         net (fo=5, routed)           1.038     3.077    <hidden>
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.105     3.182 r  <hidden>
                         net (fo=8, routed)           1.857     5.039    <hidden>
    OLOGIC_X0Y84         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    OLOGIC_X0Y84         FDPE                                         r  <hidden>
                         clock pessimism              0.635    16.842    
                         clock uncertainty           -0.090    16.752    
    OLOGIC_X0Y84         FDPE (Setup_fdpe_C_D)       -0.723    16.029    <hidden>
  -------------------------------------------------------------------
                         required time                         16.029    
                         arrival time                          -5.039    
  -------------------------------------------------------------------
                         slack                                 10.990    

Slack (MET) :             11.109ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.589ns (12.583%)  route 4.092ns (87.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.239ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.456     0.239    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDPE (Prop_fdpe_C_Q)         0.379     0.618 r  <hidden>
                         net (fo=10, routed)          1.316     1.934    <hidden>
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.105     2.039 f  <hidden>
                         net (fo=5, routed)           1.038     3.077    <hidden>
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.105     3.182 r  <hidden>
                         net (fo=8, routed)           1.738     4.920    <hidden>
    OLOGIC_X0Y83         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    OLOGIC_X0Y83         FDPE                                         r  <hidden>
                         clock pessimism              0.635    16.842    
                         clock uncertainty           -0.090    16.752    
    OLOGIC_X0Y83         FDPE (Setup_fdpe_C_D)       -0.723    16.029    <hidden>
  -------------------------------------------------------------------
                         required time                         16.029    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                 11.109    

Slack (MET) :             11.225ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.589ns (12.911%)  route 3.973ns (87.089%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.464ns = ( 16.203 - 16.667 ) 
    Source Clock Delay      (SCD):    0.239ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.456     0.239    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDPE (Prop_fdpe_C_Q)         0.379     0.618 r  <hidden>
                         net (fo=10, routed)          1.316     1.934    <hidden>
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.105     2.039 f  <hidden>
                         net (fo=5, routed)           1.038     3.077    <hidden>
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.105     3.182 r  <hidden>
                         net (fo=8, routed)           1.619     4.801    <hidden>
    OLOGIC_X0Y82         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.322    16.203    <hidden>
    OLOGIC_X0Y82         FDPE                                         r  <hidden>
                         clock pessimism              0.635    16.839    
                         clock uncertainty           -0.090    16.749    
    OLOGIC_X0Y82         FDPE (Setup_fdpe_C_D)       -0.723    16.026    <hidden>
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                 11.225    

Slack (MET) :             11.343ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.589ns (13.256%)  route 3.854ns (86.744%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.464ns = ( 16.203 - 16.667 ) 
    Source Clock Delay      (SCD):    0.239ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.456     0.239    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDPE (Prop_fdpe_C_Q)         0.379     0.618 r  <hidden>
                         net (fo=10, routed)          1.316     1.934    <hidden>
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.105     2.039 f  <hidden>
                         net (fo=5, routed)           1.038     3.077    <hidden>
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.105     3.182 r  <hidden>
                         net (fo=8, routed)           1.500     4.682    <hidden>
    OLOGIC_X0Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.322    16.203    <hidden>
    OLOGIC_X0Y81         FDPE                                         r  <hidden>
                         clock pessimism              0.635    16.839    
                         clock uncertainty           -0.090    16.749    
    OLOGIC_X0Y81         FDPE (Setup_fdpe_C_D)       -0.723    16.026    <hidden>
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                 11.343    

Slack (MET) :             11.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.497ns (12.319%)  route 3.537ns (87.681%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.372ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.589     0.372    <hidden>
    SLICE_X1Y29          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.379     0.751 r  <hidden>
                         net (fo=14, routed)          1.769     2.520    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_0_5/ADDRB0
    SLICE_X2Y46          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118     2.638 r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.768     4.407    <hidden>
    OLOGIC_X0Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    OLOGIC_X0Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.575    16.782    
                         clock uncertainty           -0.090    16.692    
    OLOGIC_X0Y85         FDRE (Setup_fdre_C_D)       -0.885    15.807    <hidden>
  -------------------------------------------------------------------
                         required time                         15.807    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                 11.400    

Slack (MET) :             11.470ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.589ns (13.653%)  route 3.725ns (86.347%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.467ns = ( 16.200 - 16.667 ) 
    Source Clock Delay      (SCD):    0.239ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.456     0.239    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDPE (Prop_fdpe_C_Q)         0.379     0.618 r  <hidden>
                         net (fo=10, routed)          1.316     1.934    <hidden>
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.105     2.039 f  <hidden>
                         net (fo=5, routed)           1.038     3.077    <hidden>
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.105     3.182 r  <hidden>
                         net (fo=8, routed)           1.371     4.553    <hidden>
    OLOGIC_X0Y79         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.320    16.200    <hidden>
    OLOGIC_X0Y79         FDPE                                         r  <hidden>
                         clock pessimism              0.635    16.836    
                         clock uncertainty           -0.090    16.746    
    OLOGIC_X0Y79         FDPE (Setup_fdpe_C_D)       -0.723    16.023    <hidden>
  -------------------------------------------------------------------
                         required time                         16.023    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 11.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.263%)  route 0.259ns (64.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    -0.051ns
    Clock Pessimism Removal (CPR):    -0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.665    -0.051    <hidden>
    SLICE_X0Y37          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141     0.090 r  <hidden>
                         net (fo=18, routed)          0.259     0.349    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y38          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.943    -0.158    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y38          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.125    -0.034    
    SLICE_X2Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.276    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.263%)  route 0.259ns (64.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    -0.051ns
    Clock Pessimism Removal (CPR):    -0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.665    -0.051    <hidden>
    SLICE_X0Y37          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141     0.090 r  <hidden>
                         net (fo=18, routed)          0.259     0.349    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y38          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.943    -0.158    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y38          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.125    -0.034    
    SLICE_X2Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.276    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.263%)  route 0.259ns (64.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    -0.051ns
    Clock Pessimism Removal (CPR):    -0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.665    -0.051    <hidden>
    SLICE_X0Y37          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141     0.090 r  <hidden>
                         net (fo=18, routed)          0.259     0.349    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y38          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.943    -0.158    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y38          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMB/CLK
                         clock pessimism              0.125    -0.034    
    SLICE_X2Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.276    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.263%)  route 0.259ns (64.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    -0.051ns
    Clock Pessimism Removal (CPR):    -0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.665    -0.051    <hidden>
    SLICE_X0Y37          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141     0.090 r  <hidden>
                         net (fo=18, routed)          0.259     0.349    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y38          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.943    -0.158    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y38          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism              0.125    -0.034    
    SLICE_X2Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.276    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.263%)  route 0.259ns (64.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    -0.051ns
    Clock Pessimism Removal (CPR):    -0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.665    -0.051    <hidden>
    SLICE_X0Y37          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141     0.090 r  <hidden>
                         net (fo=18, routed)          0.259     0.349    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y38          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.943    -0.158    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y38          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMC/CLK
                         clock pessimism              0.125    -0.034    
    SLICE_X2Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.276    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.263%)  route 0.259ns (64.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    -0.051ns
    Clock Pessimism Removal (CPR):    -0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.665    -0.051    <hidden>
    SLICE_X0Y37          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141     0.090 r  <hidden>
                         net (fo=18, routed)          0.259     0.349    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y38          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.943    -0.158    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y38          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism              0.125    -0.034    
    SLICE_X2Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.276    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.263%)  route 0.259ns (64.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    -0.051ns
    Clock Pessimism Removal (CPR):    -0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.665    -0.051    <hidden>
    SLICE_X0Y37          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141     0.090 r  <hidden>
                         net (fo=18, routed)          0.259     0.349    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y38          RAMS32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.943    -0.158    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y38          RAMS32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMD/CLK
                         clock pessimism              0.125    -0.034    
    SLICE_X2Y38          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.276    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.263%)  route 0.259ns (64.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    -0.051ns
    Clock Pessimism Removal (CPR):    -0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.665    -0.051    <hidden>
    SLICE_X0Y37          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141     0.090 r  <hidden>
                         net (fo=18, routed)          0.259     0.349    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y38          RAMS32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.943    -0.158    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y38          RAMS32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism              0.125    -0.034    
    SLICE_X2Y38          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.276    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.058%)  route 0.217ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.156ns
    Source Clock Delay      (SCD):    -0.048ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.668    -0.048    <hidden>
    SLICE_X3Y45          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.128     0.080 r  <hidden>
                         net (fo=17, routed)          0.217     0.298    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y45          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.945    -0.156    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y45          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.122    -0.035    
    SLICE_X2Y45          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.220    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.058%)  route 0.217ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.156ns
    Source Clock Delay      (SCD):    -0.048ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.668    -0.048    <hidden>
    SLICE_X3Y45          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.128     0.080 r  <hidden>
                         net (fo=17, routed)          0.217     0.298    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y45          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.945    -0.156    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y45          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.122    -0.035    
    SLICE_X2Y45          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.220    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         16.667      14.497     RAMB18_X0Y14     design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         16.667      14.497     RAMB18_X0Y18     design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         16.667      15.075     BUFGCTRL_X0Y0    design_1_i/clk_wiz_1/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            1.592         16.667      15.075     BUFHCE_X0Y0      design_1_i/clk_wiz_1/inst/clkout1_buf_en/I
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y86     <hidden>
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y93     <hidden>
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y85     <hidden>
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y84     <hidden>
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y83     <hidden>
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y82     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X2Y37      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.667      15.075     BUFGCTRL_X0Y3    design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.667      83.333     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 3.283ns (37.173%)  route 5.549ns (62.827%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=4 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.379    -1.087    <hidden>
    SLICE_X46Y57         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.433    -0.654 r  <hidden>
                         net (fo=1, routed)           0.911     0.257    <hidden>
    SLICE_X45Y57         LUT3 (Prop_lut3_I1_O)        0.115     0.372 r  <hidden>
                         net (fo=4, routed)           0.666     1.039    <hidden>
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.267     1.306 r  <hidden>
                         net (fo=1, routed)           0.000     1.306    <hidden>
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.763 r  <hidden>
                         net (fo=1, routed)           0.000     1.763    <hidden>
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.861 r  <hidden>
                         net (fo=1, routed)           0.000     1.861    <hidden>
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.959 r  <hidden>
                         net (fo=1, routed)           0.001     1.959    <hidden>
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.057 r  <hidden>
                         net (fo=1, routed)           0.000     2.057    <hidden>
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.155 r  <hidden>
                         net (fo=1, routed)           0.000     2.155    <hidden>
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.420 r  <hidden>
                         net (fo=2, routed)           1.075     3.495    <hidden>
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.250     3.745 r  <hidden>
                         net (fo=1, routed)           0.000     3.745    <hidden>
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.077 f  <hidden>
                         net (fo=1, routed)           0.506     4.583    <hidden>
    SLICE_X38Y48         LUT5 (Prop_lut5_I2_O)        0.105     4.688 f  <hidden>
                         net (fo=5, routed)           0.484     5.172    <hidden>
    SLICE_X37Y48         LUT4 (Prop_lut4_I2_O)        0.108     5.280 f  <hidden>
                         net (fo=28, routed)          0.515     5.795    <hidden>
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.269     6.064 r  <hidden>
                         net (fo=3, routed)           0.986     7.051    <hidden>
    SLICE_X44Y56         LUT4 (Prop_lut4_I2_O)        0.290     7.341 r  <hidden>
                         net (fo=1, routed)           0.404     7.745    <hidden>
    SLICE_X44Y56         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.270     8.495    <hidden>
    SLICE_X44Y56         FDCE                                         r  <hidden>
                         clock pessimism              0.376     8.871    
                         clock uncertainty           -0.074     8.797    
    SLICE_X44Y56         FDCE (Setup_fdce_C_D)       -0.195     8.602    <hidden>
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 3.065ns (35.111%)  route 5.664ns (64.889%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.530    -0.935    <hidden>
    SLICE_X36Y44         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.348    -0.587 r  <hidden>
                         net (fo=31, routed)          0.660     0.072    <hidden>
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.242     0.314 r  <hidden>
                         net (fo=4, routed)           0.743     1.057    <hidden>
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.264     1.321 r  <hidden>
                         net (fo=1, routed)           0.000     1.321    <hidden>
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.778 r  <hidden>
                         net (fo=1, routed)           0.000     1.778    <hidden>
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.876 r  <hidden>
                         net (fo=1, routed)           0.000     1.876    <hidden>
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.141 r  <hidden>
                         net (fo=2, routed)           0.932     3.074    <hidden>
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.250     3.324 r  <hidden>
                         net (fo=1, routed)           0.000     3.324    <hidden>
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.764 r  <hidden>
                         net (fo=1, routed)           0.000     3.764    <hidden>
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.862 r  <hidden>
                         net (fo=1, routed)           0.747     4.609    <hidden>
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.105     4.714 f  <hidden>
                         net (fo=4, routed)           0.541     5.255    <hidden>
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     5.379 r  <hidden>
                         net (fo=30, routed)          0.621     6.000    <hidden>
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.267     6.267 r  <hidden>
                         net (fo=11, routed)          0.658     6.925    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.107     7.032 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=45, routed)          0.762     7.794    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X34Y41         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.409     8.634    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X34Y41         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[12]/C
                         clock pessimism              0.401     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X34Y41         FDRE (Setup_fdre_C_CE)      -0.305     8.656    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 3.065ns (35.111%)  route 5.664ns (64.889%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.530    -0.935    <hidden>
    SLICE_X36Y44         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.348    -0.587 r  <hidden>
                         net (fo=31, routed)          0.660     0.072    <hidden>
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.242     0.314 r  <hidden>
                         net (fo=4, routed)           0.743     1.057    <hidden>
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.264     1.321 r  <hidden>
                         net (fo=1, routed)           0.000     1.321    <hidden>
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.778 r  <hidden>
                         net (fo=1, routed)           0.000     1.778    <hidden>
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.876 r  <hidden>
                         net (fo=1, routed)           0.000     1.876    <hidden>
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.141 r  <hidden>
                         net (fo=2, routed)           0.932     3.074    <hidden>
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.250     3.324 r  <hidden>
                         net (fo=1, routed)           0.000     3.324    <hidden>
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.764 r  <hidden>
                         net (fo=1, routed)           0.000     3.764    <hidden>
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.862 r  <hidden>
                         net (fo=1, routed)           0.747     4.609    <hidden>
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.105     4.714 f  <hidden>
                         net (fo=4, routed)           0.541     5.255    <hidden>
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     5.379 r  <hidden>
                         net (fo=30, routed)          0.621     6.000    <hidden>
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.267     6.267 r  <hidden>
                         net (fo=11, routed)          0.658     6.925    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.107     7.032 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=45, routed)          0.762     7.794    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X34Y41         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.409     8.634    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X34Y41         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/C
                         clock pessimism              0.401     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X34Y41         FDRE (Setup_fdre_C_CE)      -0.305     8.656    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 3.065ns (35.111%)  route 5.664ns (64.889%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.530    -0.935    <hidden>
    SLICE_X36Y44         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.348    -0.587 r  <hidden>
                         net (fo=31, routed)          0.660     0.072    <hidden>
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.242     0.314 r  <hidden>
                         net (fo=4, routed)           0.743     1.057    <hidden>
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.264     1.321 r  <hidden>
                         net (fo=1, routed)           0.000     1.321    <hidden>
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.778 r  <hidden>
                         net (fo=1, routed)           0.000     1.778    <hidden>
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.876 r  <hidden>
                         net (fo=1, routed)           0.000     1.876    <hidden>
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.141 r  <hidden>
                         net (fo=2, routed)           0.932     3.074    <hidden>
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.250     3.324 r  <hidden>
                         net (fo=1, routed)           0.000     3.324    <hidden>
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.764 r  <hidden>
                         net (fo=1, routed)           0.000     3.764    <hidden>
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.862 r  <hidden>
                         net (fo=1, routed)           0.747     4.609    <hidden>
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.105     4.714 f  <hidden>
                         net (fo=4, routed)           0.541     5.255    <hidden>
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     5.379 r  <hidden>
                         net (fo=30, routed)          0.621     6.000    <hidden>
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.267     6.267 r  <hidden>
                         net (fo=11, routed)          0.658     6.925    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.107     7.032 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=45, routed)          0.762     7.794    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X34Y41         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.409     8.634    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X34Y41         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/C
                         clock pessimism              0.401     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X34Y41         FDRE (Setup_fdre_C_CE)      -0.305     8.656    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 3.065ns (35.111%)  route 5.664ns (64.889%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.530    -0.935    <hidden>
    SLICE_X36Y44         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.348    -0.587 r  <hidden>
                         net (fo=31, routed)          0.660     0.072    <hidden>
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.242     0.314 r  <hidden>
                         net (fo=4, routed)           0.743     1.057    <hidden>
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.264     1.321 r  <hidden>
                         net (fo=1, routed)           0.000     1.321    <hidden>
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.778 r  <hidden>
                         net (fo=1, routed)           0.000     1.778    <hidden>
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.876 r  <hidden>
                         net (fo=1, routed)           0.000     1.876    <hidden>
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.141 r  <hidden>
                         net (fo=2, routed)           0.932     3.074    <hidden>
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.250     3.324 r  <hidden>
                         net (fo=1, routed)           0.000     3.324    <hidden>
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.764 r  <hidden>
                         net (fo=1, routed)           0.000     3.764    <hidden>
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.862 r  <hidden>
                         net (fo=1, routed)           0.747     4.609    <hidden>
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.105     4.714 f  <hidden>
                         net (fo=4, routed)           0.541     5.255    <hidden>
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     5.379 r  <hidden>
                         net (fo=30, routed)          0.621     6.000    <hidden>
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.267     6.267 r  <hidden>
                         net (fo=11, routed)          0.658     6.925    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.107     7.032 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=45, routed)          0.762     7.794    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X34Y41         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.409     8.634    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X34Y41         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/C
                         clock pessimism              0.401     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X34Y41         FDRE (Setup_fdre_C_CE)      -0.305     8.656    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 3.065ns (35.111%)  route 5.664ns (64.889%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.530    -0.935    <hidden>
    SLICE_X36Y44         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.348    -0.587 r  <hidden>
                         net (fo=31, routed)          0.660     0.072    <hidden>
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.242     0.314 r  <hidden>
                         net (fo=4, routed)           0.743     1.057    <hidden>
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.264     1.321 r  <hidden>
                         net (fo=1, routed)           0.000     1.321    <hidden>
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.778 r  <hidden>
                         net (fo=1, routed)           0.000     1.778    <hidden>
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.876 r  <hidden>
                         net (fo=1, routed)           0.000     1.876    <hidden>
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.141 r  <hidden>
                         net (fo=2, routed)           0.932     3.074    <hidden>
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.250     3.324 r  <hidden>
                         net (fo=1, routed)           0.000     3.324    <hidden>
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.764 r  <hidden>
                         net (fo=1, routed)           0.000     3.764    <hidden>
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.862 r  <hidden>
                         net (fo=1, routed)           0.747     4.609    <hidden>
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.105     4.714 f  <hidden>
                         net (fo=4, routed)           0.541     5.255    <hidden>
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     5.379 r  <hidden>
                         net (fo=30, routed)          0.621     6.000    <hidden>
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.267     6.267 r  <hidden>
                         net (fo=11, routed)          0.658     6.925    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.107     7.032 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=45, routed)          0.762     7.794    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X34Y41         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.409     8.634    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X34Y41         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[16]/C
                         clock pessimism              0.401     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X34Y41         FDRE (Setup_fdre_C_CE)      -0.305     8.656    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 3.065ns (35.111%)  route 5.664ns (64.889%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.530    -0.935    <hidden>
    SLICE_X36Y44         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.348    -0.587 r  <hidden>
                         net (fo=31, routed)          0.660     0.072    <hidden>
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.242     0.314 r  <hidden>
                         net (fo=4, routed)           0.743     1.057    <hidden>
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.264     1.321 r  <hidden>
                         net (fo=1, routed)           0.000     1.321    <hidden>
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.778 r  <hidden>
                         net (fo=1, routed)           0.000     1.778    <hidden>
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.876 r  <hidden>
                         net (fo=1, routed)           0.000     1.876    <hidden>
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.141 r  <hidden>
                         net (fo=2, routed)           0.932     3.074    <hidden>
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.250     3.324 r  <hidden>
                         net (fo=1, routed)           0.000     3.324    <hidden>
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.764 r  <hidden>
                         net (fo=1, routed)           0.000     3.764    <hidden>
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.862 r  <hidden>
                         net (fo=1, routed)           0.747     4.609    <hidden>
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.105     4.714 f  <hidden>
                         net (fo=4, routed)           0.541     5.255    <hidden>
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     5.379 r  <hidden>
                         net (fo=30, routed)          0.621     6.000    <hidden>
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.267     6.267 r  <hidden>
                         net (fo=11, routed)          0.658     6.925    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.107     7.032 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=45, routed)          0.762     7.794    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X34Y41         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.409     8.634    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X34Y41         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/C
                         clock pessimism              0.401     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X34Y41         FDRE (Setup_fdre_C_CE)      -0.305     8.656    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 3.444ns (38.118%)  route 5.591ns (61.882%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 8.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.530    -0.935    <hidden>
    SLICE_X36Y44         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.348    -0.587 r  <hidden>
                         net (fo=31, routed)          0.660     0.072    <hidden>
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.242     0.314 r  <hidden>
                         net (fo=4, routed)           0.743     1.057    <hidden>
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.264     1.321 r  <hidden>
                         net (fo=1, routed)           0.000     1.321    <hidden>
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.778 r  <hidden>
                         net (fo=1, routed)           0.000     1.778    <hidden>
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.876 r  <hidden>
                         net (fo=1, routed)           0.000     1.876    <hidden>
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.141 r  <hidden>
                         net (fo=2, routed)           0.932     3.074    <hidden>
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.250     3.324 r  <hidden>
                         net (fo=1, routed)           0.000     3.324    <hidden>
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.764 r  <hidden>
                         net (fo=1, routed)           0.000     3.764    <hidden>
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.862 f  <hidden>
                         net (fo=1, routed)           0.747     4.609    <hidden>
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.105     4.714 r  <hidden>
                         net (fo=4, routed)           0.541     5.255    <hidden>
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     5.379 f  <hidden>
                         net (fo=30, routed)          0.621     6.000    <hidden>
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.267     6.267 f  <hidden>
                         net (fo=11, routed)          0.658     6.925    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.107     7.032 f  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=45, routed)          0.349     7.381    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp2_inst/gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0
    SLICE_X30Y34         LUT6 (Prop_lut6_I4_O)        0.274     7.655 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp2_inst/gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3/O
                         net (fo=1, routed)           0.340     7.995    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/going_afull
    SLICE_X29Y35         LUT5 (Prop_lut5_I3_O)        0.105     8.100 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1/O
                         net (fo=1, routed)           0.000     8.100    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst_n_0
    SLICE_X29Y35         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.407     8.632    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X29Y35         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg/C
                         clock pessimism              0.383     9.016    
                         clock uncertainty           -0.074     8.941    
    SLICE_X29Y35         FDRE (Setup_fdre_C_D)        0.030     8.971    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 3.065ns (35.593%)  route 5.546ns (64.407%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.530    -0.935    <hidden>
    SLICE_X36Y44         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.348    -0.587 r  <hidden>
                         net (fo=31, routed)          0.660     0.072    <hidden>
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.242     0.314 r  <hidden>
                         net (fo=4, routed)           0.743     1.057    <hidden>
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.264     1.321 r  <hidden>
                         net (fo=1, routed)           0.000     1.321    <hidden>
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.778 r  <hidden>
                         net (fo=1, routed)           0.000     1.778    <hidden>
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.876 r  <hidden>
                         net (fo=1, routed)           0.000     1.876    <hidden>
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.141 r  <hidden>
                         net (fo=2, routed)           0.932     3.074    <hidden>
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.250     3.324 r  <hidden>
                         net (fo=1, routed)           0.000     3.324    <hidden>
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.764 r  <hidden>
                         net (fo=1, routed)           0.000     3.764    <hidden>
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.862 r  <hidden>
                         net (fo=1, routed)           0.747     4.609    <hidden>
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.105     4.714 f  <hidden>
                         net (fo=4, routed)           0.541     5.255    <hidden>
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     5.379 r  <hidden>
                         net (fo=30, routed)          0.621     6.000    <hidden>
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.267     6.267 r  <hidden>
                         net (fo=11, routed)          0.658     6.925    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.107     7.032 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=45, routed)          0.644     7.676    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X34Y39         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.408     8.633    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X34Y39         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/C
                         clock pessimism              0.401     9.035    
                         clock uncertainty           -0.074     8.960    
    SLICE_X34Y39         FDRE (Setup_fdre_C_CE)      -0.305     8.655    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 3.065ns (35.593%)  route 5.546ns (64.407%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.530    -0.935    <hidden>
    SLICE_X36Y44         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.348    -0.587 r  <hidden>
                         net (fo=31, routed)          0.660     0.072    <hidden>
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.242     0.314 r  <hidden>
                         net (fo=4, routed)           0.743     1.057    <hidden>
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.264     1.321 r  <hidden>
                         net (fo=1, routed)           0.000     1.321    <hidden>
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.778 r  <hidden>
                         net (fo=1, routed)           0.000     1.778    <hidden>
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.876 r  <hidden>
                         net (fo=1, routed)           0.000     1.876    <hidden>
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.141 r  <hidden>
                         net (fo=2, routed)           0.932     3.074    <hidden>
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.250     3.324 r  <hidden>
                         net (fo=1, routed)           0.000     3.324    <hidden>
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.764 r  <hidden>
                         net (fo=1, routed)           0.000     3.764    <hidden>
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.862 r  <hidden>
                         net (fo=1, routed)           0.747     4.609    <hidden>
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.105     4.714 f  <hidden>
                         net (fo=4, routed)           0.541     5.255    <hidden>
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     5.379 r  <hidden>
                         net (fo=30, routed)          0.621     6.000    <hidden>
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.267     6.267 r  <hidden>
                         net (fo=11, routed)          0.658     6.925    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.107     7.032 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=45, routed)          0.644     7.676    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X34Y39         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.408     8.633    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X34Y39         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/C
                         clock pessimism              0.401     9.035    
                         clock uncertainty           -0.074     8.960    
    SLICE_X34Y39         FDRE (Setup_fdre_C_CE)      -0.305     8.655    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  0.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.226ns (53.284%)  route 0.198ns (46.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.566    -0.460    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.332 r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]/Q
                         net (fo=1, routed)           0.198    -0.134    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[8]
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.098    -0.036 r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.036    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[8]_i_1__1_n_0
    SLICE_X31Y99         FDRE                                         r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.843    -0.846    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/C
                         clock pessimism              0.663    -0.183    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.092    -0.091    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.642    -0.384    <hidden>
    SLICE_X8Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.220 r  <hidden>
                         net (fo=1, routed)           0.103    -0.117    design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[74]
    RAMB18_X0Y19         RAMB18E1                                     r  design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.954    -0.735    design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y19         RAMB18E1                                     r  design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.405    -0.330    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155    -0.175    design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (61.048%)  route 0.105ns (38.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.642    -0.384    <hidden>
    SLICE_X8Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.220 r  <hidden>
                         net (fo=1, routed)           0.105    -0.115    design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[75]
    RAMB18_X0Y19         RAMB18E1                                     r  design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.954    -0.735    design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y19         RAMB18E1                                     r  design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.405    -0.330    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155    -0.175    design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.635    -0.391    <hidden>
    SLICE_X8Y32          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.227 r  <hidden>
                         net (fo=1, routed)           0.103    -0.123    design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[30]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.945    -0.744    design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.405    -0.339    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.155    -0.184    design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.635    -0.391    <hidden>
    SLICE_X8Y32          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.227 r  <hidden>
                         net (fo=1, routed)           0.104    -0.122    design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[35]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.945    -0.744    design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.405    -0.339    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155    -0.184    design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.559    -0.467    <hidden>
    SLICE_X57Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  <hidden>
                         net (fo=1, routed)           0.055    -0.271    <hidden>
    SLICE_X56Y104        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.829    -0.860    <hidden>
    SLICE_X56Y104        SRL16E                                       r  <hidden>
                         clock pessimism              0.406    -0.454    
    SLICE_X56Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.337    <hidden>
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.573    -0.453    <hidden>
    SLICE_X11Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  <hidden>
                         net (fo=1, routed)           0.055    -0.257    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axis_s2mm_cmd_tdata[25]
    SLICE_X10Y61         SRL16E                                       r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.844    -0.845    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X10Y61         SRL16E                                       r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4/CLK
                         clock pessimism              0.405    -0.440    
    SLICE_X10Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.323    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.889%)  route 0.126ns (47.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.556    -0.470    <hidden>
    SLICE_X61Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  <hidden>
                         net (fo=6, routed)           0.126    -0.204    <hidden>
    SLICE_X60Y70         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.826    -0.863    <hidden>
    SLICE_X60Y70         SRLC32E                                      r  <hidden>
                         clock pessimism              0.408    -0.455    
    SLICE_X60Y70         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.272    <hidden>
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.539%)  route 0.207ns (59.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.561    -0.465    design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X51Y63         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=52, routed)          0.207    -0.117    design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD3
    SLICE_X46Y63         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.832    -0.857    design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X46Y63         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism              0.429    -0.428    
    SLICE_X46Y63         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.188    design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.539%)  route 0.207ns (59.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.561    -0.465    design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X51Y63         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=52, routed)          0.207    -0.117    design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD3
    SLICE_X46Y63         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.832    -0.857    design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X46Y63         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.429    -0.428    
    SLICE_X46Y63         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.188    design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y25     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y24     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y26     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y28     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y29     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y27     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y30     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y18     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y20     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y33     design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y33     design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y33     design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y33     design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y33     design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y33     design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y33     design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y33     design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y33     design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y33     design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y118     design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y118     design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y118     design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y118     design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y118     design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y118     design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y118     design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y118     design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y114     design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y114     design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tdc_diff_clock_clk_p
  To Clock:  tdc_diff_clock_clk_p

Setup :         3133  Failing Endpoints,  Worst Slack      -15.204ns,  Total Violation   -28009.577ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.204ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.412ns  (logic 14.203ns (81.572%)  route 3.209ns (18.428%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 6.357 - 2.400 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.530     4.229    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.379     4.608 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.589     5.198    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I4_O)        0.105     5.303 r  <hidden>
                         net (fo=2, routed)           1.894     7.197    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.676 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.678    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.930 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     9.932    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.184 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.186    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.438 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.440    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.692 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.694    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.946 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.948    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.200 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.202    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.454 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.456    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.708 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.710    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.962 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    20.018    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[18])
                                                      0.972    20.990 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[18]
                         net (fo=1, routed)           0.651    21.641    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[453]
    SLICE_X58Y29         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.390     6.357    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X58Y29         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/C
                         clock pessimism              0.147     6.503    
                         clock uncertainty           -0.035     6.468    
    SLICE_X58Y29         FDRE (Setup_fdre_C_D)       -0.031     6.437    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]
  -------------------------------------------------------------------
                         required time                          6.437    
                         arrival time                         -21.641    
  -------------------------------------------------------------------
                         slack                                -15.204    

Slack (VIOLATED) :        -15.194ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[512]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.397ns  (logic 14.203ns (81.638%)  route 3.194ns (18.362%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 6.354 - 2.400 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.530     4.229    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.379     4.608 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.589     5.198    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I4_O)        0.105     5.303 r  <hidden>
                         net (fo=2, routed)           1.894     7.197    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.676 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.678    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.930 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     9.932    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.184 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.186    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.438 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.440    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.692 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.694    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.946 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.948    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.200 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.202    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.454 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.456    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.708 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.710    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.962 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    20.018    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[32])
                                                      0.972    20.990 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[32]
                         net (fo=1, routed)           0.637    21.627    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[467]
    SLICE_X57Y28         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[512]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.387     6.354    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y28         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[512]/C
                         clock pessimism              0.147     6.500    
                         clock uncertainty           -0.035     6.465    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)       -0.032     6.433    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[512]
  -------------------------------------------------------------------
                         required time                          6.433    
                         arrival time                         -21.627    
  -------------------------------------------------------------------
                         slack                                -15.194    

Slack (VIOLATED) :        -15.193ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[480]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.555ns  (logic 14.203ns (80.906%)  route 3.352ns (19.094%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 6.303 - 2.400 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.363     4.062    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     4.441 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/Q
                         net (fo=2, routed)           0.669     5.110    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I1_O)        0.105     5.215 r  <hidden>
                         net (fo=2, routed)           1.852     7.067    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.546 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.548    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.800 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     9.856    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.108 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.110    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.362 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.364    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.616 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.618    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.870 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.872    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.124 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.126    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.378 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.380    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.632 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.634    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.886 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    19.888    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[0])
                                                      0.972    20.860 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[0]
                         net (fo=1, routed)           0.757    21.617    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[435]
    SLICE_X77Y88         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[480]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.337     6.303    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X77Y88         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[480]/C
                         clock pessimism              0.200     6.503    
                         clock uncertainty           -0.035     6.468    
    SLICE_X77Y88         FDRE (Setup_fdre_C_D)       -0.044     6.424    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[480]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                         -21.617    
  -------------------------------------------------------------------
                         slack                                -15.193    

Slack (VIOLATED) :        -15.192ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[499]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.400ns  (logic 14.203ns (81.627%)  route 3.197ns (18.373%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 6.357 - 2.400 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.530     4.229    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.379     4.608 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.589     5.198    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I4_O)        0.105     5.303 r  <hidden>
                         net (fo=2, routed)           1.894     7.197    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.676 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.678    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.930 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     9.932    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.184 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.186    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.438 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.440    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.692 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.694    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.946 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.948    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.200 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.202    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.454 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.456    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.708 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.710    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.962 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    20.018    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[19])
                                                      0.972    20.990 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[19]
                         net (fo=1, routed)           0.639    21.629    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[454]
    SLICE_X58Y29         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[499]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.390     6.357    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X58Y29         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[499]/C
                         clock pessimism              0.147     6.503    
                         clock uncertainty           -0.035     6.468    
    SLICE_X58Y29         FDRE (Setup_fdre_C_D)       -0.031     6.437    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[499]
  -------------------------------------------------------------------
                         required time                          6.437    
                         arrival time                         -21.629    
  -------------------------------------------------------------------
                         slack                                -15.192    

Slack (VIOLATED) :        -15.162ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[503]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.363ns  (logic 14.203ns (81.802%)  route 3.160ns (18.198%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 6.351 - 2.400 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.530     4.229    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.379     4.608 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.589     5.198    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I4_O)        0.105     5.303 r  <hidden>
                         net (fo=2, routed)           1.894     7.197    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.676 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.678    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.930 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     9.932    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.184 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.186    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.438 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.440    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.692 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.694    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.946 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.948    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.200 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.202    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.454 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.456    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.708 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.710    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.962 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    20.018    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[23])
                                                      0.972    20.990 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[23]
                         net (fo=1, routed)           0.602    21.592    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[458]
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[503]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.384     6.351    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[503]/C
                         clock pessimism              0.147     6.497    
                         clock uncertainty           -0.035     6.462    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)       -0.032     6.430    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[503]
  -------------------------------------------------------------------
                         required time                          6.430    
                         arrival time                         -21.592    
  -------------------------------------------------------------------
                         slack                                -15.162    

Slack (VIOLATED) :        -15.149ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.310ns  (logic 14.203ns (82.050%)  route 3.107ns (17.950%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 6.351 - 2.400 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.530     4.229    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.379     4.608 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.589     5.198    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I4_O)        0.105     5.303 r  <hidden>
                         net (fo=2, routed)           1.894     7.197    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.676 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.678    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.930 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     9.932    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.184 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.186    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.438 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.440    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.692 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.694    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.946 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.948    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.200 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.202    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.454 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.456    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.708 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.710    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.962 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    20.018    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[21])
                                                      0.972    20.990 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[21]
                         net (fo=1, routed)           0.550    21.540    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[456]
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.384     6.351    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]/C
                         clock pessimism              0.147     6.497    
                         clock uncertainty           -0.035     6.462    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)       -0.072     6.390    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                         -21.540    
  -------------------------------------------------------------------
                         slack                                -15.149    

Slack (VIOLATED) :        -15.140ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[483]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.299ns  (logic 14.203ns (82.102%)  route 3.096ns (17.898%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 6.351 - 2.400 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.530     4.229    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.379     4.608 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.589     5.198    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I4_O)        0.105     5.303 r  <hidden>
                         net (fo=2, routed)           1.894     7.197    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.676 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.678    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.930 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     9.932    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.184 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.186    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.438 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.440    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.692 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.694    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.946 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.948    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.200 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.202    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.454 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.456    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.708 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.710    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.962 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    20.018    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[3])
                                                      0.972    20.990 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[3]
                         net (fo=1, routed)           0.539    21.529    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[438]
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[483]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.384     6.351    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[483]/C
                         clock pessimism              0.147     6.497    
                         clock uncertainty           -0.035     6.462    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)       -0.073     6.389    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[483]
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                         -21.529    
  -------------------------------------------------------------------
                         slack                                -15.140    

Slack (VIOLATED) :        -15.125ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[516]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.305ns  (logic 14.203ns (82.075%)  route 3.102ns (17.925%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 6.357 - 2.400 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.530     4.229    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.379     4.608 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.589     5.198    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I4_O)        0.105     5.303 r  <hidden>
                         net (fo=2, routed)           1.894     7.197    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.676 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.678    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.930 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     9.932    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.184 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.186    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.438 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.440    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.692 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.694    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.946 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.948    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.200 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.202    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.454 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.456    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.708 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.710    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.962 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    20.018    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[36])
                                                      0.972    20.990 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[36]
                         net (fo=1, routed)           0.544    21.534    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[471]
    SLICE_X59Y29         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[516]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.390     6.357    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X59Y29         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[516]/C
                         clock pessimism              0.147     6.503    
                         clock uncertainty           -0.035     6.468    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)       -0.059     6.409    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[516]
  -------------------------------------------------------------------
                         required time                          6.409    
                         arrival time                         -21.534    
  -------------------------------------------------------------------
                         slack                                -15.125    

Slack (VIOLATED) :        -15.111ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[482]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.269ns  (logic 14.203ns (82.247%)  route 3.066ns (17.753%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 6.351 - 2.400 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.530     4.229    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.379     4.608 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.589     5.198    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I4_O)        0.105     5.303 r  <hidden>
                         net (fo=2, routed)           1.894     7.197    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.676 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.678    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.930 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     9.932    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.184 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.186    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.438 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.440    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.692 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.694    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.946 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.948    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.200 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.202    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.454 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.456    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.708 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.710    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.962 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    20.018    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[2])
                                                      0.972    20.990 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[2]
                         net (fo=1, routed)           0.508    21.498    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[437]
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[482]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.384     6.351    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[482]/C
                         clock pessimism              0.147     6.497    
                         clock uncertainty           -0.035     6.462    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)       -0.075     6.387    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[482]
  -------------------------------------------------------------------
                         required time                          6.387    
                         arrival time                         -21.498    
  -------------------------------------------------------------------
                         slack                                -15.111    

Slack (VIOLATED) :        -15.106ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.312ns  (logic 14.203ns (82.041%)  route 3.109ns (17.959%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 6.351 - 2.400 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.530     4.229    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.379     4.608 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.589     5.198    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I4_O)        0.105     5.303 r  <hidden>
                         net (fo=2, routed)           1.894     7.197    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.676 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.678    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.930 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     9.932    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.184 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.186    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.438 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.440    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.692 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.694    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.946 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.948    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.200 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.202    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.454 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.456    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.708 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.710    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.962 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    20.018    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[41])
                                                      0.972    20.990 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[41]
                         net (fo=1, routed)           0.552    21.542    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[476]
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.384     6.351    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/C
                         clock pessimism              0.147     6.497    
                         clock uncertainty           -0.035     6.462    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)       -0.027     6.435    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]
  -------------------------------------------------------------------
                         required time                          6.435    
                         arrival time                         -21.542    
  -------------------------------------------------------------------
                         slack                                -15.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.265ns (62.179%)  route 0.161ns (37.821%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.629     1.701    <hidden>
    SLICE_X53Y9          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDCE (Prop_fdce_C_Q)         0.141     1.842 r  <hidden>
                         net (fo=2, routed)           0.161     2.003    <hidden>
    SLICE_X51Y10         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.127 r  <hidden>
                         net (fo=1, routed)           0.000     2.127    <hidden>
    SLICE_X51Y10         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.903     2.067    <hidden>
    SLICE_X51Y10         FDCE                                         r  <hidden>
                         clock pessimism             -0.101     1.966    
    SLICE_X51Y10         FDCE (Hold_fdce_C_D)         0.105     2.071    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.246ns (68.735%)  route 0.112ns (31.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.635     1.707    <hidden>
    SLICE_X66Y49         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.148     1.855 r  <hidden>
                         net (fo=2, routed)           0.112     1.966    <hidden>
    SLICE_X64Y50         LUT4 (Prop_lut4_I0_O)        0.098     2.064 r  <hidden>
                         net (fo=1, routed)           0.000     2.064    <hidden>
    SLICE_X64Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.841     2.005    <hidden>
    SLICE_X64Y50         FDCE                                         r  <hidden>
                         clock pessimism             -0.098     1.907    
    SLICE_X64Y50         FDCE (Hold_fdce_C_D)         0.092     1.999    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.600%)  route 0.174ns (48.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.635     1.707    <hidden>
    SLICE_X68Y49         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y49         FDCE (Prop_fdce_C_Q)         0.141     1.848 r  <hidden>
                         net (fo=3, routed)           0.174     2.022    <hidden>
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.045     2.067 r  <hidden>
                         net (fo=1, routed)           0.000     2.067    <hidden>
    SLICE_X65Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.841     2.005    <hidden>
    SLICE_X65Y50         FDCE                                         r  <hidden>
                         clock pessimism             -0.098     1.907    
    SLICE_X65Y50         FDCE (Hold_fdce_C_D)         0.092     1.999    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.268ns (61.058%)  route 0.171ns (38.942%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.629     1.701    <hidden>
    SLICE_X55Y9          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.141     1.842 r  <hidden>
                         net (fo=2, routed)           0.171     2.012    <hidden>
    SLICE_X51Y10         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.139 r  <hidden>
                         net (fo=1, routed)           0.000     2.139    <hidden>
    SLICE_X51Y10         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.903     2.067    <hidden>
    SLICE_X51Y10         FDCE                                         r  <hidden>
                         clock pessimism             -0.101     1.966    
    SLICE_X51Y10         FDCE (Hold_fdce_C_D)         0.105     2.071    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.651%)  route 0.154ns (42.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.635     1.707    <hidden>
    SLICE_X66Y49         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.164     1.871 r  <hidden>
                         net (fo=3, routed)           0.154     2.024    <hidden>
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.045     2.069 r  <hidden>
                         net (fo=1, routed)           0.000     2.069    <hidden>
    SLICE_X64Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.841     2.005    <hidden>
    SLICE_X64Y50         FDCE                                         r  <hidden>
                         clock pessimism             -0.098     1.907    
    SLICE_X64Y50         FDCE (Hold_fdce_C_D)         0.091     1.998    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[471]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.246ns (55.425%)  route 0.198ns (44.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.567     1.638    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X58Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[471]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.148     1.786 f  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[471]/Q
                         net (fo=2, routed)           0.198     1.984    <hidden>
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.098     2.082 r  <hidden>
                         net (fo=1, routed)           0.000     2.082    <hidden>
    SLICE_X59Y101        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.832     1.996    <hidden>
    SLICE_X59Y101        FDCE                                         r  <hidden>
                         clock pessimism             -0.093     1.903    
    SLICE_X59Y101        FDCE (Hold_fdce_C_D)         0.107     2.010    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.763%)  route 0.187ns (42.237%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.629     1.701    <hidden>
    SLICE_X53Y9          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDCE (Prop_fdce_C_Q)         0.141     1.842 r  <hidden>
                         net (fo=2, routed)           0.187     2.029    <hidden>
    SLICE_X51Y10         LUT2 (Prop_lut2_I0_O)        0.045     2.074 r  <hidden>
                         net (fo=1, routed)           0.000     2.074    <hidden>
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.144 r  <hidden>
                         net (fo=1, routed)           0.000     2.144    <hidden>
    SLICE_X51Y10         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.903     2.067    <hidden>
    SLICE_X51Y10         FDCE                                         r  <hidden>
                         clock pessimism             -0.101     1.966    
    SLICE_X51Y10         FDCE (Hold_fdce_C_D)         0.105     2.071    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.954%)  route 0.158ns (43.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.635     1.707    <hidden>
    SLICE_X66Y49         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.164     1.871 r  <hidden>
                         net (fo=3, routed)           0.158     2.028    <hidden>
    SLICE_X64Y50         LUT4 (Prop_lut4_I1_O)        0.045     2.073 r  <hidden>
                         net (fo=1, routed)           0.000     2.073    <hidden>
    SLICE_X64Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.841     2.005    <hidden>
    SLICE_X64Y50         FDCE                                         r  <hidden>
                         clock pessimism             -0.098     1.907    
    SLICE_X64Y50         FDCE (Hold_fdce_C_D)         0.092     1.999    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.324%)  route 0.199ns (51.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.655     1.727    <hidden>
    SLICE_X81Y43         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y43         FDCE (Prop_fdce_C_Q)         0.141     1.868 r  <hidden>
                         net (fo=2, routed)           0.199     2.066    <hidden>
    SLICE_X81Y51         LUT5 (Prop_lut5_I4_O)        0.045     2.111 r  <hidden>
                         net (fo=1, routed)           0.000     2.111    <hidden>
    SLICE_X81Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.875     2.039    <hidden>
    SLICE_X81Y51         FDCE                                         r  <hidden>
                         clock pessimism             -0.098     1.941    
    SLICE_X81Y51         FDCE (Hold_fdce_C_D)         0.092     2.033    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.227ns (51.534%)  route 0.213ns (48.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.622     1.694    <hidden>
    SLICE_X53Y19         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDCE (Prop_fdce_C_Q)         0.128     1.822 r  <hidden>
                         net (fo=2, routed)           0.213     2.035    <hidden>
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.099     2.134 r  <hidden>
                         net (fo=1, routed)           0.000     2.134    <hidden>
    SLICE_X49Y18         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.898     2.062    <hidden>
    SLICE_X49Y18         FDCE                                         r  <hidden>
                         clock pessimism             -0.101     1.961    
    SLICE_X49Y18         FDCE (Hold_fdce_C_D)         0.092     2.053    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tdc_diff_clock_clk_p
Waveform(ns):       { 0.000 1.200 }
Period(ns):         2.400
Sources:            { tdc_diff_clock_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         2.400       0.808      BUFGCTRL_X0Y17  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/I
Min Period        n/a     FDRE/C      n/a            1.000         2.400       1.400      SLICE_X42Y18    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X39Y20    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X38Y18    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X38Y18    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X39Y16    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X39Y16    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X39Y16    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X39Y16    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X39Y16    <hidden>
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y32    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_16/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y32    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_16/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y32    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_16/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y32    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_16/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y32    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_16/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y32    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_16/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y32    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_16/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y32    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_16/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y33    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y33    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y34    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y34    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y34    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y34    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y34    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y34    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y34    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y34    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y34    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X50Y34    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  aclk

Setup :            0  Failing Endpoints,  Worst Slack        1.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        2.835ns  (logic 0.591ns (20.845%)  route 2.244ns (79.155%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 11.299 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns = ( 6.384 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     6.384    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.379     6.763 r  <hidden>
                         net (fo=8, routed)           0.990     7.753    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.105     7.858 r  <hidden>
                         net (fo=11, routed)          0.387     8.245    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X40Y56         LUT4 (Prop_lut4_I2_O)        0.107     8.352 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.867     9.219    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.299    11.299    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.007    11.306    
                         clock uncertainty           -0.074    11.232    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.556    10.676    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        2.880ns  (logic 0.589ns (20.450%)  route 2.291ns (79.550%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 11.299 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns = ( 6.384 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     6.384    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.379     6.763 r  <hidden>
                         net (fo=8, routed)           0.990     7.753    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.105     7.858 r  <hidden>
                         net (fo=11, routed)          0.387     8.245    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X40Y56         LUT3 (Prop_lut3_I2_O)        0.105     8.350 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.914     9.264    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.299    11.299    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.007    11.306    
                         clock uncertainty           -0.074    11.232    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    10.945    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.945    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.114ns  (logic 0.970ns (31.151%)  route 2.144ns (68.849%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns = ( 6.384 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     6.384    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.379     6.763 r  <hidden>
                         net (fo=8, routed)           0.990     7.753    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.105     7.858 r  <hidden>
                         net (fo=11, routed)          0.387     8.245    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X40Y56         LUT4 (Prop_lut4_I2_O)        0.107     8.352 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.322     8.674    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X39Y55         LUT6 (Prop_lut6_I3_O)        0.274     8.948 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.444     9.393    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I1_O)        0.105     9.498 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     9.498    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X39Y53         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.271    11.271    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X39Y53         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.067    11.338    
                         clock uncertainty           -0.074    11.264    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)        0.032    11.296    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         11.296    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.117ns  (logic 0.973ns (31.217%)  route 2.144ns (68.783%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns = ( 6.384 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     6.384    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.379     6.763 r  <hidden>
                         net (fo=8, routed)           0.990     7.753    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.105     7.858 r  <hidden>
                         net (fo=11, routed)          0.387     8.245    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X40Y56         LUT4 (Prop_lut4_I2_O)        0.107     8.352 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.322     8.674    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X39Y55         LUT6 (Prop_lut6_I3_O)        0.274     8.948 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.444     9.393    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I1_O)        0.108     9.501 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     9.501    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X39Y53         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.271    11.271    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X39Y53         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.067    11.338    
                         clock uncertainty           -0.074    11.264    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)        0.069    11.333    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.117ns  (logic 1.369ns (43.924%)  route 1.748ns (56.076%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns = ( 6.384 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     6.384    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.379     6.763 r  <hidden>
                         net (fo=8, routed)           0.990     7.753    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.105     7.858 r  <hidden>
                         net (fo=11, routed)          0.757     8.616    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X38Y54         LUT5 (Prop_lut5_I1_O)        0.105     8.721 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__0/O
                         net (fo=1, routed)           0.000     8.721    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.144 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.144    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.244 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.244    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.501 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.501    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]_i_1__0_n_6
    SLICE_X38Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.271    11.271    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X38Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.067    11.338    
                         clock uncertainty           -0.074    11.264    
    SLICE_X38Y56         FDRE (Setup_fdre_C_D)        0.101    11.365    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.020ns  (logic 0.970ns (32.121%)  route 2.050ns (67.879%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns = ( 6.384 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     6.384    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.379     6.763 r  <hidden>
                         net (fo=8, routed)           0.990     7.753    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.105     7.858 r  <hidden>
                         net (fo=11, routed)          0.387     8.245    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X40Y56         LUT4 (Prop_lut4_I2_O)        0.107     8.352 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.322     8.674    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X39Y55         LUT6 (Prop_lut6_I3_O)        0.274     8.948 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.350     9.299    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.105     9.404 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     9.404    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1_n_0
    SLICE_X39Y53         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.271    11.271    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X39Y53         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.067    11.338    
                         clock uncertainty           -0.074    11.264    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)        0.032    11.296    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         11.296    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.059ns  (logic 1.311ns (42.861%)  route 1.748ns (57.139%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns = ( 6.384 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     6.384    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.379     6.763 r  <hidden>
                         net (fo=8, routed)           0.990     7.753    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.105     7.858 r  <hidden>
                         net (fo=11, routed)          0.757     8.616    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X38Y54         LUT5 (Prop_lut5_I1_O)        0.105     8.721 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__0/O
                         net (fo=1, routed)           0.000     8.721    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.144 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.144    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.244 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.244    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.443 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.443    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]_i_1__0_n_5
    SLICE_X38Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.271    11.271    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X38Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.067    11.338    
                         clock uncertainty           -0.074    11.264    
    SLICE_X38Y56         FDRE (Setup_fdre_C_D)        0.101    11.365    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.038ns  (logic 1.290ns (42.466%)  route 1.748ns (57.534%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns = ( 6.384 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     6.384    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.379     6.763 r  <hidden>
                         net (fo=8, routed)           0.990     7.753    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.105     7.858 r  <hidden>
                         net (fo=11, routed)          0.757     8.616    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X38Y54         LUT5 (Prop_lut5_I1_O)        0.105     8.721 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__0/O
                         net (fo=1, routed)           0.000     8.721    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.144 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.144    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.244 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.244    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.422 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.422    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]_i_1__0_n_7
    SLICE_X38Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.271    11.271    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X38Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.067    11.338    
                         clock uncertainty           -0.074    11.264    
    SLICE_X38Y56         FDRE (Setup_fdre_C_D)        0.101    11.365    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.022ns  (logic 1.274ns (42.161%)  route 1.748ns (57.839%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns = ( 6.384 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     6.384    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.379     6.763 r  <hidden>
                         net (fo=8, routed)           0.990     7.753    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.105     7.858 r  <hidden>
                         net (fo=11, routed)          0.757     8.616    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X38Y54         LUT5 (Prop_lut5_I1_O)        0.105     8.721 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__0/O
                         net (fo=1, routed)           0.000     8.721    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.144 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.144    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.406 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.406    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_4
    SLICE_X38Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.271    11.271    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X38Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                         clock pessimism              0.067    11.338    
                         clock uncertainty           -0.074    11.264    
    SLICE_X38Y55         FDRE (Setup_fdre_C_D)        0.101    11.365    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.017ns  (logic 1.269ns (42.066%)  route 1.748ns (57.934%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns = ( 6.384 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     6.384    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.379     6.763 r  <hidden>
                         net (fo=8, routed)           0.990     7.753    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.105     7.858 r  <hidden>
                         net (fo=11, routed)          0.757     8.616    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X38Y54         LUT5 (Prop_lut5_I1_O)        0.105     8.721 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__0/O
                         net (fo=1, routed)           0.000     8.721    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.144 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.144    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.401 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.401    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_6
    SLICE_X38Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.271    11.271    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X38Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
                         clock pessimism              0.067    11.338    
                         clock uncertainty           -0.074    11.264    
    SLICE_X38Y55         FDRE (Setup_fdre_C_D)        0.101    11.365    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  1.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.934%)  route 0.480ns (72.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          0.480     1.191    <hidden>
    SLICE_X26Y35         LUT5 (Prop_lut5_I1_O)        0.045     1.236 r  <hidden>
                         net (fo=1, routed)           0.000     1.236    <hidden>
    SLICE_X26Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.910     0.910    <hidden>
    SLICE_X26Y35         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.905    
                         clock uncertainty            0.074     0.978    
    SLICE_X26Y35         FDRE (Hold_fdre_C_D)         0.092     1.070    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.443%)  route 0.517ns (73.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          0.517     1.229    <hidden>
    SLICE_X26Y35         LUT5 (Prop_lut5_I2_O)        0.045     1.274 r  <hidden>
                         net (fo=1, routed)           0.000     1.274    <hidden>
    SLICE_X26Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.910     0.910    <hidden>
    SLICE_X26Y35         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.905    
                         clock uncertainty            0.074     0.978    
    SLICE_X26Y35         FDRE (Hold_fdre_C_D)         0.092     1.070    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.761%)  route 0.565ns (75.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          0.565     1.277    <hidden>
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.322 r  <hidden>
                         net (fo=1, routed)           0.000     1.322    <hidden>
    SLICE_X26Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.910     0.910    <hidden>
    SLICE_X26Y35         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.905    
                         clock uncertainty            0.074     0.978    
    SLICE_X26Y35         FDRE (Hold_fdre_C_D)         0.091     1.069    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.702%)  route 0.599ns (76.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          0.599     1.310    <hidden>
    SLICE_X26Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.355 r  <hidden>
                         net (fo=1, routed)           0.000     1.355    <hidden>
    SLICE_X26Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.910     0.910    <hidden>
    SLICE_X26Y35         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.905    
                         clock uncertainty            0.074     0.978    
    SLICE_X26Y35         FDRE (Hold_fdre_C_D)         0.092     1.070    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.231ns (35.817%)  route 0.414ns (64.183%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  <hidden>
                         net (fo=9, routed)           0.316     1.027    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.072 r  <hidden>
                         net (fo=11, routed)          0.098     1.171    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X40Y57         LUT5 (Prop_lut5_I2_O)        0.045     1.216 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.216    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[1]_i_1__1_n_0
    SLICE_X40Y57         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.839     0.839    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X40Y57         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
                         clock pessimism             -0.234     0.605    
                         clock uncertainty            0.074     0.678    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.092     0.770    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.231ns (35.827%)  route 0.414ns (64.173%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  <hidden>
                         net (fo=9, routed)           0.316     1.027    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.072 r  <hidden>
                         net (fo=11, routed)          0.098     1.170    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X40Y57         LUT4 (Prop_lut4_I0_O)        0.045     1.215 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[0]_i_1__1_n_0
    SLICE_X40Y57         FDSE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.839     0.839    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X40Y57         FDSE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
                         clock pessimism             -0.234     0.605    
                         clock uncertainty            0.074     0.678    
    SLICE_X40Y57         FDSE (Hold_fdse_C_D)         0.091     0.769    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/D
                            (rising edge-triggered cell FDSE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.231ns (29.504%)  route 0.552ns (70.496%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  <hidden>
                         net (fo=9, routed)           0.316     1.027    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.072 r  <hidden>
                         net (fo=11, routed)          0.236     1.309    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.045     1.354 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/empty_fwft_i0
    SLICE_X40Y56         FDSE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.840     0.840    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X40Y56         FDSE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                         clock pessimism             -0.234     0.606    
                         clock uncertainty            0.074     0.679    
    SLICE_X40Y56         FDSE (Hold_fdse_C_D)         0.092     0.771    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.231ns (28.871%)  route 0.569ns (71.129%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  <hidden>
                         net (fo=9, routed)           0.316     1.027    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.072 r  <hidden>
                         net (fo=11, routed)          0.254     1.326    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_en
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.371 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     1.371    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/ram_empty_i0
    SLICE_X40Y55         FDSE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.840     0.840    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X40Y55         FDSE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                         clock pessimism             -0.234     0.606    
                         clock uncertainty            0.074     0.679    
    SLICE_X40Y55         FDSE (Hold_fdse_C_D)         0.092     0.771    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.638%)  route 0.601ns (76.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  <hidden>
                         net (fo=9, routed)           0.316     1.027    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.072 r  <hidden>
                         net (fo=11, routed)          0.285     1.357    <hidden>
    SLICE_X41Y57         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.839     0.839    <hidden>
    SLICE_X41Y57         FDCE                                         r  <hidden>
                         clock pessimism             -0.234     0.605    
                         clock uncertainty            0.074     0.678    
    SLICE_X41Y57         FDCE (Hold_fdce_C_D)         0.066     0.744    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.230ns (25.948%)  route 0.656ns (74.052%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  <hidden>
                         net (fo=9, routed)           0.316     1.027    <hidden>
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.072 f  <hidden>
                         net (fo=11, routed)          0.341     1.413    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X40Y56         LUT3 (Prop_lut3_I0_O)        0.044     1.457 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.457    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/next_fwft_state__0[1]
    SLICE_X40Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.840     0.840    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X40Y56         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.234     0.606    
                         clock uncertainty            0.074     0.679    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.107     0.786    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.671    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  aclk

Setup :          223  Failing Endpoints,  Worst Slack       -2.110ns,  Total Violation     -227.874ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.110ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.431ns  (logic 5.179ns (35.887%)  route 9.252ns (64.113%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 11.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.092ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.374    -1.092    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X42Y84         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.433    -0.659 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          3.036     2.378    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I3_O)        0.105     2.483 r  <hidden>
                         net (fo=38, routed)          0.512     2.995    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.100 r  <hidden>
                         net (fo=1, routed)           0.000     3.100    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.557 r  <hidden>
                         net (fo=1, routed)           0.000     3.557    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.737 r  <hidden>
                         net (fo=2, routed)           0.731     4.468    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.842 f  <hidden>
                         net (fo=97, routed)          0.823     8.665    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.770 r  <hidden>
                         net (fo=2, routed)           0.927     9.697    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.802 r  <hidden>
                         net (fo=2, routed)           0.491    10.293    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.398 r  <hidden>
                         net (fo=4, routed)           0.939    11.337    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I3_O)        0.105    11.442 r  <hidden>
                         net (fo=4, routed)           0.823    12.266    <hidden>
    SLICE_X48Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.371 r  <hidden>
                         net (fo=4, routed)           0.969    13.340    <hidden>
    SLICE_X46Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.252    11.252    <hidden>
    SLICE_X46Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.319    
                         clock uncertainty           -0.074    11.244    
    SLICE_X46Y76         FDRE (Setup_fdre_C_D)       -0.015    11.229    <hidden>
  -------------------------------------------------------------------
                         required time                         11.229    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                 -2.110    

Slack (VIOLATED) :        -2.003ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.300ns  (logic 5.179ns (36.218%)  route 9.121ns (63.782%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 11.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.092ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.374    -1.092    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X42Y84         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.433    -0.659 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          3.036     2.378    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I3_O)        0.105     2.483 r  <hidden>
                         net (fo=38, routed)          0.512     2.995    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.100 r  <hidden>
                         net (fo=1, routed)           0.000     3.100    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.557 r  <hidden>
                         net (fo=1, routed)           0.000     3.557    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.737 r  <hidden>
                         net (fo=2, routed)           0.731     4.468    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.842 f  <hidden>
                         net (fo=97, routed)          0.823     8.665    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.770 r  <hidden>
                         net (fo=2, routed)           0.927     9.697    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.802 r  <hidden>
                         net (fo=2, routed)           0.491    10.293    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.398 r  <hidden>
                         net (fo=4, routed)           1.281    11.679    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.105    11.784 r  <hidden>
                         net (fo=4, routed)           0.662    12.446    <hidden>
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.105    12.551 r  <hidden>
                         net (fo=4, routed)           0.657    13.208    <hidden>
    SLICE_X49Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.252    11.252    <hidden>
    SLICE_X49Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.319    
                         clock uncertainty           -0.074    11.244    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)       -0.039    11.205    <hidden>
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                         -13.208    
  -------------------------------------------------------------------
                         slack                                 -2.003    

Slack (VIOLATED) :        -2.001ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.277ns  (logic 5.179ns (36.274%)  route 9.098ns (63.726%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 11.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.092ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.374    -1.092    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X42Y84         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.433    -0.659 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          3.036     2.378    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I3_O)        0.105     2.483 r  <hidden>
                         net (fo=38, routed)          0.512     2.995    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.100 r  <hidden>
                         net (fo=1, routed)           0.000     3.100    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.557 r  <hidden>
                         net (fo=1, routed)           0.000     3.557    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.737 r  <hidden>
                         net (fo=2, routed)           0.731     4.468    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.842 f  <hidden>
                         net (fo=97, routed)          0.823     8.665    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.770 r  <hidden>
                         net (fo=2, routed)           0.927     9.697    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.802 r  <hidden>
                         net (fo=2, routed)           0.491    10.293    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.398 r  <hidden>
                         net (fo=4, routed)           0.939    11.337    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I3_O)        0.105    11.442 r  <hidden>
                         net (fo=4, routed)           0.823    12.266    <hidden>
    SLICE_X48Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.371 r  <hidden>
                         net (fo=4, routed)           0.815    13.186    <hidden>
    SLICE_X48Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.252    11.252    <hidden>
    SLICE_X48Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.319    
                         clock uncertainty           -0.074    11.244    
    SLICE_X48Y76         FDRE (Setup_fdre_C_D)       -0.059    11.185    <hidden>
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                 -2.001    

Slack (VIOLATED) :        -1.899ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.205ns  (logic 5.179ns (36.459%)  route 9.026ns (63.541%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 11.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.092ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.374    -1.092    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X42Y84         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.433    -0.659 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          3.036     2.378    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I3_O)        0.105     2.483 r  <hidden>
                         net (fo=38, routed)          0.512     2.995    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.100 r  <hidden>
                         net (fo=1, routed)           0.000     3.100    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.557 r  <hidden>
                         net (fo=1, routed)           0.000     3.557    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.737 r  <hidden>
                         net (fo=2, routed)           0.731     4.468    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.842 f  <hidden>
                         net (fo=97, routed)          0.823     8.665    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.770 r  <hidden>
                         net (fo=2, routed)           0.927     9.697    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.802 r  <hidden>
                         net (fo=2, routed)           0.491    10.293    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.398 r  <hidden>
                         net (fo=4, routed)           1.281    11.679    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.105    11.784 r  <hidden>
                         net (fo=4, routed)           0.675    12.459    <hidden>
    SLICE_X45Y76         LUT6 (Prop_lut6_I5_O)        0.105    12.564 r  <hidden>
                         net (fo=4, routed)           0.549    13.113    <hidden>
    SLICE_X50Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.249    11.249    <hidden>
    SLICE_X50Y75         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.316    
                         clock uncertainty           -0.074    11.241    
    SLICE_X50Y75         FDRE (Setup_fdre_C_D)       -0.027    11.214    <hidden>
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -13.113    
  -------------------------------------------------------------------
                         slack                                 -1.899    

Slack (VIOLATED) :        -1.899ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.176ns  (logic 5.179ns (36.534%)  route 8.997ns (63.466%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 11.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.092ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.374    -1.092    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X42Y84         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.433    -0.659 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          3.036     2.378    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I3_O)        0.105     2.483 r  <hidden>
                         net (fo=38, routed)          0.512     2.995    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.100 r  <hidden>
                         net (fo=1, routed)           0.000     3.100    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.557 r  <hidden>
                         net (fo=1, routed)           0.000     3.557    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.737 r  <hidden>
                         net (fo=2, routed)           0.731     4.468    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.842 f  <hidden>
                         net (fo=97, routed)          0.823     8.665    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.770 r  <hidden>
                         net (fo=2, routed)           0.927     9.697    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.802 r  <hidden>
                         net (fo=2, routed)           0.491    10.293    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.398 r  <hidden>
                         net (fo=4, routed)           1.281    11.679    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.105    11.784 r  <hidden>
                         net (fo=4, routed)           0.675    12.459    <hidden>
    SLICE_X45Y76         LUT6 (Prop_lut6_I5_O)        0.105    12.564 r  <hidden>
                         net (fo=4, routed)           0.520    13.084    <hidden>
    SLICE_X49Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.252    11.252    <hidden>
    SLICE_X49Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.319    
                         clock uncertainty           -0.074    11.244    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)       -0.059    11.185    <hidden>
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -13.084    
  -------------------------------------------------------------------
                         slack                                 -1.899    

Slack (VIOLATED) :        -1.887ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.274ns  (logic 5.284ns (37.019%)  route 8.990ns (62.981%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.092ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.374    -1.092    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X42Y84         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.433    -0.659 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          3.036     2.378    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I3_O)        0.105     2.483 r  <hidden>
                         net (fo=38, routed)          0.512     2.995    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.100 r  <hidden>
                         net (fo=1, routed)           0.000     3.100    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.557 r  <hidden>
                         net (fo=1, routed)           0.000     3.557    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.737 r  <hidden>
                         net (fo=2, routed)           0.731     4.468    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.842 f  <hidden>
                         net (fo=97, routed)          0.823     8.665    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.770 r  <hidden>
                         net (fo=2, routed)           0.927     9.697    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.802 r  <hidden>
                         net (fo=2, routed)           0.491    10.293    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.398 r  <hidden>
                         net (fo=4, routed)           1.281    11.679    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.105    11.784 r  <hidden>
                         net (fo=4, routed)           0.542    12.327    <hidden>
    SLICE_X48Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.432 r  <hidden>
                         net (fo=4, routed)           0.645    13.077    <hidden>
    SLICE_X43Y76         LUT6 (Prop_lut6_I3_O)        0.105    13.182 r  <hidden>
                         net (fo=1, routed)           0.000    13.182    <hidden>
    SLICE_X43Y76         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.256    11.256    <hidden>
    SLICE_X43Y76         FDSE                                         r  <hidden>
                         clock pessimism              0.084    11.340    
                         clock uncertainty           -0.074    11.265    
    SLICE_X43Y76         FDSE (Setup_fdse_C_D)        0.030    11.295    <hidden>
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                 -1.887    

Slack (VIOLATED) :        -1.877ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.187ns  (logic 5.179ns (36.507%)  route 9.008ns (63.493%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 11.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.092ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.374    -1.092    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X42Y84         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.433    -0.659 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          3.036     2.378    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I3_O)        0.105     2.483 r  <hidden>
                         net (fo=38, routed)          0.512     2.995    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.100 r  <hidden>
                         net (fo=1, routed)           0.000     3.100    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.557 r  <hidden>
                         net (fo=1, routed)           0.000     3.557    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.737 r  <hidden>
                         net (fo=2, routed)           0.731     4.468    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.842 f  <hidden>
                         net (fo=97, routed)          0.823     8.665    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.770 r  <hidden>
                         net (fo=2, routed)           0.927     9.697    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.802 r  <hidden>
                         net (fo=2, routed)           0.491    10.293    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.398 r  <hidden>
                         net (fo=4, routed)           1.281    11.679    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.105    11.784 r  <hidden>
                         net (fo=4, routed)           0.542    12.327    <hidden>
    SLICE_X48Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.432 r  <hidden>
                         net (fo=4, routed)           0.663    13.095    <hidden>
    SLICE_X51Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.250    11.250    <hidden>
    SLICE_X51Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.317    
                         clock uncertainty           -0.074    11.242    
    SLICE_X51Y76         FDRE (Setup_fdre_C_D)       -0.024    11.218    <hidden>
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                         -13.095    
  -------------------------------------------------------------------
                         slack                                 -1.877    

Slack (VIOLATED) :        -1.866ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.188ns  (logic 5.179ns (36.503%)  route 9.009ns (63.497%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 11.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.092ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.374    -1.092    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X42Y84         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.433    -0.659 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          3.036     2.378    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I3_O)        0.105     2.483 r  <hidden>
                         net (fo=38, routed)          0.512     2.995    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.100 r  <hidden>
                         net (fo=1, routed)           0.000     3.100    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.557 r  <hidden>
                         net (fo=1, routed)           0.000     3.557    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.737 r  <hidden>
                         net (fo=2, routed)           0.731     4.468    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.842 f  <hidden>
                         net (fo=97, routed)          0.823     8.665    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.770 r  <hidden>
                         net (fo=2, routed)           0.927     9.697    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.802 r  <hidden>
                         net (fo=2, routed)           0.491    10.293    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.398 r  <hidden>
                         net (fo=4, routed)           1.281    11.679    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.105    11.784 r  <hidden>
                         net (fo=4, routed)           0.662    12.446    <hidden>
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.105    12.551 r  <hidden>
                         net (fo=4, routed)           0.545    13.096    <hidden>
    SLICE_X50Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.250    11.250    <hidden>
    SLICE_X50Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.317    
                         clock uncertainty           -0.074    11.242    
    SLICE_X50Y76         FDRE (Setup_fdre_C_D)       -0.012    11.230    <hidden>
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                 -1.866    

Slack (VIOLATED) :        -1.841ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.148ns  (logic 5.179ns (36.606%)  route 8.969ns (63.394%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 11.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.092ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.374    -1.092    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X42Y84         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.433    -0.659 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          3.036     2.378    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I3_O)        0.105     2.483 r  <hidden>
                         net (fo=38, routed)          0.512     2.995    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.100 r  <hidden>
                         net (fo=1, routed)           0.000     3.100    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.557 r  <hidden>
                         net (fo=1, routed)           0.000     3.557    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.737 r  <hidden>
                         net (fo=2, routed)           0.731     4.468    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.842 f  <hidden>
                         net (fo=97, routed)          0.823     8.665    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.770 r  <hidden>
                         net (fo=2, routed)           0.927     9.697    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.802 r  <hidden>
                         net (fo=2, routed)           0.491    10.293    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.398 r  <hidden>
                         net (fo=4, routed)           0.939    11.337    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I3_O)        0.105    11.442 r  <hidden>
                         net (fo=4, routed)           0.823    12.266    <hidden>
    SLICE_X48Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.371 r  <hidden>
                         net (fo=4, routed)           0.686    13.056    <hidden>
    SLICE_X50Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.250    11.250    <hidden>
    SLICE_X50Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.317    
                         clock uncertainty           -0.074    11.242    
    SLICE_X50Y76         FDRE (Setup_fdre_C_D)       -0.027    11.215    <hidden>
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                 -1.841    

Slack (VIOLATED) :        -1.795ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.084ns  (logic 5.179ns (36.773%)  route 8.905ns (63.227%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 11.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.092ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.374    -1.092    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X42Y84         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.433    -0.659 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          3.036     2.378    <hidden>
    SLICE_X44Y75         LUT5 (Prop_lut5_I3_O)        0.105     2.483 r  <hidden>
                         net (fo=38, routed)          0.512     2.995    <hidden>
    SLICE_X52Y75         LUT5 (Prop_lut5_I3_O)        0.105     3.100 r  <hidden>
                         net (fo=1, routed)           0.000     3.100    <hidden>
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.557 r  <hidden>
                         net (fo=1, routed)           0.000     3.557    <hidden>
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.737 r  <hidden>
                         net (fo=2, routed)           0.731     4.468    <hidden>
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.842 f  <hidden>
                         net (fo=97, routed)          0.823     8.665    <hidden>
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105     8.770 r  <hidden>
                         net (fo=2, routed)           0.927     9.697    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     9.802 r  <hidden>
                         net (fo=2, routed)           0.491    10.293    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.105    10.398 r  <hidden>
                         net (fo=4, routed)           1.281    11.679    <hidden>
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.105    11.784 r  <hidden>
                         net (fo=4, routed)           0.675    12.459    <hidden>
    SLICE_X45Y76         LUT6 (Prop_lut6_I5_O)        0.105    12.564 r  <hidden>
                         net (fo=4, routed)           0.428    12.992    <hidden>
    SLICE_X48Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.252    11.252    <hidden>
    SLICE_X48Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.067    11.319    
                         clock uncertainty           -0.074    11.244    
    SLICE_X48Y76         FDRE (Setup_fdre_C_D)       -0.047    11.197    <hidden>
  -------------------------------------------------------------------
                         required time                         11.197    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                 -1.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.683ns (21.110%)  route 2.552ns (78.890%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    -1.527ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.248    -1.527    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X56Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.347    -1.180 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           1.308     0.128    <hidden>
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.084     0.212 r  <hidden>
                         net (fo=1, routed)           0.297     0.509    <hidden>
    SLICE_X51Y72         LUT4 (Prop_lut4_I3_O)        0.084     0.593 r  <hidden>
                         net (fo=3, routed)           0.414     1.007    <hidden>
    SLICE_X49Y71         LUT6 (Prop_lut6_I5_O)        0.084     1.091 r  <hidden>
                         net (fo=4, routed)           0.534     1.625    <hidden>
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.084     1.709 r  <hidden>
                         net (fo=4, routed)           0.000     1.709    <hidden>
    SLICE_X47Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.362     1.362    <hidden>
    SLICE_X47Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.007     1.355    
                         clock uncertainty            0.074     1.429    
    SLICE_X47Y73         FDRE (Hold_fdre_C_D)         0.222     1.651    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.640ns (19.461%)  route 2.649ns (80.539%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    -1.529ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.246    -1.529    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X53Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.304    -1.225 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           1.411     0.186    <hidden>
    SLICE_X54Y73         LUT5 (Prop_lut5_I4_O)        0.084     0.270 r  <hidden>
                         net (fo=2, routed)           0.409     0.679    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I1_O)        0.084     0.763 r  <hidden>
                         net (fo=4, routed)           0.374     1.136    <hidden>
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.084     1.220 r  <hidden>
                         net (fo=4, routed)           0.456     1.676    <hidden>
    SLICE_X50Y78         LUT6 (Prop_lut6_I0_O)        0.084     1.760 r  <hidden>
                         net (fo=4, routed)           0.000     1.760    <hidden>
    SLICE_X50Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.362     1.362    <hidden>
    SLICE_X50Y78         FDRE                                         r  <hidden>
                         clock pessimism             -0.007     1.355    
                         clock uncertainty            0.074     1.429    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.273     1.702    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.725ns (22.048%)  route 2.563ns (77.952%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.250    -1.525    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X55Y79         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.279    -1.246 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           1.532     0.286    <hidden>
    SLICE_X52Y74         LUT3 (Prop_lut3_I2_O)        0.194     0.480 r  <hidden>
                         net (fo=3, routed)           0.317     0.797    <hidden>
    SLICE_X50Y74         LUT5 (Prop_lut5_I3_O)        0.084     0.881 r  <hidden>
                         net (fo=4, routed)           0.422     1.303    <hidden>
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.084     1.387 r  <hidden>
                         net (fo=4, routed)           0.292     1.679    <hidden>
    SLICE_X50Y78         LUT6 (Prop_lut6_I1_O)        0.084     1.763 r  <hidden>
                         net (fo=4, routed)           0.000     1.763    <hidden>
    SLICE_X50Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.362     1.362    <hidden>
    SLICE_X50Y78         FDRE                                         r  <hidden>
                         clock pessimism             -0.007     1.355    
                         clock uncertainty            0.074     1.429    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.275     1.704    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.304ns (10.015%)  route 2.731ns (89.985%))
  Logic Levels:           0  
  Clock Path Skew:        2.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    -1.373ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.402    -1.373    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X31Y30         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.304    -1.069 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[16]/Q
                         net (fo=14, routed)          2.731     1.663    <hidden>
    SLICE_X45Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.363     1.363    <hidden>
    SLICE_X45Y75         FDRE                                         r  <hidden>
                         clock pessimism             -0.007     1.356    
                         clock uncertainty            0.074     1.430    
    SLICE_X45Y75         FDRE (Hold_fdre_C_D)         0.158     1.588    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.640ns (19.634%)  route 2.620ns (80.366%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    -1.529ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.246    -1.529    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X53Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.304    -1.225 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           1.411     0.186    <hidden>
    SLICE_X54Y73         LUT5 (Prop_lut5_I4_O)        0.084     0.270 r  <hidden>
                         net (fo=2, routed)           0.409     0.679    <hidden>
    SLICE_X51Y74         LUT4 (Prop_lut4_I1_O)        0.084     0.763 r  <hidden>
                         net (fo=4, routed)           0.374     1.136    <hidden>
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.084     1.220 r  <hidden>
                         net (fo=4, routed)           0.427     1.647    <hidden>
    SLICE_X45Y78         LUT6 (Prop_lut6_I5_O)        0.084     1.731 r  <hidden>
                         net (fo=4, routed)           0.000     1.731    <hidden>
    SLICE_X45Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.367     1.367    <hidden>
    SLICE_X45Y78         FDRE                                         r  <hidden>
                         clock pessimism             -0.007     1.360    
                         clock uncertainty            0.074     1.434    
    SLICE_X45Y78         FDRE (Hold_fdre_C_D)         0.222     1.656    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.515ns (18.029%)  route 2.342ns (81.971%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    -1.438ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.337    -1.438    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X2Y77          FDSE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDSE (Prop_fdse_C_Q)         0.347    -1.091 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv/Q
                         net (fo=112, routed)         0.850    -0.241    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in
    SLICE_X9Y77          LUT3 (Prop_lut3_I1_O)        0.084    -0.157 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awvalid[4]_INST_0/O
                         net (fo=2, routed)           0.803     0.646    <hidden>
    SLICE_X30Y73         LUT4 (Prop_lut4_I3_O)        0.084     0.730 r  <hidden>
                         net (fo=17, routed)          0.688     1.419    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.372     1.372    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
                         clock pessimism             -0.067     1.305    
                         clock uncertainty            0.074     1.379    
    SLICE_X28Y72         FDRE (Hold_fdre_C_CE)       -0.040     1.339    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.515ns (18.029%)  route 2.342ns (81.971%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    -1.438ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.337    -1.438    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X2Y77          FDSE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDSE (Prop_fdse_C_Q)         0.347    -1.091 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv/Q
                         net (fo=112, routed)         0.850    -0.241    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in
    SLICE_X9Y77          LUT3 (Prop_lut3_I1_O)        0.084    -0.157 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awvalid[4]_INST_0/O
                         net (fo=2, routed)           0.803     0.646    <hidden>
    SLICE_X30Y73         LUT4 (Prop_lut4_I3_O)        0.084     0.730 r  <hidden>
                         net (fo=17, routed)          0.688     1.419    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.372     1.372    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
                         clock pessimism             -0.067     1.305    
                         clock uncertainty            0.074     1.379    
    SLICE_X28Y72         FDRE (Hold_fdre_C_CE)       -0.040     1.339    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.515ns (18.029%)  route 2.342ns (81.971%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    -1.438ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.337    -1.438    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X2Y77          FDSE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDSE (Prop_fdse_C_Q)         0.347    -1.091 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv/Q
                         net (fo=112, routed)         0.850    -0.241    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in
    SLICE_X9Y77          LUT3 (Prop_lut3_I1_O)        0.084    -0.157 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awvalid[4]_INST_0/O
                         net (fo=2, routed)           0.803     0.646    <hidden>
    SLICE_X30Y73         LUT4 (Prop_lut4_I3_O)        0.084     0.730 r  <hidden>
                         net (fo=17, routed)          0.688     1.419    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.372     1.372    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
                         clock pessimism             -0.067     1.305    
                         clock uncertainty            0.074     1.379    
    SLICE_X28Y72         FDRE (Hold_fdre_C_CE)       -0.040     1.339    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.640ns (19.344%)  route 2.669ns (80.656%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        2.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    -1.529ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.246    -1.529    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X53Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.304    -1.225 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           1.411     0.186    <hidden>
    SLICE_X54Y73         LUT5 (Prop_lut5_I4_O)        0.084     0.270 r  <hidden>
                         net (fo=2, routed)           0.488     0.758    <hidden>
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.084     0.842 r  <hidden>
                         net (fo=3, routed)           0.326     1.168    <hidden>
    SLICE_X48Y74         LUT6 (Prop_lut6_I1_O)        0.084     1.252 r  <hidden>
                         net (fo=4, routed)           0.444     1.696    <hidden>
    SLICE_X46Y75         LUT5 (Prop_lut5_I0_O)        0.084     1.780 r  <hidden>
                         net (fo=4, routed)           0.000     1.780    <hidden>
    SLICE_X46Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.361     1.361    <hidden>
    SLICE_X46Y75         FDRE                                         r  <hidden>
                         clock pessimism             -0.007     1.354    
                         clock uncertainty            0.074     1.428    
    SLICE_X46Y75         FDRE (Hold_fdre_C_D)         0.271     1.699    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_reg_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.431ns (13.594%)  route 2.739ns (86.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    -1.506ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.269    -1.506    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X30Y64         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_reg_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.347    -1.159 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_reg_out_reg/Q
                         net (fo=17, routed)          2.739     1.581    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wlast[0]
    SLICE_X33Y71         LUT2 (Prop_lut2_I0_O)        0.084     1.665 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wlast[4]_INST_0/O
                         net (fo=1, routed)           0.000     1.665    <hidden>
    SLICE_X33Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.371     1.371    <hidden>
    SLICE_X33Y71         FDRE                                         r  <hidden>
                         clock pessimism             -0.084     1.287    
                         clock uncertainty            0.074     1.361    
    SLICE_X33Y71         FDRE (Hold_fdre_C_D)         0.220     1.581    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.433ns (7.325%)  route 5.478ns (92.675%))
  Logic Levels:           0  
  Clock Path Skew:        2.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 6.303 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.524    -0.941    <hidden>
    SLICE_X42Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.433    -0.508 r  <hidden>
                         net (fo=1, routed)           5.478     4.970    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.303     6.303    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.007     6.310    
                         clock uncertainty           -0.074     6.236    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.641     5.595    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.595    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 0.433ns (7.391%)  route 5.426ns (92.609%))
  Logic Levels:           0  
  Clock Path Skew:        2.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 6.303 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.525    -0.940    <hidden>
    SLICE_X42Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.433    -0.507 r  <hidden>
                         net (fo=1, routed)           5.426     4.918    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[17]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.303     6.303    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.007     6.310    
                         clock uncertainty           -0.074     6.236    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[17])
                                                     -0.641     5.595    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.595    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.433ns (7.513%)  route 5.330ns (92.487%))
  Logic Levels:           0  
  Clock Path Skew:        2.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 6.303 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.524    -0.941    <hidden>
    SLICE_X42Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.433    -0.508 r  <hidden>
                         net (fo=1, routed)           5.330     4.822    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.303     6.303    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.007     6.310    
                         clock uncertainty           -0.074     6.236    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.641     5.595    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.595    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.379ns (6.578%)  route 5.383ns (93.422%))
  Logic Levels:           0  
  Clock Path Skew:        2.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 6.303 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.525    -0.940    <hidden>
    SLICE_X44Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.379    -0.561 r  <hidden>
                         net (fo=1, routed)           5.383     4.822    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[9]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.303     6.303    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.007     6.310    
                         clock uncertainty           -0.074     6.236    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.641     5.595    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.595    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.433ns (7.566%)  route 5.290ns (92.434%))
  Logic Levels:           0  
  Clock Path Skew:        2.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 6.303 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.525    -0.940    <hidden>
    SLICE_X42Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.433    -0.507 r  <hidden>
                         net (fo=1, routed)           5.290     4.783    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.303     6.303    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.007     6.310    
                         clock uncertainty           -0.074     6.236    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.641     5.595    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.595    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 0.433ns (7.574%)  route 5.284ns (92.426%))
  Logic Levels:           0  
  Clock Path Skew:        2.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 6.303 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.524    -0.941    <hidden>
    SLICE_X42Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.433    -0.508 r  <hidden>
                         net (fo=1, routed)           5.284     4.775    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.303     6.303    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.007     6.310    
                         clock uncertainty           -0.074     6.236    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641     5.595    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.595    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 0.433ns (7.587%)  route 5.274ns (92.413%))
  Logic Levels:           0  
  Clock Path Skew:        2.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 6.303 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.525    -0.940    <hidden>
    SLICE_X42Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.433    -0.507 r  <hidden>
                         net (fo=1, routed)           5.274     4.766    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[16]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.303     6.303    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.007     6.310    
                         clock uncertainty           -0.074     6.236    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[16])
                                                     -0.641     5.595    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.595    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 0.379ns (6.679%)  route 5.295ns (93.321%))
  Logic Levels:           0  
  Clock Path Skew:        2.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 6.303 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.526    -0.939    <hidden>
    SLICE_X43Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.379    -0.560 r  <hidden>
                         net (fo=1, routed)           5.295     4.735    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[19]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.303     6.303    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.007     6.310    
                         clock uncertainty           -0.074     6.236    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[19])
                                                     -0.641     5.595    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.595    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.379ns (6.692%)  route 5.284ns (93.308%))
  Logic Levels:           0  
  Clock Path Skew:        2.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 6.303 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.526    -0.939    <hidden>
    SLICE_X43Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.379    -0.560 r  <hidden>
                         net (fo=1, routed)           5.284     4.724    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.303     6.303    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.007     6.310    
                         clock uncertainty           -0.074     6.236    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                     -0.641     5.595    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.595    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 0.433ns (7.654%)  route 5.225ns (92.346%))
  Logic Levels:           0  
  Clock Path Skew:        2.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 6.303 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.526    -0.939    <hidden>
    SLICE_X42Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.433    -0.506 r  <hidden>
                         net (fo=1, routed)           5.225     4.718    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.303     6.303    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.007     6.310    
                         clock uncertainty           -0.074     6.236    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.641     5.595    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.595    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                  0.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.658ns (21.035%)  route 2.470ns (78.965%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.408    -1.367    <hidden>
    SLICE_X38Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.347    -1.020 f  <hidden>
                         net (fo=2, routed)           1.560     0.541    <hidden>
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.092     0.633 r  <hidden>
                         net (fo=2, routed)           0.910     1.543    <hidden>
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.219     1.762 r  <hidden>
                         net (fo=1, routed)           0.000     1.762    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     1.384    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
                         clock pessimism             -0.007     1.377    
                         clock uncertainty            0.074     1.451    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.222     1.673    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.658ns (20.967%)  route 2.480ns (79.033%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.408    -1.367    <hidden>
    SLICE_X38Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.347    -1.020 f  <hidden>
                         net (fo=2, routed)           1.560     0.541    <hidden>
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.092     0.633 r  <hidden>
                         net (fo=2, routed)           0.920     1.553    <hidden>
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.219     1.772 r  <hidden>
                         net (fo=1, routed)           0.000     1.772    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     1.384    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
                         clock pessimism             -0.007     1.377    
                         clock uncertainty            0.074     1.451    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.222     1.673    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.515ns (14.308%)  route 3.084ns (85.692%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.408    -1.367    <hidden>
    SLICE_X38Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.347    -1.020 r  <hidden>
                         net (fo=2, routed)           1.979     0.959    <hidden>
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.084     1.043 r  <hidden>
                         net (fo=6, routed)           1.105     2.149    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_en
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.084     2.233 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     2.233    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/ram_full_i0
    SLICE_X34Y48         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.530     1.530    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X34Y48         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
                         clock pessimism             -0.074     1.456    
                         clock uncertainty            0.074     1.530    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.271     1.801    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.388ns (10.524%)  route 3.299ns (89.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    -1.376ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.399    -1.376    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.304    -1.072 r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.299     2.227    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X19Y34         LUT5 (Prop_lut5_I0_O)        0.084     2.311 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1/O
                         net (fo=1, routed)           0.000     2.311    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1_n_0
    SLICE_X19Y34         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.528     1.528    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                         clock pessimism             -0.074     1.454    
                         clock uncertainty            0.074     1.528    
    SLICE_X19Y34         FDRE (Hold_fdre_C_D)         0.223     1.751    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.472ns (12.673%)  route 3.252ns (87.327%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    -1.376ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.399    -1.376    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.304    -1.072 r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          2.467     1.395    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X19Y34         LUT2 (Prop_lut2_I1_O)        0.084     1.479 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_2/O
                         net (fo=1, routed)           0.785     2.265    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i__0
    SLICE_X19Y34         LUT6 (Prop_lut6_I2_O)        0.084     2.349 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     2.349    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_0
    SLICE_X19Y34         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.528     1.528    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism             -0.074     1.454    
                         clock uncertainty            0.074     1.528    
    SLICE_X19Y34         FDRE (Hold_fdre_C_D)         0.222     1.750    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.472ns (12.581%)  route 3.280ns (87.419%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    -1.376ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.399    -1.376    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.304    -1.072 r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          2.364     1.292    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X18Y33         LUT6 (Prop_lut6_I2_O)        0.084     1.376 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2/O
                         net (fo=1, routed)           0.916     2.292    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0
    SLICE_X18Y33         LUT5 (Prop_lut5_I0_O)        0.084     2.376 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.376    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X18Y33         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.527     1.527    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X18Y33         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism             -0.074     1.453    
                         clock uncertainty            0.074     1.527    
    SLICE_X18Y33         FDRE (Hold_fdre_C_D)         0.222     1.749    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.324ns (15.695%)  route 1.740ns (84.305%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.633    -0.393    <hidden>
    SLICE_X38Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.229 r  <hidden>
                         net (fo=2, routed)           1.109     0.880    <hidden>
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.045     0.925 r  <hidden>
                         net (fo=6, routed)           0.631     1.557    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X37Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.602 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/S[0]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.672 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.672    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_7
    SLICE_X37Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.841     0.841    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                         clock pessimism             -0.005     0.836    
                         clock uncertainty            0.074     0.910    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.105     1.015    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.354ns (16.902%)  route 1.740ns (83.098%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.633    -0.393    <hidden>
    SLICE_X38Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.229 r  <hidden>
                         net (fo=2, routed)           1.109     0.880    <hidden>
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.045     0.925 r  <hidden>
                         net (fo=6, routed)           0.631     1.557    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X37Y55         LUT4 (Prop_lut4_I0_O)        0.048     1.605 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000     1.605    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/DI[0]
    SLICE_X37Y55         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.702 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.702    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_6
    SLICE_X37Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.841     0.841    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                         clock pessimism             -0.005     0.836    
                         clock uncertainty            0.074     0.910    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.105     1.015    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.599ns (15.662%)  route 3.226ns (84.338%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.408    -1.367    <hidden>
    SLICE_X38Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.347    -1.020 r  <hidden>
                         net (fo=2, routed)           1.979     0.959    <hidden>
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.084     1.043 r  <hidden>
                         net (fo=6, routed)           0.698     1.742    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_en
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.084     1.826 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_2__0/O
                         net (fo=2, routed)           0.548     2.374    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_2__0_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I2_O)        0.084     2.458 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.458    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0_n_0
    SLICE_X32Y47         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.532     1.532    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X32Y47         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.074     1.458    
                         clock uncertainty            0.074     1.532    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.222     1.754    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.599ns (15.628%)  route 3.234ns (84.372%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.408    -1.367    <hidden>
    SLICE_X38Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.347    -1.020 r  <hidden>
                         net (fo=2, routed)           1.979     0.959    <hidden>
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.084     1.043 r  <hidden>
                         net (fo=6, routed)           0.693     1.737    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_en
    SLICE_X35Y48         LUT6 (Prop_lut6_I1_O)        0.084     1.821 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[6]_i_2/O
                         net (fo=2, routed)           0.562     2.382    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[6]_i_2_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.084     2.466 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[6]_i_1/O
                         net (fo=1, routed)           0.000     2.466    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[6]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.530     1.530    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X35Y48         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.074     1.456    
                         clock uncertainty            0.074     1.530    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.222     1.752    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.714    





---------------------------------------------------------------------------------------------------
From Clock:  tdc_diff_clock_clk_p
  To Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn

Setup :            4  Failing Endpoints,  Worst Slack       -4.048ns,  Total Violation      -16.169ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.048ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.625ns  (logic 0.379ns (60.617%)  route 0.246ns (39.383%))
  Logic Levels:           0  
  Clock Path Skew:        -3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 5.795 - 5.000 ) 
    Source Clock Delay      (SCD):    4.214ns = ( 9.014 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.515     9.014    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X71Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.379     9.393 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/Q
                         net (fo=2, routed)           0.246     9.640    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X54Y34         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.795     5.795    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.795    
                         clock uncertainty           -0.172     5.623    
    SLICE_X70Y33         FDCE (Setup_fdce_C_D)       -0.031     5.592    <hidden>
  -------------------------------------------------------------------
                         required time                          5.592    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                 -4.048    

Slack (VIOLATED) :        -4.042ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.647ns  (logic 0.379ns (58.569%)  route 0.268ns (41.431%))
  Logic Levels:           0  
  Clock Path Skew:        -3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 5.795 - 5.000 ) 
    Source Clock Delay      (SCD):    4.214ns = ( 9.014 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.515     9.014    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X71Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.379     9.393 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=2, routed)           0.268     9.662    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X54Y34         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.795     5.795    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.795    
                         clock uncertainty           -0.172     5.623    
    SLICE_X70Y33         FDCE (Setup_fdce_C_D)       -0.004     5.619    <hidden>
  -------------------------------------------------------------------
                         required time                          5.619    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                 -4.042    

Slack (VIOLATED) :        -4.039ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.646ns  (logic 0.379ns (58.667%)  route 0.267ns (41.333%))
  Logic Levels:           0  
  Clock Path Skew:        -3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 5.795 - 5.000 ) 
    Source Clock Delay      (SCD):    4.214ns = ( 9.014 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.515     9.014    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X71Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.379     9.393 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.267     9.660    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X54Y34         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.795     5.795    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.795    
                         clock uncertainty           -0.172     5.623    
    SLICE_X70Y33         FDCE (Setup_fdce_C_D)       -0.002     5.621    <hidden>
  -------------------------------------------------------------------
                         required time                          5.621    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                 -4.039    

Slack (VIOLATED) :        -4.039ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.646ns  (logic 0.379ns (58.667%)  route 0.267ns (41.333%))
  Logic Levels:           0  
  Clock Path Skew:        -3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 5.795 - 5.000 ) 
    Source Clock Delay      (SCD):    4.214ns = ( 9.014 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.515     9.014    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X71Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.379     9.393 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.267     9.660    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X54Y34         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.795     5.795    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.795    
                         clock uncertainty           -0.172     5.623    
    SLICE_X70Y33         FDCE (Setup_fdce_C_D)       -0.002     5.621    <hidden>
  -------------------------------------------------------------------
                         required time                          5.621    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                 -4.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.974%)  route 0.120ns (46.026%))
  Logic Levels:           0  
  Clock Path Skew:        -1.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.628     1.700    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X71Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/Q
                         net (fo=2, routed)           0.120     1.961    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.570     0.570    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.570    
                         clock uncertainty            0.172     0.742    
    SLICE_X70Y33         FDCE (Hold_fdce_C_D)         0.076     0.818    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.608%)  route 0.122ns (46.392%))
  Logic Levels:           0  
  Clock Path Skew:        -1.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.628     1.700    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X71Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.122     1.963    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.570     0.570    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.570    
                         clock uncertainty            0.172     0.742    
    SLICE_X70Y33         FDCE (Hold_fdce_C_D)         0.064     0.806    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.608%)  route 0.122ns (46.392%))
  Logic Levels:           0  
  Clock Path Skew:        -1.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.628     1.700    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X71Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.122     1.963    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.570     0.570    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.570    
                         clock uncertainty            0.172     0.742    
    SLICE_X70Y33         FDCE (Hold_fdce_C_D)         0.064     0.806    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        -1.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.628     1.700    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X71Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=2, routed)           0.122     1.963    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.570     0.570    <hidden>
    SLICE_X70Y33         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.570    
                         clock uncertainty            0.172     0.742    
    SLICE_X70Y33         FDCE (Hold_fdce_C_D)         0.060     0.802    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  1.160    





---------------------------------------------------------------------------------------------------
From Clock:  tdc_diff_clock_clk_p
  To Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn

Setup :            4  Failing Endpoints,  Worst Slack       -4.200ns,  Total Violation      -16.206ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.200ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.618ns  (logic 0.348ns (56.315%)  route 0.270ns (43.685%))
  Logic Levels:           0  
  Clock Path Skew:        -3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.778ns = ( 5.778 - 5.000 ) 
    Source Clock Delay      (SCD):    4.229ns = ( 9.029 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.530     9.029    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.348     9.377 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/Q
                         net (fo=2, routed)           0.270     9.647    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X46Y16         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.778     5.778    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.778    
                         clock uncertainty           -0.172     5.606    
    SLICE_X35Y2          FDCE (Setup_fdce_C_D)       -0.159     5.447    <hidden>
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                 -4.200    

Slack (VIOLATED) :        -4.008ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.647ns  (logic 0.379ns (58.569%)  route 0.268ns (41.431%))
  Logic Levels:           0  
  Clock Path Skew:        -3.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 5.873 - 5.000 ) 
    Source Clock Delay      (SCD):    4.229ns = ( 9.029 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.530     9.029    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.379     9.408 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.268     9.677    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X46Y16         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.873     5.873    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.873    
                         clock uncertainty           -0.172     5.701    
    SLICE_X37Y4          FDCE (Setup_fdce_C_D)       -0.032     5.669    <hidden>
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -4.008    

Slack (VIOLATED) :        -4.001ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.645ns  (logic 0.379ns (58.770%)  route 0.266ns (41.230%))
  Logic Levels:           0  
  Clock Path Skew:        -3.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 5.873 - 5.000 ) 
    Source Clock Delay      (SCD):    4.229ns = ( 9.029 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.530     9.029    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.379     9.408 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.266     9.674    <hidden>
    SLICE_X36Y4          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X46Y16         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.873     5.873    <hidden>
    SLICE_X36Y4          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.873    
                         clock uncertainty           -0.172     5.701    
    SLICE_X36Y4          FDCE (Setup_fdce_C_D)       -0.027     5.674    <hidden>
  -------------------------------------------------------------------
                         required time                          5.674    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                 -4.001    

Slack (VIOLATED) :        -3.998ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.645ns  (logic 0.379ns (58.770%)  route 0.266ns (41.230%))
  Logic Levels:           0  
  Clock Path Skew:        -3.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 5.873 - 5.000 ) 
    Source Clock Delay      (SCD):    4.229ns = ( 9.029 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.530     9.029    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.379     9.408 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=2, routed)           0.266     9.674    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X46Y16         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.873     5.873    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.873    
                         clock uncertainty           -0.172     5.701    
    SLICE_X37Y4          FDCE (Setup_fdce_C_D)       -0.024     5.677    <hidden>
  -------------------------------------------------------------------
                         required time                          5.677    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                 -3.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.841%)  route 0.121ns (46.159%))
  Logic Levels:           0  
  Clock Path Skew:        -1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.613ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.637     1.709    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.850 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=2, routed)           0.121     1.970    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.613     0.613    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.613    
                         clock uncertainty            0.172     0.785    
    SLICE_X37Y4          FDCE (Hold_fdce_C_D)         0.078     0.863    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.841%)  route 0.121ns (46.159%))
  Logic Levels:           0  
  Clock Path Skew:        -1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.613ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.637     1.709    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.850 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.121     1.970    <hidden>
    SLICE_X36Y4          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.613     0.613    <hidden>
    SLICE_X36Y4          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.613    
                         clock uncertainty            0.172     0.785    
    SLICE_X36Y4          FDCE (Hold_fdce_C_D)         0.076     0.861    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        -1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.613ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.637     1.709    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.850 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.122     1.972    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.613     0.613    <hidden>
    SLICE_X37Y4          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.613    
                         clock uncertainty            0.172     0.785    
    SLICE_X37Y4          FDCE (Hold_fdce_C_D)         0.075     0.860    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.248ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.903%)  route 0.114ns (47.097%))
  Logic Levels:           0  
  Clock Path Skew:        -1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.505ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.637     1.709    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.128     1.837 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/Q
                         net (fo=2, routed)           0.114     1.950    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.505     0.505    <hidden>
    SLICE_X35Y2          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.505    
                         clock uncertainty            0.172     0.677    
    SLICE_X35Y2          FDCE (Hold_fdce_C_D)         0.025     0.702    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  1.248    





---------------------------------------------------------------------------------------------------
From Clock:  tdc_diff_clock_clk_p
  To Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn

Setup :            4  Failing Endpoints,  Worst Slack       -4.109ns,  Total Violation      -16.282ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.109ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.644ns  (logic 0.379ns (58.841%)  route 0.265ns (41.159%))
  Logic Levels:           0  
  Clock Path Skew:        -3.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.596ns = ( 5.596 - 5.000 ) 
    Source Clock Delay      (SCD):    4.064ns = ( 8.864 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.365     8.864    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X71Y72         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.379     9.243 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=2, routed)           0.265     9.508    <hidden>
    SLICE_X71Y71         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X65Y63         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.596     5.596    <hidden>
    SLICE_X71Y71         FDPE                                         r  <hidden>
                         clock pessimism              0.000     5.596    
                         clock uncertainty           -0.172     5.424    
    SLICE_X71Y71         FDPE (Setup_fdpe_C_D)       -0.024     5.400    <hidden>
  -------------------------------------------------------------------
                         required time                          5.400    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                 -4.109    

Slack (VIOLATED) :        -4.065ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.650ns  (logic 0.379ns (58.286%)  route 0.271ns (41.714%))
  Logic Levels:           0  
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.650ns = ( 5.650 - 5.000 ) 
    Source Clock Delay      (SCD):    4.062ns = ( 8.862 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.363     8.862    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     9.241 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.271     9.512    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X65Y63         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.650     5.650    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.000     5.650    
                         clock uncertainty           -0.172     5.478    
    SLICE_X66Y72         FDPE (Setup_fdpe_C_D)       -0.031     5.447    <hidden>
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 -4.065    

Slack (VIOLATED) :        -4.060ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.674ns  (logic 0.379ns (56.212%)  route 0.295ns (43.788%))
  Logic Levels:           0  
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.650ns = ( 5.650 - 5.000 ) 
    Source Clock Delay      (SCD):    4.062ns = ( 8.862 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.363     8.862    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     9.241 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.295     9.536    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X65Y63         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.650     5.650    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.000     5.650    
                         clock uncertainty           -0.172     5.478    
    SLICE_X66Y72         FDPE (Setup_fdpe_C_D)       -0.002     5.476    <hidden>
  -------------------------------------------------------------------
                         required time                          5.476    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 -4.060    

Slack (VIOLATED) :        -4.048ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.662ns  (logic 0.379ns (57.256%)  route 0.283ns (42.744%))
  Logic Levels:           0  
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.650ns = ( 5.650 - 5.000 ) 
    Source Clock Delay      (SCD):    4.062ns = ( 8.862 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.363     8.862    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     9.241 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/Q
                         net (fo=2, routed)           0.283     9.524    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X65Y63         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.650     5.650    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.000     5.650    
                         clock uncertainty           -0.172     5.478    
    SLICE_X66Y72         FDPE (Setup_fdpe_C_D)       -0.002     5.476    <hidden>
  -------------------------------------------------------------------
                         required time                          5.476    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                 -4.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.159%)  route 0.124ns (46.841%))
  Logic Levels:           0  
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.556     1.627    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.141     1.768 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.124     1.892    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.454     0.454    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.000     0.454    
                         clock uncertainty            0.172     0.627    
    SLICE_X66Y72         FDPE (Hold_fdpe_C_D)         0.076     0.703    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.625%)  route 0.127ns (47.375%))
  Logic Levels:           0  
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.556     1.627    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.141     1.768 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/Q
                         net (fo=2, routed)           0.127     1.895    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.454     0.454    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.000     0.454    
                         clock uncertainty            0.172     0.627    
    SLICE_X66Y72         FDPE (Hold_fdpe_C_D)         0.064     0.691    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.567%)  route 0.127ns (47.433%))
  Logic Levels:           0  
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.556     1.627    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.141     1.768 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.127     1.895    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.454     0.454    <hidden>
    SLICE_X66Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.000     0.454    
                         clock uncertainty            0.172     0.627    
    SLICE_X66Y72         FDPE (Hold_fdpe_C_D)         0.064     0.691    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.229ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           0  
  Clock Path Skew:        -1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.558     1.629    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X71Y72         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=2, routed)           0.120     1.890    <hidden>
    SLICE_X71Y71         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.411     0.411    <hidden>
    SLICE_X71Y71         FDPE                                         r  <hidden>
                         clock pessimism              0.000     0.411    
                         clock uncertainty            0.172     0.583    
    SLICE_X71Y71         FDPE (Hold_fdpe_C_D)         0.078     0.661    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  1.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  ftdi_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[4]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 3.841ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.469     0.252    <hidden>
    OLOGIC_X0Y83         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         FDPE (Prop_fdpe_C_Q)         0.486     0.738 f  <hidden>
                         net (fo=1, routed)           0.001     0.739    FT245_data_iobuf_4/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.355     4.094 r  FT245_data_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.094    FT245_data_io[4]
    P16                                                               r  FT245_data_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[5]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 3.838ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.466     0.249    <hidden>
    OLOGIC_X0Y82         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         FDPE (Prop_fdpe_C_Q)         0.486     0.735 f  <hidden>
                         net (fo=1, routed)           0.001     0.736    FT245_data_iobuf_5/T
    R15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.352     4.088 r  FT245_data_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.088    FT245_data_io[5]
    R15                                                               r  FT245_data_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[6]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 3.838ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.466     0.249    <hidden>
    OLOGIC_X0Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         FDPE (Prop_fdpe_C_Q)         0.486     0.735 f  <hidden>
                         net (fo=1, routed)           0.001     0.736    FT245_data_iobuf_6/T
    R16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.352     4.088 r  FT245_data_iobuf_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.088    FT245_data_io[6]
    R16                                                               r  FT245_data_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[3]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 3.831ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.469     0.252    <hidden>
    OLOGIC_X0Y84         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         FDPE (Prop_fdpe_C_Q)         0.486     0.738 f  <hidden>
                         net (fo=1, routed)           0.001     0.739    FT245_data_iobuf_3/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.345     4.084 r  FT245_data_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.084    FT245_data_io[3]
    P15                                                               r  FT245_data_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[2]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 3.827ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.469     0.252    <hidden>
    OLOGIC_X0Y85         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         FDPE (Prop_fdpe_C_Q)         0.486     0.738 f  <hidden>
                         net (fo=1, routed)           0.001     0.739    FT245_data_iobuf_2/T
    N16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.341     4.080 r  FT245_data_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.080    FT245_data_io[2]
    N16                                                               r  FT245_data_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[0]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 3.827ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.469     0.252    <hidden>
    OLOGIC_X0Y86         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         FDPE (Prop_fdpe_C_Q)         0.486     0.738 f  <hidden>
                         net (fo=1, routed)           0.001     0.739    FT245_data_iobuf_0/T
    M16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.341     4.079 r  FT245_data_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     4.079    FT245_data_io[0]
    M16                                                               r  FT245_data_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[7]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 3.826ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.463     0.246    <hidden>
    OLOGIC_X0Y79         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         FDPE (Prop_fdpe_C_Q)         0.486     0.732 f  <hidden>
                         net (fo=1, routed)           0.001     0.733    FT245_data_iobuf_7/T
    T15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.340     4.073 r  FT245_data_iobuf_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.073    FT245_data_io[7]
    T15                                                               r  FT245_data_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[1]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 3.807ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.474     0.257    <hidden>
    OLOGIC_X0Y93         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y93         FDPE (Prop_fdpe_C_Q)         0.486     0.743 f  <hidden>
                         net (fo=1, routed)           0.001     0.744    FT245_data_iobuf_1/T
    M15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.321     4.065 r  FT245_data_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.065    FT245_data_io[1]
    M15                                                               r  FT245_data_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.065    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_oe
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 3.754ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.463     0.246    <hidden>
    OLOGIC_X0Y69         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         FDPE (Prop_fdpe_C_Q)         0.418     0.664 r  <hidden>
                         net (fo=1, routed)           0.001     0.665    FT245_oe_OBUF
    T12                  OBUF (Prop_obuf_I_O)         3.336     4.001 r  FT245_oe_OBUF_inst/O
                         net (fo=0)                   0.000     4.001    FT245_oe
    T12                                                               r  FT245_oe (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_rd
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 3.732ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.460     0.243    <hidden>
    OLOGIC_X0Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y75         FDPE (Prop_fdpe_C_Q)         0.418     0.661 r  <hidden>
                         net (fo=1, routed)           0.001     0.662    FT245_rd_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.314     3.976 r  FT245_rd_OBUF_inst/O
                         net (fo=0)                   0.000     3.976    FT245_rd
    P14                                                               r  FT245_rd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  4.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[7]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.589    -0.127    <hidden>
    OLOGIC_X0Y79         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         FDPE (Prop_fdpe_C_Q)         0.192     0.065 r  <hidden>
                         net (fo=1, routed)           0.001     0.066    FT245_data_iobuf_7/T
    T15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.890 r  FT245_data_iobuf_7/OBUFT/O
                         net (fo=1, unset)            0.000     0.890    FT245_data_io[7]
    T15                                                               r  FT245_data_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[5]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.591    -0.125    <hidden>
    OLOGIC_X0Y82         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         FDPE (Prop_fdpe_C_Q)         0.192     0.067 r  <hidden>
                         net (fo=1, routed)           0.001     0.068    FT245_data_iobuf_5/T
    R15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.892 r  FT245_data_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     0.892    FT245_data_io[5]
    R15                                                               r  FT245_data_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[6]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.591    -0.125    <hidden>
    OLOGIC_X0Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         FDPE (Prop_fdpe_C_Q)         0.192     0.067 r  <hidden>
                         net (fo=1, routed)           0.001     0.068    FT245_data_iobuf_6/T
    R16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.892 r  FT245_data_iobuf_6/OBUFT/O
                         net (fo=1, unset)            0.000     0.892    FT245_data_io[6]
    R16                                                               r  FT245_data_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[0]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.592    -0.124    <hidden>
    OLOGIC_X0Y86         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         FDPE (Prop_fdpe_C_Q)         0.192     0.068 r  <hidden>
                         net (fo=1, routed)           0.001     0.069    FT245_data_iobuf_0/T
    M16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.893 r  FT245_data_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     0.893    FT245_data_io[0]
    M16                                                               r  FT245_data_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[2]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.592    -0.124    <hidden>
    OLOGIC_X0Y85         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         FDPE (Prop_fdpe_C_Q)         0.192     0.068 r  <hidden>
                         net (fo=1, routed)           0.001     0.069    FT245_data_iobuf_2/T
    N16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.893 r  FT245_data_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     0.893    FT245_data_io[2]
    N16                                                               r  FT245_data_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[3]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.592    -0.124    <hidden>
    OLOGIC_X0Y84         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         FDPE (Prop_fdpe_C_Q)         0.192     0.068 r  <hidden>
                         net (fo=1, routed)           0.001     0.069    FT245_data_iobuf_3/T
    P15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.893 r  FT245_data_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     0.893    FT245_data_io[3]
    P15                                                               r  FT245_data_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[4]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.592    -0.124    <hidden>
    OLOGIC_X0Y83         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         FDPE (Prop_fdpe_C_Q)         0.192     0.068 r  <hidden>
                         net (fo=1, routed)           0.001     0.069    FT245_data_iobuf_4/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.893 r  FT245_data_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     0.893    FT245_data_io[4]
    P16                                                               r  FT245_data_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[1]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.594    -0.122    <hidden>
    OLOGIC_X0Y93         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y93         FDPE (Prop_fdpe_C_Q)         0.192     0.070 r  <hidden>
                         net (fo=1, routed)           0.001     0.071    FT245_data_iobuf_1/T
    M15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.895 r  FT245_data_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     0.895    FT245_data_io[1]
    M15                                                               r  FT245_data_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_wr
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 1.435ns (99.930%)  route 0.001ns (0.070%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.589    -0.127    <hidden>
    OLOGIC_X0Y80         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         FDPE (Prop_fdpe_C_Q)         0.177     0.050 r  <hidden>
                         net (fo=1, routed)           0.001     0.051    FT245_wr_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.258     1.309 r  FT245_wr_OBUF_inst/O
                         net (fo=0)                   0.000     1.309    FT245_wr
    T14                                                               r  FT245_wr (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_rd
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 1.446ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.129ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.587    -0.129    <hidden>
    OLOGIC_X0Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y75         FDPE (Prop_fdpe_C_Q)         0.177     0.048 r  <hidden>
                         net (fo=1, routed)           0.001     0.049    FT245_rd_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.269     1.318 r  FT245_rd_OBUF_inst/O
                         net (fo=0)                   0.000     1.318    FT245_rd
    P14                                                               r  FT245_rd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  1.078    





---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clock
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 FT245_txe
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 1.467ns (58.039%)  route 1.061ns (41.961%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.440ns = ( 16.227 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    R12                                               0.000     7.000 r  FT245_txe (IN)
                         net (fo=0)                   0.000     7.000    FT245_txe
    R12                  IBUF (Prop_ibuf_I_O)         1.467     8.467 r  FT245_txe_IBUF_inst/O
                         net (fo=1, routed)           1.061     9.528    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.346    16.227    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
                         clock pessimism              0.000    16.227    
                         clock uncertainty           -0.240    15.986    
    SLICE_X0Y59          FDPE (Setup_fdpe_C_D)       -0.059    15.927    <hidden>
  -------------------------------------------------------------------
                         required time                         15.927    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 FT245_rxf
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 1.456ns (61.505%)  route 0.911ns (38.495%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.440ns = ( 16.227 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    T13                                               0.000     7.000 r  FT245_rxf (IN)
                         net (fo=0)                   0.000     7.000    FT245_rxf
    T13                  IBUF (Prop_ibuf_I_O)         1.456     8.456 r  FT245_rxf_IBUF_inst/O
                         net (fo=1, routed)           0.911     9.367    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.346    16.227    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
                         clock pessimism              0.000    16.227    
                         clock uncertainty           -0.240    15.986    
    SLICE_X0Y59          FDPE (Setup_fdpe_C_D)       -0.047    15.939    <hidden>
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 FT245_data_io[5]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 1.451ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.464ns = ( 16.203 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    R15                                               0.000     7.000 r  FT245_data_io[5] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_5/IO
    R15                  IBUF (Prop_ibuf_I_O)         1.451     8.451 r  FT245_data_iobuf_5/IBUF/O
                         net (fo=1, routed)           0.000     8.451    <hidden>
    ILOGIC_X0Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.322    16.203    <hidden>
    ILOGIC_X0Y82         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.203    
                         clock uncertainty           -0.240    15.963    
    ILOGIC_X0Y82         FDRE (Setup_fdre_C_D)       -0.012    15.951    <hidden>
  -------------------------------------------------------------------
                         required time                         15.951    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 FT245_data_io[6]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 1.451ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.464ns = ( 16.203 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    R16                                               0.000     7.000 r  FT245_data_io[6] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_6/IO
    R16                  IBUF (Prop_ibuf_I_O)         1.451     8.451 r  FT245_data_iobuf_6/IBUF/O
                         net (fo=1, routed)           0.000     8.451    <hidden>
    ILOGIC_X0Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.322    16.203    <hidden>
    ILOGIC_X0Y81         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.203    
                         clock uncertainty           -0.240    15.963    
    ILOGIC_X0Y81         FDRE (Setup_fdre_C_D)       -0.012    15.951    <hidden>
  -------------------------------------------------------------------
                         required time                         15.951    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 FT245_data_io[4]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 1.454ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    P16                                               0.000     7.000 r  FT245_data_io[4] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_4/IO
    P16                  IBUF (Prop_ibuf_I_O)         1.454     8.454 r  FT245_data_iobuf_4/IBUF/O
                         net (fo=1, routed)           0.000     8.454    <hidden>
    ILOGIC_X0Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    ILOGIC_X0Y83         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.206    
                         clock uncertainty           -0.240    15.966    
    ILOGIC_X0Y83         FDRE (Setup_fdre_C_D)       -0.012    15.954    <hidden>
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.509ns  (required time - arrival time)
  Source:                 FT245_data_io[7]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 1.439ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.467ns = ( 16.200 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    T15                                               0.000     7.000 r  FT245_data_io[7] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_7/IO
    T15                  IBUF (Prop_ibuf_I_O)         1.439     8.439 r  FT245_data_iobuf_7/IBUF/O
                         net (fo=1, routed)           0.000     8.439    <hidden>
    ILOGIC_X0Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.320    16.200    <hidden>
    ILOGIC_X0Y79         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.200    
                         clock uncertainty           -0.240    15.960    
    ILOGIC_X0Y79         FDRE (Setup_fdre_C_D)       -0.012    15.948    <hidden>
  -------------------------------------------------------------------
                         required time                         15.948    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  7.509    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 FT245_data_io[3]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 1.444ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    P15                                               0.000     7.000 r  FT245_data_io[3] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_3/IO
    P15                  IBUF (Prop_ibuf_I_O)         1.444     8.444 r  FT245_data_iobuf_3/IBUF/O
                         net (fo=1, routed)           0.000     8.444    <hidden>
    ILOGIC_X0Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    ILOGIC_X0Y84         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.206    
                         clock uncertainty           -0.240    15.966    
    ILOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.012    15.954    <hidden>
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 FT245_data_io[2]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 1.440ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    N16                                               0.000     7.000 r  FT245_data_io[2] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         1.440     8.440 r  FT245_data_iobuf_2/IBUF/O
                         net (fo=1, routed)           0.000     8.440    <hidden>
    ILOGIC_X0Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    ILOGIC_X0Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.206    
                         clock uncertainty           -0.240    15.966    
    ILOGIC_X0Y85         FDRE (Setup_fdre_C_D)       -0.012    15.954    <hidden>
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 FT245_data_io[0]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 1.440ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    M16                                               0.000     7.000 r  FT245_data_io[0] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_0/IO
    M16                  IBUF (Prop_ibuf_I_O)         1.440     8.440 r  FT245_data_iobuf_0/IBUF/O
                         net (fo=1, routed)           0.000     8.440    <hidden>
    ILOGIC_X0Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    ILOGIC_X0Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.206    
                         clock uncertainty           -0.240    15.966    
    ILOGIC_X0Y86         FDRE (Setup_fdre_C_D)       -0.012    15.954    <hidden>
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 FT245_data_io[1]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 1.420ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 16.210 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    M15                                               0.000     7.000 r  FT245_data_io[1] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_1/IO
    M15                  IBUF (Prop_ibuf_I_O)         1.420     8.420 r  FT245_data_iobuf_1/IBUF/O
                         net (fo=1, routed)           0.000     8.420    <hidden>
    ILOGIC_X0Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.330    16.210    <hidden>
    ILOGIC_X0Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.210    
                         clock uncertainty           -0.240    15.970    
    ILOGIC_X0Y93         FDRE (Setup_fdre_C_D)       -0.012    15.958    <hidden>
  -------------------------------------------------------------------
                         required time                         15.958    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  7.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.182ns  (arrival time - required time)
  Source:                 FT245_data_io[1]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.257ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    M15                                               0.000     1.000 r  FT245_data_io[1] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_1/IO
    M15                  IBUF (Prop_ibuf_I_O)         0.257     1.257 r  FT245_data_iobuf_1/IBUF/O
                         net (fo=1, routed)           0.000     1.257    <hidden>
    ILOGIC_X0Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.867    -0.234    <hidden>
    ILOGIC_X0Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.234    
                         clock uncertainty            0.240     0.006    
    ILOGIC_X0Y93         FDRE (Hold_fdre_C_D)         0.068     0.074    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 FT245_data_io[0]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    M16                                               0.000     1.000 r  FT245_data_io[0] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_0/IO
    M16                  IBUF (Prop_ibuf_I_O)         0.276     1.276 r  FT245_data_iobuf_0/IBUF/O
                         net (fo=1, routed)           0.000     1.276    <hidden>
    ILOGIC_X0Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    <hidden>
    ILOGIC_X0Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.236    
                         clock uncertainty            0.240     0.004    
    ILOGIC_X0Y86         FDRE (Hold_fdre_C_D)         0.068     0.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 FT245_data_io[2]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    N16                                               0.000     1.000 r  FT245_data_io[2] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         0.276     1.276 r  FT245_data_iobuf_2/IBUF/O
                         net (fo=1, routed)           0.000     1.276    <hidden>
    ILOGIC_X0Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    <hidden>
    ILOGIC_X0Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.236    
                         clock uncertainty            0.240     0.004    
    ILOGIC_X0Y85         FDRE (Hold_fdre_C_D)         0.068     0.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.207ns  (arrival time - required time)
  Source:                 FT245_data_io[7]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.275ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T15                                               0.000     1.000 r  FT245_data_io[7] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_7/IO
    T15                  IBUF (Prop_ibuf_I_O)         0.275     1.275 r  FT245_data_iobuf_7/IBUF/O
                         net (fo=1, routed)           0.000     1.275    <hidden>
    ILOGIC_X0Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.861    -0.240    <hidden>
    ILOGIC_X0Y79         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.240    
                         clock uncertainty            0.240     0.000    
    ILOGIC_X0Y79         FDRE (Hold_fdre_C_D)         0.068     0.068    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 FT245_data_io[3]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.281ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    P15                                               0.000     1.000 r  FT245_data_io[3] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_3/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.281     1.281 r  FT245_data_iobuf_3/IBUF/O
                         net (fo=1, routed)           0.000     1.281    <hidden>
    ILOGIC_X0Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    <hidden>
    ILOGIC_X0Y84         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.236    
                         clock uncertainty            0.240     0.004    
    ILOGIC_X0Y84         FDRE (Hold_fdre_C_D)         0.068     0.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 FT245_data_io[6]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.288ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    R16                                               0.000     1.000 r  FT245_data_io[6] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_6/IO
    R16                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  FT245_data_iobuf_6/IBUF/O
                         net (fo=1, routed)           0.000     1.288    <hidden>
    ILOGIC_X0Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.863    -0.238    <hidden>
    ILOGIC_X0Y81         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.238    
                         clock uncertainty            0.240     0.002    
    ILOGIC_X0Y81         FDRE (Hold_fdre_C_D)         0.068     0.070    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 FT245_data_io[5]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.288ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    R15                                               0.000     1.000 r  FT245_data_io[5] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_5/IO
    R15                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  FT245_data_iobuf_5/IBUF/O
                         net (fo=1, routed)           0.000     1.288    <hidden>
    ILOGIC_X0Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.863    -0.238    <hidden>
    ILOGIC_X0Y82         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.238    
                         clock uncertainty            0.240     0.002    
    ILOGIC_X0Y82         FDRE (Hold_fdre_C_D)         0.068     0.070    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 FT245_data_io[4]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.290ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    P16                                               0.000     1.000 r  FT245_data_io[4] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_4/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.290     1.290 r  FT245_data_iobuf_4/IBUF/O
                         net (fo=1, routed)           0.000     1.290    <hidden>
    ILOGIC_X0Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    <hidden>
    ILOGIC_X0Y83         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.236    
                         clock uncertainty            0.240     0.004    
    ILOGIC_X0Y83         FDRE (Hold_fdre_C_D)         0.068     0.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.621ns  (arrival time - required time)
  Source:                 FT245_rxf
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.292ns (41.489%)  route 0.412ns (58.511%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T13                                               0.000     1.000 r  FT245_rxf (IN)
                         net (fo=0)                   0.000     1.000    FT245_rxf
    T13                  IBUF (Prop_ibuf_I_O)         0.292     1.292 r  FT245_rxf_IBUF_inst/O
                         net (fo=1, routed)           0.412     1.705    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.874    -0.227    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
                         clock pessimism              0.000    -0.227    
                         clock uncertainty            0.240     0.013    
    SLICE_X0Y59          FDPE (Hold_fdpe_C_D)         0.070     0.083    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 FT245_txe
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.304ns (37.143%)  route 0.514ns (62.857%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    R12                                               0.000     1.000 r  FT245_txe (IN)
                         net (fo=0)                   0.000     1.000    FT245_txe
    R12                  IBUF (Prop_ibuf_I_O)         0.304     1.304 r  FT245_txe_IBUF_inst/O
                         net (fo=1, routed)           0.514     1.817    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.874    -0.227    <hidden>
    SLICE_X0Y59          FDPE                                         r  <hidden>
                         clock pessimism              0.000    -0.227    
                         clock uncertainty            0.240     0.013    
    SLICE_X0Y59          FDPE (Hold_fdpe_C_D)         0.066     0.079    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  1.738    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.859ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.069ns  (logic 0.433ns (40.523%)  route 0.636ns (59.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.636     1.069    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X5Y9           FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)       -0.072     9.928    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.928    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.848ns  (logic 0.348ns (41.046%)  route 0.500ns (58.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.500     0.848    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X2Y30          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)       -0.165     9.835    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.835    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             9.042ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.756ns  (logic 0.398ns (52.673%)  route 0.358ns (47.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.358     0.756    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X5Y10          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y10          FDRE (Setup_fdre_C_D)       -0.202     9.798    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  9.042    

Slack (MET) :             9.060ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.737ns  (logic 0.398ns (54.019%)  route 0.339ns (45.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.339     0.737    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X5Y10          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y10          FDRE (Setup_fdre_C_D)       -0.203     9.797    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.797    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  9.060    

Slack (MET) :             9.066ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.734ns  (logic 0.398ns (54.206%)  route 0.336ns (45.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.336     0.734    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X5Y9           FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)       -0.200     9.800    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                  9.066    

Slack (MET) :             9.089ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.701ns  (logic 0.348ns (49.647%)  route 0.353ns (50.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8                                        0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.353     0.701    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X5Y9           FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)       -0.210     9.790    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  9.089    

Slack (MET) :             9.109ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.860ns  (logic 0.379ns (44.054%)  route 0.481ns (55.946%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.481     0.860    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X2Y31          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)       -0.031     9.969    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  9.109    

Slack (MET) :             9.113ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.721ns  (logic 0.348ns (48.268%)  route 0.373ns (51.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.373     0.721    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X2Y30          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)       -0.166     9.834    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  9.113    

Slack (MET) :             9.117ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.713ns  (logic 0.348ns (48.840%)  route 0.365ns (51.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.365     0.713    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y30          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)       -0.170     9.830    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  9.117    

Slack (MET) :             9.122ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.714ns  (logic 0.348ns (48.759%)  route 0.366ns (51.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.366     0.714    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X2Y31          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)       -0.164     9.836    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.836    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                  9.122    





---------------------------------------------------------------------------------------------------
From Clock:  aclk
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 1.287ns (23.979%)  route 4.080ns (76.021%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.370     1.370    <hidden>
    SLICE_X33Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.379     1.749 f  <hidden>
                         net (fo=28, routed)          0.717     2.465    <hidden>
    SLICE_X32Y73         LUT4 (Prop_lut4_I1_O)        0.105     2.570 r  <hidden>
                         net (fo=3, routed)           0.437     3.008    <hidden>
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.108     3.116 r  <hidden>
                         net (fo=2, routed)           0.589     3.705    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y73         LUT5 (Prop_lut5_I2_O)        0.275     3.980 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.240     4.219    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     4.324 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.326     4.650    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.457     5.212    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.105     5.317 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.500     5.816    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.105     5.921 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.816     6.737    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X28Y64         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.270     8.495    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X28Y64         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[1]/C
                         clock pessimism              0.067     8.562    
                         clock uncertainty           -0.074     8.488    
    SLICE_X28Y64         FDRE (Setup_fdre_C_CE)      -0.168     8.320    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 1.287ns (23.979%)  route 4.080ns (76.021%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.370     1.370    <hidden>
    SLICE_X33Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.379     1.749 f  <hidden>
                         net (fo=28, routed)          0.717     2.465    <hidden>
    SLICE_X32Y73         LUT4 (Prop_lut4_I1_O)        0.105     2.570 r  <hidden>
                         net (fo=3, routed)           0.437     3.008    <hidden>
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.108     3.116 r  <hidden>
                         net (fo=2, routed)           0.589     3.705    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y73         LUT5 (Prop_lut5_I2_O)        0.275     3.980 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.240     4.219    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     4.324 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.326     4.650    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.457     5.212    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.105     5.317 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.500     5.816    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.105     5.921 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.816     6.737    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X28Y64         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.270     8.495    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X28Y64         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[2]/C
                         clock pessimism              0.067     8.562    
                         clock uncertainty           -0.074     8.488    
    SLICE_X28Y64         FDRE (Setup_fdre_C_CE)      -0.168     8.320    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 1.287ns (23.979%)  route 4.080ns (76.021%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.370     1.370    <hidden>
    SLICE_X33Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.379     1.749 f  <hidden>
                         net (fo=28, routed)          0.717     2.465    <hidden>
    SLICE_X32Y73         LUT4 (Prop_lut4_I1_O)        0.105     2.570 r  <hidden>
                         net (fo=3, routed)           0.437     3.008    <hidden>
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.108     3.116 r  <hidden>
                         net (fo=2, routed)           0.589     3.705    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y73         LUT5 (Prop_lut5_I2_O)        0.275     3.980 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.240     4.219    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     4.324 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.326     4.650    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.457     5.212    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.105     5.317 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.500     5.816    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.105     5.921 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.816     6.737    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X28Y64         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.270     8.495    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X28Y64         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]/C
                         clock pessimism              0.067     8.562    
                         clock uncertainty           -0.074     8.488    
    SLICE_X28Y64         FDRE (Setup_fdre_C_CE)      -0.168     8.320    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 1.287ns (24.065%)  route 4.061ns (75.935%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.370     1.370    <hidden>
    SLICE_X33Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.379     1.749 f  <hidden>
                         net (fo=28, routed)          0.717     2.465    <hidden>
    SLICE_X32Y73         LUT4 (Prop_lut4_I1_O)        0.105     2.570 r  <hidden>
                         net (fo=3, routed)           0.437     3.008    <hidden>
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.108     3.116 r  <hidden>
                         net (fo=2, routed)           0.589     3.705    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y73         LUT5 (Prop_lut5_I2_O)        0.275     3.980 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.240     4.219    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     4.324 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.326     4.650    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.457     5.212    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.105     5.317 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.500     5.816    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.105     5.921 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.796     6.718    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X28Y70         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.265     8.490    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X28Y70         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/C
                         clock pessimism              0.067     8.557    
                         clock uncertainty           -0.074     8.483    
    SLICE_X28Y70         FDRE (Setup_fdre_C_CE)      -0.168     8.315    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 1.287ns (24.065%)  route 4.061ns (75.935%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.370     1.370    <hidden>
    SLICE_X33Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.379     1.749 f  <hidden>
                         net (fo=28, routed)          0.717     2.465    <hidden>
    SLICE_X32Y73         LUT4 (Prop_lut4_I1_O)        0.105     2.570 r  <hidden>
                         net (fo=3, routed)           0.437     3.008    <hidden>
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.108     3.116 r  <hidden>
                         net (fo=2, routed)           0.589     3.705    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y73         LUT5 (Prop_lut5_I2_O)        0.275     3.980 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.240     4.219    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     4.324 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.326     4.650    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.457     5.212    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.105     5.317 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.500     5.816    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.105     5.921 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.796     6.718    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X28Y70         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.265     8.490    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X28Y70         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/C
                         clock pessimism              0.067     8.557    
                         clock uncertainty           -0.074     8.483    
    SLICE_X28Y70         FDRE (Setup_fdre_C_CE)      -0.168     8.315    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 1.287ns (24.065%)  route 4.061ns (75.935%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.370     1.370    <hidden>
    SLICE_X33Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.379     1.749 f  <hidden>
                         net (fo=28, routed)          0.717     2.465    <hidden>
    SLICE_X32Y73         LUT4 (Prop_lut4_I1_O)        0.105     2.570 r  <hidden>
                         net (fo=3, routed)           0.437     3.008    <hidden>
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.108     3.116 r  <hidden>
                         net (fo=2, routed)           0.589     3.705    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y73         LUT5 (Prop_lut5_I2_O)        0.275     3.980 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.240     4.219    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     4.324 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.326     4.650    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.457     5.212    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.105     5.317 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.500     5.816    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.105     5.921 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.796     6.718    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X28Y70         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.265     8.490    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X28Y70         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]/C
                         clock pessimism              0.067     8.557    
                         clock uncertainty           -0.074     8.483    
    SLICE_X28Y70         FDRE (Setup_fdre_C_CE)      -0.168     8.315    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 1.287ns (24.065%)  route 4.061ns (75.935%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.370     1.370    <hidden>
    SLICE_X33Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.379     1.749 f  <hidden>
                         net (fo=28, routed)          0.717     2.465    <hidden>
    SLICE_X32Y73         LUT4 (Prop_lut4_I1_O)        0.105     2.570 r  <hidden>
                         net (fo=3, routed)           0.437     3.008    <hidden>
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.108     3.116 r  <hidden>
                         net (fo=2, routed)           0.589     3.705    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y73         LUT5 (Prop_lut5_I2_O)        0.275     3.980 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.240     4.219    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     4.324 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.326     4.650    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.457     5.212    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.105     5.317 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.500     5.816    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.105     5.921 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.796     6.718    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X28Y70         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.265     8.490    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X28Y70         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[29]/C
                         clock pessimism              0.067     8.557    
                         clock uncertainty           -0.074     8.483    
    SLICE_X28Y70         FDRE (Setup_fdre_C_CE)      -0.168     8.315    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.287ns (24.092%)  route 4.055ns (75.908%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.370     1.370    <hidden>
    SLICE_X33Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.379     1.749 f  <hidden>
                         net (fo=28, routed)          0.717     2.465    <hidden>
    SLICE_X32Y73         LUT4 (Prop_lut4_I1_O)        0.105     2.570 r  <hidden>
                         net (fo=3, routed)           0.437     3.008    <hidden>
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.108     3.116 r  <hidden>
                         net (fo=2, routed)           0.589     3.705    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y73         LUT5 (Prop_lut5_I2_O)        0.275     3.980 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.240     4.219    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     4.324 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.326     4.650    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.457     5.212    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.105     5.317 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.500     5.816    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.105     5.921 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.791     6.712    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X32Y70         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.264     8.489    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X32Y70         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[27]/C
                         clock pessimism              0.084     8.573    
                         clock uncertainty           -0.074     8.499    
    SLICE_X32Y70         FDRE (Setup_fdre_C_CE)      -0.168     8.331    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[27]
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 1.290ns (24.393%)  route 3.998ns (75.607%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.370     1.370    <hidden>
    SLICE_X33Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.379     1.749 f  <hidden>
                         net (fo=28, routed)          0.717     2.465    <hidden>
    SLICE_X32Y73         LUT4 (Prop_lut4_I1_O)        0.105     2.570 r  <hidden>
                         net (fo=3, routed)           0.437     3.008    <hidden>
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.108     3.116 r  <hidden>
                         net (fo=2, routed)           0.589     3.705    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y73         LUT5 (Prop_lut5_I2_O)        0.275     3.980 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.240     4.219    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     4.324 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.326     4.650    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.457     5.212    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.105     5.317 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.802     6.119    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X28Y61         LUT5 (Prop_lut5_I0_O)        0.108     6.227 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup_i_1__2/O
                         net (fo=2, routed)           0.432     6.658    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup_i_1__2_n_0
    SLICE_X29Y61         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.272     8.497    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X29Y61         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg/C
                         clock pessimism              0.067     8.564    
                         clock uncertainty           -0.074     8.490    
    SLICE_X29Y61         FDRE (Setup_fdre_C_D)       -0.206     8.284    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 1.287ns (24.271%)  route 4.016ns (75.729%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.370     1.370    <hidden>
    SLICE_X33Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.379     1.749 f  <hidden>
                         net (fo=28, routed)          0.717     2.465    <hidden>
    SLICE_X32Y73         LUT4 (Prop_lut4_I1_O)        0.105     2.570 r  <hidden>
                         net (fo=3, routed)           0.437     3.008    <hidden>
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.108     3.116 r  <hidden>
                         net (fo=2, routed)           0.589     3.705    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y73         LUT5 (Prop_lut5_I2_O)        0.275     3.980 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.240     4.219    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     4.324 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.326     4.650    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.457     5.212    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.105     5.317 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.500     5.816    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.105     5.921 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.751     6.672    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X28Y67         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.268     8.493    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X28Y67         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[15]/C
                         clock pessimism              0.067     8.560    
                         clock uncertainty           -0.074     8.486    
    SLICE_X28Y67         FDRE (Setup_fdre_C_CE)      -0.168     8.318    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[15]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                  1.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.873%)  route 0.228ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        -1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.565     0.565    <hidden>
    SLICE_X46Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  <hidden>
                         net (fo=3, routed)           0.228     0.956    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[2]
    SLICE_X52Y58         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.833    -0.856    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X52Y58         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[2]/C
                         clock pessimism             -0.005    -0.861    
                         clock uncertainty            0.074    -0.787    
    SLICE_X52Y58         FDRE (Hold_fdre_C_D)         0.072    -0.715    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.328%)  route 0.314ns (65.672%))
  Logic Levels:           0  
  Clock Path Skew:        -1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    <hidden>
    SLICE_X34Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  <hidden>
                         net (fo=3, routed)           0.314     1.048    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[24]
    SLICE_X48Y47         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.908    -0.781    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X48Y47         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]/C
                         clock pessimism             -0.005    -0.786    
                         clock uncertainty            0.074    -0.712    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.071    -0.641    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.131%)  route 0.245ns (59.869%))
  Logic Levels:           0  
  Clock Path Skew:        -1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.566     0.566    <hidden>
    SLICE_X46Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  <hidden>
                         net (fo=3, routed)           0.245     0.974    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[1]
    SLICE_X52Y58         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.833    -0.856    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X52Y58         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[1]/C
                         clock pessimism             -0.005    -0.861    
                         clock uncertainty            0.074    -0.787    
    SLICE_X52Y58         FDRE (Hold_fdre_C_D)         0.070    -0.717    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.720ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.567%)  route 0.273ns (62.433%))
  Logic Levels:           0  
  Clock Path Skew:        -1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.566     0.566    <hidden>
    SLICE_X38Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  <hidden>
                         net (fo=3, routed)           0.273     1.002    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[5]
    SLICE_X52Y60         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.832    -0.857    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X52Y60         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/C
                         clock pessimism             -0.005    -0.862    
                         clock uncertainty            0.074    -0.788    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.070    -0.718    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.726ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.483%)  route 0.372ns (72.517%))
  Logic Levels:           0  
  Clock Path Skew:        -1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.569     0.569    <hidden>
    SLICE_X44Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  <hidden>
                         net (fo=3, routed)           0.372     1.082    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[6]
    SLICE_X52Y37         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.900    -0.789    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X52Y37         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[6]/C
                         clock pessimism             -0.005    -0.794    
                         clock uncertainty            0.074    -0.720    
    SLICE_X52Y37         FDRE (Hold_fdre_C_D)         0.075    -0.645    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.739ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        -1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.569     0.569    <hidden>
    SLICE_X44Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  <hidden>
                         net (fo=3, routed)           0.380     1.090    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[7]
    SLICE_X52Y37         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.900    -0.789    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X52Y37         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[7]/C
                         clock pessimism             -0.005    -0.794    
                         clock uncertainty            0.074    -0.720    
    SLICE_X52Y37         FDRE (Hold_fdre_C_D)         0.071    -0.649    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.631%)  route 0.296ns (64.369%))
  Logic Levels:           0  
  Clock Path Skew:        -1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.566     0.566    <hidden>
    SLICE_X46Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  <hidden>
                         net (fo=3, routed)           0.296     1.026    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[6]
    SLICE_X53Y58         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.833    -0.856    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X53Y58         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[6]/C
                         clock pessimism             -0.005    -0.861    
                         clock uncertainty            0.074    -0.787    
    SLICE_X53Y58         FDRE (Hold_fdre_C_D)         0.071    -0.716    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.751ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.929%)  route 0.383ns (73.071%))
  Logic Levels:           0  
  Clock Path Skew:        -1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.569     0.569    <hidden>
    SLICE_X45Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  <hidden>
                         net (fo=3, routed)           0.383     1.092    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[5]
    SLICE_X50Y37         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.901    -0.788    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X50Y37         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/C
                         clock pessimism             -0.005    -0.793    
                         clock uncertainty            0.074    -0.719    
    SLICE_X50Y37         FDRE (Hold_fdre_C_D)         0.060    -0.659    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.752ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (25.999%)  route 0.401ns (74.001%))
  Logic Levels:           0  
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.568     0.568    <hidden>
    SLICE_X44Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  <hidden>
                         net (fo=3, routed)           0.401     1.110    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[1]
    SLICE_X48Y47         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.908    -0.781    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X48Y47         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[1]/C
                         clock pessimism             -0.005    -0.786    
                         clock uncertainty            0.074    -0.712    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.070    -0.642    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.755ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.247%)  route 0.315ns (65.753%))
  Logic Levels:           0  
  Clock Path Skew:        -1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.565     0.565    <hidden>
    SLICE_X46Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  <hidden>
                         net (fo=3, routed)           0.315     1.043    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[3]
    SLICE_X53Y58         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.833    -0.856    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X53Y58         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/C
                         clock pessimism             -0.005    -0.861    
                         clock uncertainty            0.074    -0.787    
    SLICE_X53Y58         FDRE (Hold_fdre_C_D)         0.075    -0.712    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  1.755    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.572ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.572ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.935ns  (logic 0.398ns (42.551%)  route 0.537ns (57.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.537     0.935    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X6Y34          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X6Y34          FDRE (Setup_fdre_C_D)       -0.160    16.507    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.507    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 15.572    

Slack (MET) :             15.647ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.810ns  (logic 0.348ns (42.974%)  route 0.462ns (57.026%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.462     0.810    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X5Y34          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)       -0.210    16.457    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.457    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                 15.647    

Slack (MET) :             15.690ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.772ns  (logic 0.398ns (51.580%)  route 0.374ns (48.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.374     0.772    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X7Y35          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)       -0.205    16.462    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         16.462    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                 15.690    

Slack (MET) :             15.694ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.898ns  (logic 0.379ns (42.211%)  route 0.519ns (57.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9                                        0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.519     0.898    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y8           FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)       -0.075    16.592    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                 15.694    

Slack (MET) :             15.718ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.876ns  (logic 0.379ns (43.282%)  route 0.497ns (56.718%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8                                        0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.497     0.876    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X1Y8           FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)       -0.073    16.594    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                 15.718    

Slack (MET) :             15.725ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.733ns  (logic 0.348ns (47.492%)  route 0.385ns (52.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9                                        0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.385     0.733    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y7           FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)       -0.209    16.458    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.458    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                 15.725    

Slack (MET) :             15.732ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.860ns  (logic 0.379ns (44.057%)  route 0.481ns (55.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.481     0.860    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X5Y34          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)       -0.075    16.592    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 15.732    

Slack (MET) :             15.749ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.706ns  (logic 0.348ns (49.296%)  route 0.358ns (50.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8                                        0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.358     0.706    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X1Y8           FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)       -0.212    16.455    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         16.455    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                 15.749    

Slack (MET) :             15.753ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.842ns  (logic 0.379ns (44.993%)  route 0.463ns (55.007%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.463     0.842    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X5Y34          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)       -0.072    16.595    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         16.595    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 15.753    

Slack (MET) :             15.754ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.755ns  (logic 0.398ns (52.745%)  route 0.357ns (47.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.357     0.755    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X6Y34          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X6Y34          FDRE (Setup_fdre_C_D)       -0.158    16.509    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         16.509    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                 15.754    





---------------------------------------------------------------------------------------------------
From Clock:  tdc_diff_clock_clk_p
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.348ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        1.019ns  (logic 0.379ns (37.205%)  route 0.640ns (62.795%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.640     1.019    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X46Y49         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X46Y49         FDRE (Setup_fdre_C_D)       -0.033     2.367    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.367    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.828ns  (logic 0.348ns (42.011%)  route 0.480ns (57.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.480     0.828    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X36Y18         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X36Y18         FDRE (Setup_fdre_C_D)       -0.210     2.190    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.947ns  (logic 0.379ns (40.014%)  route 0.568ns (59.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.568     0.947    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X36Y18         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X36Y18         FDRE (Setup_fdre_C_D)       -0.075     2.325    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.866ns  (logic 0.379ns (43.779%)  route 0.487ns (56.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.487     0.866    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X49Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)       -0.075     2.325    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.862ns  (logic 0.379ns (43.950%)  route 0.483ns (56.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.483     0.862    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X36Y15         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X36Y15         FDRE (Setup_fdre_C_D)       -0.075     2.325    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.727ns  (logic 0.348ns (47.884%)  route 0.379ns (52.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.379     0.727    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X47Y50         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X47Y50         FDRE (Setup_fdre_C_D)       -0.210     2.190    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.858ns  (logic 0.379ns (44.162%)  route 0.479ns (55.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.479     0.858    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X47Y50         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X47Y50         FDRE (Setup_fdre_C_D)       -0.075     2.325    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.846ns  (logic 0.379ns (44.819%)  route 0.467ns (55.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.467     0.846    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X48Y31         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)       -0.075     2.325    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.845ns  (logic 0.379ns (44.859%)  route 0.466ns (55.141%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.466     0.845    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X49Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)       -0.073     2.327    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.327    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.843ns  (logic 0.379ns (44.982%)  route 0.464ns (55.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.464     0.843    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X45Y50         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)       -0.075     2.325    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                  1.482    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  To Clock:  tdc_diff_clock_clk_p

Setup :          966  Failing Endpoints,  Worst Slack      -14.783ns,  Total Violation    -9120.609ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.783ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[523]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.718ns  (logic 14.307ns (80.750%)  route 3.411ns (19.250%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 59.029 - 55.200 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 55.921 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X54Y34         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.921    55.921    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDCE (Prop_fdce_C_Q)         0.348    56.269 r  <hidden>
                         net (fo=1, routed)           1.054    57.323    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I5_O)        0.240    57.563 r  <hidden>
                         net (fo=2, routed)           1.678    59.241    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.720 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.722    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    61.974 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.976    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.228 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.230    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.482 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.484    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.736 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.738    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.990 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.992    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.244 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.246    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.498 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.500    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.752 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.754    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.006 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.008    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[43])
                                                      0.972    72.980 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[43]
                         net (fo=1, routed)           0.659    73.639    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[478]
    SLICE_X58Y55         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[523]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.263    59.029    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X58Y55         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[523]/C
                         clock pessimism              0.000    59.029    
                         clock uncertainty           -0.172    58.857    
    SLICE_X58Y55         FDRE (Setup_fdre_C_D)       -0.002    58.855    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[523]
  -------------------------------------------------------------------
                         required time                         58.855    
                         arrival time                         -73.639    
  -------------------------------------------------------------------
                         slack                                -14.783    

Slack (VIOLATED) :        -14.718ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[502]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.609ns  (logic 14.307ns (81.247%)  route 3.302ns (18.753%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 59.028 - 55.200 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 55.921 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X54Y34         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.921    55.921    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDCE (Prop_fdce_C_Q)         0.348    56.269 r  <hidden>
                         net (fo=1, routed)           1.054    57.323    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I5_O)        0.240    57.563 r  <hidden>
                         net (fo=2, routed)           1.678    59.241    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.720 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.722    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    61.974 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.976    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.228 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.230    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.482 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.484    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.736 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.738    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.990 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.992    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.244 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.246    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.498 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.500    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.752 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.754    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.006 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.008    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[22])
                                                      0.972    72.980 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[22]
                         net (fo=1, routed)           0.551    73.530    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[457]
    SLICE_X57Y55         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[502]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.262    59.028    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y55         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[502]/C
                         clock pessimism              0.000    59.028    
                         clock uncertainty           -0.172    58.856    
    SLICE_X57Y55         FDRE (Setup_fdre_C_D)       -0.044    58.812    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[502]
  -------------------------------------------------------------------
                         required time                         58.812    
                         arrival time                         -73.530    
  -------------------------------------------------------------------
                         slack                                -14.718    

Slack (VIOLATED) :        -14.697ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.560ns  (logic 14.307ns (81.476%)  route 3.253ns (18.524%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 59.028 - 55.200 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 55.921 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X54Y34         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.921    55.921    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDCE (Prop_fdce_C_Q)         0.348    56.269 r  <hidden>
                         net (fo=1, routed)           1.054    57.323    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I5_O)        0.240    57.563 r  <hidden>
                         net (fo=2, routed)           1.678    59.241    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.720 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.722    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    61.974 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.976    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.228 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.230    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.482 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.484    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.736 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.738    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.990 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.992    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.244 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.246    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.498 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.500    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.752 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.754    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.006 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.008    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[31])
                                                      0.972    72.980 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[31]
                         net (fo=1, routed)           0.501    73.481    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[466]
    SLICE_X57Y57         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.262    59.028    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y57         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[511]/C
                         clock pessimism              0.000    59.028    
                         clock uncertainty           -0.172    58.856    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)       -0.072    58.784    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[511]
  -------------------------------------------------------------------
                         required time                         58.784    
                         arrival time                         -73.481    
  -------------------------------------------------------------------
                         slack                                -14.697    

Slack (VIOLATED) :        -14.697ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[514]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.587ns  (logic 14.307ns (81.351%)  route 3.280ns (18.649%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 59.027 - 55.200 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 55.921 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X54Y34         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.921    55.921    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDCE (Prop_fdce_C_Q)         0.348    56.269 r  <hidden>
                         net (fo=1, routed)           1.054    57.323    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I5_O)        0.240    57.563 r  <hidden>
                         net (fo=2, routed)           1.678    59.241    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.720 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.722    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    61.974 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.976    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.228 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.230    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.482 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.484    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.736 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.738    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.990 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.992    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.244 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.246    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.498 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.500    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.752 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.754    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.006 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.008    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[34])
                                                      0.972    72.980 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[34]
                         net (fo=1, routed)           0.528    73.508    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[469]
    SLICE_X57Y58         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[514]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.261    59.027    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y58         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[514]/C
                         clock pessimism              0.000    59.027    
                         clock uncertainty           -0.172    58.855    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)       -0.044    58.811    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[514]
  -------------------------------------------------------------------
                         required time                         58.811    
                         arrival time                         -73.508    
  -------------------------------------------------------------------
                         slack                                -14.697    

Slack (VIOLATED) :        -14.683ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[517]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.601ns  (logic 14.307ns (81.285%)  route 3.294ns (18.715%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 59.028 - 55.200 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 55.921 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X54Y34         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.921    55.921    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDCE (Prop_fdce_C_Q)         0.348    56.269 r  <hidden>
                         net (fo=1, routed)           1.054    57.323    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I5_O)        0.240    57.563 r  <hidden>
                         net (fo=2, routed)           1.678    59.241    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.720 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.722    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    61.974 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.976    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.228 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.230    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.482 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.484    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.736 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.738    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.990 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.992    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.244 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.246    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.498 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.500    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.752 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.754    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.006 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.008    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[37])
                                                      0.972    72.980 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[37]
                         net (fo=1, routed)           0.542    73.522    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[472]
    SLICE_X58Y59         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[517]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.262    59.028    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X58Y59         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[517]/C
                         clock pessimism              0.000    59.028    
                         clock uncertainty           -0.172    58.856    
    SLICE_X58Y59         FDRE (Setup_fdre_C_D)       -0.017    58.839    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[517]
  -------------------------------------------------------------------
                         required time                         58.839    
                         arrival time                         -73.522    
  -------------------------------------------------------------------
                         slack                                -14.683    

Slack (VIOLATED) :        -14.681ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[526]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.588ns  (logic 14.307ns (81.347%)  route 3.281ns (18.653%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 59.027 - 55.200 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 55.921 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X54Y34         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.921    55.921    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDCE (Prop_fdce_C_Q)         0.348    56.269 r  <hidden>
                         net (fo=1, routed)           1.054    57.323    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I5_O)        0.240    57.563 r  <hidden>
                         net (fo=2, routed)           1.678    59.241    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.720 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.722    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    61.974 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.976    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.228 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.230    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.482 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.484    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.736 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.738    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.990 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.992    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.244 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.246    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.498 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.500    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.752 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.754    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.006 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.008    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[46])
                                                      0.972    72.980 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[46]
                         net (fo=1, routed)           0.529    73.509    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[481]
    SLICE_X57Y59         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[526]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.261    59.027    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y59         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[526]/C
                         clock pessimism              0.000    59.027    
                         clock uncertainty           -0.172    58.855    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)       -0.027    58.828    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[526]
  -------------------------------------------------------------------
                         required time                         58.828    
                         arrival time                         -73.509    
  -------------------------------------------------------------------
                         slack                                -14.681    

Slack (VIOLATED) :        -14.667ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[527]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.600ns  (logic 14.307ns (81.288%)  route 3.293ns (18.712%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 59.028 - 55.200 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 55.921 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X54Y34         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.921    55.921    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDCE (Prop_fdce_C_Q)         0.348    56.269 r  <hidden>
                         net (fo=1, routed)           1.054    57.323    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I5_O)        0.240    57.563 r  <hidden>
                         net (fo=2, routed)           1.678    59.241    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.720 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.722    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    61.974 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.976    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.228 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.230    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.482 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.484    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.736 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.738    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.990 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.992    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.244 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.246    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.498 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.500    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.752 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.754    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.006 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.008    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[47])
                                                      0.972    72.980 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[47]
                         net (fo=1, routed)           0.542    73.521    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[482]
    SLICE_X58Y59         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[527]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.262    59.028    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X58Y59         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[527]/C
                         clock pessimism              0.000    59.028    
                         clock uncertainty           -0.172    58.856    
    SLICE_X58Y59         FDRE (Setup_fdre_C_D)       -0.002    58.854    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[527]
  -------------------------------------------------------------------
                         required time                         58.854    
                         arrival time                         -73.522    
  -------------------------------------------------------------------
                         slack                                -14.667    

Slack (VIOLATED) :        -14.662ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.565ns  (logic 14.307ns (81.453%)  route 3.258ns (18.547%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 59.027 - 55.200 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 55.921 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X54Y34         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.921    55.921    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDCE (Prop_fdce_C_Q)         0.348    56.269 r  <hidden>
                         net (fo=1, routed)           1.054    57.323    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I5_O)        0.240    57.563 r  <hidden>
                         net (fo=2, routed)           1.678    59.241    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.720 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.722    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    61.974 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.976    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.228 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.230    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.482 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.484    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.736 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.738    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.990 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.992    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.244 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.246    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.498 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.500    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.752 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.754    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.006 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.008    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[18])
                                                      0.972    72.980 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[18]
                         net (fo=1, routed)           0.506    73.486    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[453]
    SLICE_X56Y59         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.261    59.027    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X56Y59         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/C
                         clock pessimism              0.000    59.027    
                         clock uncertainty           -0.172    58.855    
    SLICE_X56Y59         FDRE (Setup_fdre_C_D)       -0.031    58.824    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]
  -------------------------------------------------------------------
                         required time                         58.824    
                         arrival time                         -73.486    
  -------------------------------------------------------------------
                         slack                                -14.662    

Slack (VIOLATED) :        -14.654ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[524]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.584ns  (logic 14.307ns (81.365%)  route 3.277ns (18.635%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 59.027 - 55.200 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 55.921 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X54Y34         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.921    55.921    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDCE (Prop_fdce_C_Q)         0.348    56.269 r  <hidden>
                         net (fo=1, routed)           1.054    57.323    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I5_O)        0.240    57.563 r  <hidden>
                         net (fo=2, routed)           1.678    59.241    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.720 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.722    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    61.974 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.976    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.228 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.230    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.482 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.484    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.736 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.738    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.990 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.992    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.244 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.246    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.498 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.500    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.752 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.754    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.006 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.008    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[44])
                                                      0.972    72.980 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[44]
                         net (fo=1, routed)           0.525    73.505    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[479]
    SLICE_X56Y59         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[524]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.261    59.027    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X56Y59         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[524]/C
                         clock pessimism              0.000    59.027    
                         clock uncertainty           -0.172    58.855    
    SLICE_X56Y59         FDRE (Setup_fdre_C_D)       -0.004    58.851    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[524]
  -------------------------------------------------------------------
                         required time                         58.851    
                         arrival time                         -73.505    
  -------------------------------------------------------------------
                         slack                                -14.654    

Slack (VIOLATED) :        -14.598ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.462ns  (logic 14.307ns (81.934%)  route 3.155ns (18.066%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 59.029 - 55.200 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 55.921 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X54Y34         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.921    55.921    <hidden>
    SLICE_X71Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDCE (Prop_fdce_C_Q)         0.348    56.269 r  <hidden>
                         net (fo=1, routed)           1.054    57.323    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I5_O)        0.240    57.563 r  <hidden>
                         net (fo=2, routed)           1.678    59.241    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.720 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.722    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    61.974 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.976    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.228 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.230    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.482 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.484    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.736 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.738    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.990 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.992    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.244 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.246    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.498 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.500    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.752 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.754    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.006 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.008    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[26])
                                                      0.972    72.980 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[26]
                         net (fo=1, routed)           0.403    73.383    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[461]
    SLICE_X59Y56         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.263    59.029    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X59Y56         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[506]/C
                         clock pessimism              0.000    59.029    
                         clock uncertainty           -0.172    58.857    
    SLICE_X59Y56         FDRE (Setup_fdre_C_D)       -0.072    58.785    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[506]
  -------------------------------------------------------------------
                         required time                         58.785    
                         arrival time                         -73.383    
  -------------------------------------------------------------------
                         slack                                -14.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.393ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 0.785ns (13.221%)  route 5.152ns (86.779%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        4.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.567     1.567    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.084     1.651 r  <hidden>
                         net (fo=2, routed)           1.391     3.042    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_P[0])
                                                      0.701     3.743 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/P[0]
                         net (fo=1, routed)           2.195     5.937    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[0]
    SLICE_X69Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.515     4.214    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X69Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[0]/C
                         clock pessimism              0.000     4.214    
                         clock uncertainty            0.172     4.387    
    SLICE_X69Y32         FDRE (Hold_fdre_C_D)         0.158     4.545    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.545    
                         arrival time                           5.937    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.304ns (21.849%)  route 4.664ns (78.151%))
  Logic Levels:           3  (DSP48E1=2 LUT6=1)
  Clock Path Skew:        4.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.567     1.567    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.084     1.651 r  <hidden>
                         net (fo=2, routed)           1.391     3.042    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.706     3.748 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.750    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[26])
                                                      0.514     4.264 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/P[26]
                         net (fo=1, routed)           1.704     5.968    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[29]
    SLICE_X58Y23         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.502     4.201    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X58Y23         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[74]/C
                         clock pessimism              0.000     4.201    
                         clock uncertainty            0.172     4.374    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.191     4.565    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[74]
  -------------------------------------------------------------------
                         required time                         -4.565    
                         arrival time                           5.968    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.668ns (17.854%)  route 3.073ns (82.146%))
  Logic Levels:           3  (DSP48E1=2 LUT6=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.976     0.976    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.021 r  <hidden>
                         net (fo=2, routed)           0.965     1.986    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.347 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.349    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[19])
                                                      0.262     2.611 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/P[19]
                         net (fo=1, routed)           1.131     3.741    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[22]
    SLICE_X73Y27         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.917     2.081    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X73Y27         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[67]/C
                         clock pessimism              0.000     2.081    
                         clock uncertainty            0.172     2.253    
    SLICE_X73Y27         FDRE (Hold_fdre_C_D)         0.075     2.328    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[67]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 1.210ns (32.644%)  route 2.497ns (67.356%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.976     0.976    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.021 r  <hidden>
                         net (fo=2, routed)           0.965     1.986    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.347 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.349    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.620 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.676    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.947 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.949    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[21])
                                                      0.262     3.211 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[21]
                         net (fo=1, routed)           0.496     3.707    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[120]
    SLICE_X70Y34         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.904     2.068    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X70Y34         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[165]/C
                         clock pessimism              0.000     2.068    
                         clock uncertainty            0.172     2.240    
    SLICE_X70Y34         FDRE (Hold_fdre_C_D)         0.053     2.293    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[165]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           3.707    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.210ns (32.234%)  route 2.544ns (67.766%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.976     0.976    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.021 r  <hidden>
                         net (fo=2, routed)           0.965     1.986    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.347 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.349    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.620 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.676    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.947 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.949    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[31])
                                                      0.262     3.211 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[31]
                         net (fo=1, routed)           0.543     3.754    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[130]
    SLICE_X72Y35         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.925     2.089    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X72Y35         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[175]/C
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.172     2.261    
    SLICE_X72Y35         FDRE (Hold_fdre_C_D)         0.076     2.337    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[175]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.210ns (32.409%)  route 2.523ns (67.591%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.976     0.976    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.021 r  <hidden>
                         net (fo=2, routed)           0.965     1.986    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.347 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.349    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.620 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.676    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.947 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.949    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[15])
                                                      0.262     3.211 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[15]
                         net (fo=1, routed)           0.523     3.733    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[114]
    SLICE_X72Y35         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.925     2.089    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X72Y35         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[159]/C
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.172     2.261    
    SLICE_X72Y35         FDRE (Hold_fdre_C_D)         0.047     2.308    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[159]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           3.733    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.939ns (24.990%)  route 2.818ns (75.010%))
  Logic Levels:           4  (DSP48E1=3 LUT6=1)
  Clock Path Skew:        2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.976     0.976    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.021 r  <hidden>
                         net (fo=2, routed)           0.965     1.986    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.347 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.349    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.620 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.676    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[13])
                                                      0.262     2.938 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/P[13]
                         net (fo=1, routed)           0.820     3.757    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[64]
    SLICE_X76Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.922     2.086    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X76Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[109]/C
                         clock pessimism              0.000     2.086    
                         clock uncertainty            0.172     2.258    
    SLICE_X76Y32         FDRE (Hold_fdre_C_D)         0.064     2.322    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[109]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           3.757    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.939ns (25.067%)  route 2.807ns (74.933%))
  Logic Levels:           4  (DSP48E1=3 LUT6=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.976     0.976    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.021 r  <hidden>
                         net (fo=2, routed)           0.965     1.986    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.347 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.349    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.620 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.676    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[19])
                                                      0.262     2.938 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/P[19]
                         net (fo=1, routed)           0.808     3.746    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[70]
    SLICE_X76Y30         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.920     2.084    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X76Y30         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[115]/C
                         clock pessimism              0.000     2.084    
                         clock uncertainty            0.172     2.256    
    SLICE_X76Y30         FDRE (Hold_fdre_C_D)         0.052     2.308    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[115]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           3.746    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.440ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[184]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.210ns (32.472%)  route 2.516ns (67.528%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.976     0.976    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.021 r  <hidden>
                         net (fo=2, routed)           0.965     1.986    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.347 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.349    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.620 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.676    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.947 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.949    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[40])
                                                      0.262     3.211 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[40]
                         net (fo=1, routed)           0.516     3.726    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[139]
    SLICE_X62Y30         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.899     2.063    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X62Y30         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[184]/C
                         clock pessimism              0.000     2.063    
                         clock uncertainty            0.172     2.235    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.052     2.287    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[184]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 1.210ns (32.343%)  route 2.531ns (67.657%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X54Y34         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.976     0.976    <hidden>
    SLICE_X69Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.021 r  <hidden>
                         net (fo=2, routed)           0.965     1.986    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.347 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.349    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.620 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.676    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.947 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.949    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[3])
                                                      0.262     3.211 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[3]
                         net (fo=1, routed)           0.530     3.741    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[102]
    SLICE_X66Y33         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.903     2.067    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X66Y33         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[147]/C
                         clock pessimism              0.000     2.067    
                         clock uncertainty            0.172     2.239    
    SLICE_X66Y33         FDRE (Hold_fdre_C_D)         0.060     2.299    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[147]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  1.442    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  To Clock:  tdc_diff_clock_clk_p

Setup :          966  Failing Endpoints,  Worst Slack      -15.042ns,  Total Violation    -9200.591ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.042ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.065ns  (logic 14.203ns (78.620%)  route 3.862ns (21.380%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 59.157 - 55.200 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 55.930 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X46Y16         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.930    55.930    <hidden>
    SLICE_X36Y3          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.379    56.309 r  <hidden>
                         net (fo=1, routed)           1.243    57.552    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.105    57.657 r  <hidden>
                         net (fo=2, routed)           1.894    59.552    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.031 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.033    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.285 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.287    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.539 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.541    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.793 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.795    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.047 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.049    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.301 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.303    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.555 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.557    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.809 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.811    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.063 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.065    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.317 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    72.372    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[18])
                                                      0.972    73.344 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[18]
                         net (fo=1, routed)           0.651    73.995    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[453]
    SLICE_X58Y29         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.390    59.157    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X58Y29         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/C
                         clock pessimism              0.000    59.157    
                         clock uncertainty           -0.172    58.984    
    SLICE_X58Y29         FDRE (Setup_fdre_C_D)       -0.031    58.953    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]
  -------------------------------------------------------------------
                         required time                         58.953    
                         arrival time                         -73.995    
  -------------------------------------------------------------------
                         slack                                -15.042    

Slack (VIOLATED) :        -15.032ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[512]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.051ns  (logic 14.203ns (78.681%)  route 3.848ns (21.319%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 59.154 - 55.200 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 55.930 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X46Y16         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.930    55.930    <hidden>
    SLICE_X36Y3          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.379    56.309 r  <hidden>
                         net (fo=1, routed)           1.243    57.552    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.105    57.657 r  <hidden>
                         net (fo=2, routed)           1.894    59.552    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.031 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.033    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.285 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.287    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.539 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.541    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.793 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.795    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.047 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.049    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.301 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.303    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.555 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.557    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.809 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.811    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.063 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.065    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.317 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    72.372    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[32])
                                                      0.972    73.344 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[32]
                         net (fo=1, routed)           0.637    73.981    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[467]
    SLICE_X57Y28         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[512]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.387    59.154    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y28         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[512]/C
                         clock pessimism              0.000    59.154    
                         clock uncertainty           -0.172    58.981    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)       -0.032    58.949    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[512]
  -------------------------------------------------------------------
                         required time                         58.949    
                         arrival time                         -73.981    
  -------------------------------------------------------------------
                         slack                                -15.032    

Slack (VIOLATED) :        -15.030ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[499]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.054ns  (logic 14.203ns (78.671%)  route 3.851ns (21.329%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 59.157 - 55.200 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 55.930 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X46Y16         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.930    55.930    <hidden>
    SLICE_X36Y3          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.379    56.309 r  <hidden>
                         net (fo=1, routed)           1.243    57.552    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.105    57.657 r  <hidden>
                         net (fo=2, routed)           1.894    59.552    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.031 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.033    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.285 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.287    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.539 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.541    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.793 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.795    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.047 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.049    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.301 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.303    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.555 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.557    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.809 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.811    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.063 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.065    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.317 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    72.372    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[19])
                                                      0.972    73.344 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[19]
                         net (fo=1, routed)           0.639    73.984    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[454]
    SLICE_X58Y29         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[499]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.390    59.157    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X58Y29         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[499]/C
                         clock pessimism              0.000    59.157    
                         clock uncertainty           -0.172    58.984    
    SLICE_X58Y29         FDRE (Setup_fdre_C_D)       -0.031    58.953    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[499]
  -------------------------------------------------------------------
                         required time                         58.953    
                         arrival time                         -73.984    
  -------------------------------------------------------------------
                         slack                                -15.030    

Slack (VIOLATED) :        -15.000ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[503]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.017ns  (logic 14.203ns (78.833%)  route 3.814ns (21.167%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 59.151 - 55.200 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 55.930 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X46Y16         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.930    55.930    <hidden>
    SLICE_X36Y3          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.379    56.309 r  <hidden>
                         net (fo=1, routed)           1.243    57.552    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.105    57.657 r  <hidden>
                         net (fo=2, routed)           1.894    59.552    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.031 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.033    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.285 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.287    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.539 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.541    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.793 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.795    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.047 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.049    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.301 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.303    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.555 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.557    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.809 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.811    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.063 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.065    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.317 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    72.372    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[23])
                                                      0.972    73.344 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[23]
                         net (fo=1, routed)           0.602    73.947    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[458]
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[503]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.384    59.151    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[503]/C
                         clock pessimism              0.000    59.151    
                         clock uncertainty           -0.172    58.978    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)       -0.032    58.946    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[503]
  -------------------------------------------------------------------
                         required time                         58.946    
                         arrival time                         -73.947    
  -------------------------------------------------------------------
                         slack                                -15.000    

Slack (VIOLATED) :        -14.987ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.964ns  (logic 14.203ns (79.064%)  route 3.761ns (20.936%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 59.151 - 55.200 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 55.930 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X46Y16         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.930    55.930    <hidden>
    SLICE_X36Y3          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.379    56.309 r  <hidden>
                         net (fo=1, routed)           1.243    57.552    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.105    57.657 r  <hidden>
                         net (fo=2, routed)           1.894    59.552    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.031 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.033    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.285 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.287    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.539 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.541    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.793 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.795    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.047 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.049    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.301 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.303    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.555 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.557    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.809 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.811    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.063 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.065    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.317 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    72.372    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[21])
                                                      0.972    73.344 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[21]
                         net (fo=1, routed)           0.550    73.894    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[456]
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.384    59.151    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]/C
                         clock pessimism              0.000    59.151    
                         clock uncertainty           -0.172    58.978    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)       -0.072    58.906    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]
  -------------------------------------------------------------------
                         required time                         58.906    
                         arrival time                         -73.894    
  -------------------------------------------------------------------
                         slack                                -14.987    

Slack (VIOLATED) :        -14.978ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[483]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.953ns  (logic 14.203ns (79.112%)  route 3.750ns (20.888%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 59.151 - 55.200 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 55.930 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X46Y16         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.930    55.930    <hidden>
    SLICE_X36Y3          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.379    56.309 r  <hidden>
                         net (fo=1, routed)           1.243    57.552    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.105    57.657 r  <hidden>
                         net (fo=2, routed)           1.894    59.552    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.031 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.033    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.285 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.287    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.539 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.541    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.793 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.795    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.047 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.049    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.301 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.303    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.555 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.557    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.809 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.811    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.063 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.065    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.317 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    72.372    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[3])
                                                      0.972    73.344 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[3]
                         net (fo=1, routed)           0.539    73.883    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[438]
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[483]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.384    59.151    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[483]/C
                         clock pessimism              0.000    59.151    
                         clock uncertainty           -0.172    58.978    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)       -0.073    58.905    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[483]
  -------------------------------------------------------------------
                         required time                         58.905    
                         arrival time                         -73.883    
  -------------------------------------------------------------------
                         slack                                -14.978    

Slack (VIOLATED) :        -14.963ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[516]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.959ns  (logic 14.203ns (79.087%)  route 3.756ns (20.913%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 59.157 - 55.200 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 55.930 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X46Y16         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.930    55.930    <hidden>
    SLICE_X36Y3          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.379    56.309 r  <hidden>
                         net (fo=1, routed)           1.243    57.552    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.105    57.657 r  <hidden>
                         net (fo=2, routed)           1.894    59.552    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.031 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.033    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.285 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.287    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.539 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.541    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.793 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.795    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.047 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.049    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.301 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.303    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.555 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.557    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.809 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.811    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.063 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.065    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.317 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    72.372    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[36])
                                                      0.972    73.344 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[36]
                         net (fo=1, routed)           0.544    73.889    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[471]
    SLICE_X59Y29         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[516]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.390    59.157    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X59Y29         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[516]/C
                         clock pessimism              0.000    59.157    
                         clock uncertainty           -0.172    58.984    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)       -0.059    58.925    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[516]
  -------------------------------------------------------------------
                         required time                         58.925    
                         arrival time                         -73.889    
  -------------------------------------------------------------------
                         slack                                -14.963    

Slack (VIOLATED) :        -14.949ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[482]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.923ns  (logic 14.203ns (79.246%)  route 3.720ns (20.753%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 59.151 - 55.200 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 55.930 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X46Y16         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.930    55.930    <hidden>
    SLICE_X36Y3          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.379    56.309 r  <hidden>
                         net (fo=1, routed)           1.243    57.552    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.105    57.657 r  <hidden>
                         net (fo=2, routed)           1.894    59.552    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.031 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.033    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.285 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.287    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.539 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.541    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.793 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.795    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.047 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.049    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.301 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.303    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.555 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.557    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.809 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.811    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.063 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.065    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.317 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    72.372    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[2])
                                                      0.972    73.344 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[2]
                         net (fo=1, routed)           0.508    73.853    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[437]
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[482]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.384    59.151    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[482]/C
                         clock pessimism              0.000    59.151    
                         clock uncertainty           -0.172    58.978    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)       -0.075    58.903    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[482]
  -------------------------------------------------------------------
                         required time                         58.903    
                         arrival time                         -73.853    
  -------------------------------------------------------------------
                         slack                                -14.949    

Slack (VIOLATED) :        -14.944ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.966ns  (logic 14.203ns (79.055%)  route 3.763ns (20.945%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 59.151 - 55.200 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 55.930 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X46Y16         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.930    55.930    <hidden>
    SLICE_X36Y3          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.379    56.309 r  <hidden>
                         net (fo=1, routed)           1.243    57.552    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.105    57.657 r  <hidden>
                         net (fo=2, routed)           1.894    59.552    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.031 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.033    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.285 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.287    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.539 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.541    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.793 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.795    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.047 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.049    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.301 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.303    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.555 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.557    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.809 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.811    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.063 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.065    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.317 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    72.372    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[41])
                                                      0.972    73.344 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[41]
                         net (fo=1, routed)           0.552    73.896    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[476]
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.384    59.151    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X57Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/C
                         clock pessimism              0.000    59.151    
                         clock uncertainty           -0.172    58.978    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)       -0.027    58.951    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]
  -------------------------------------------------------------------
                         required time                         58.951    
                         arrival time                         -73.896    
  -------------------------------------------------------------------
                         slack                                -14.944    

Slack (VIOLATED) :        -14.942ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[517]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.954ns  (logic 14.203ns (79.107%)  route 3.751ns (20.893%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 59.157 - 55.200 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 55.930 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X46Y16         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.930    55.930    <hidden>
    SLICE_X36Y3          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.379    56.309 r  <hidden>
                         net (fo=1, routed)           1.243    57.552    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.105    57.657 r  <hidden>
                         net (fo=2, routed)           1.894    59.552    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.031 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.033    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.285 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.287    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.539 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.541    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.793 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.795    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.047 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.049    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.301 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.303    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.555 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.557    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.809 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.811    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.063 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.065    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.317 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    72.372    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[37])
                                                      0.972    73.344 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[37]
                         net (fo=1, routed)           0.540    73.884    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[472]
    SLICE_X59Y29         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[517]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.390    59.157    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X59Y29         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[517]/C
                         clock pessimism              0.000    59.157    
                         clock uncertainty           -0.172    58.984    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)       -0.042    58.942    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[517]
  -------------------------------------------------------------------
                         required time                         58.942    
                         arrival time                         -73.884    
  -------------------------------------------------------------------
                         slack                                -14.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 1.210ns (35.948%)  route 2.156ns (64.052%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.957     0.957    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.002 r  <hidden>
                         net (fo=2, routed)           0.685     1.687    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.048 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.050    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.321 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.323    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.594 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.596    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[24])
                                                      0.262     2.858 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[24]
                         net (fo=1, routed)           0.508     3.366    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[123]
    SLICE_X50Y4          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.905     2.069    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X50Y4          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[168]/C
                         clock pessimism              0.000     2.069    
                         clock uncertainty            0.172     2.241    
    SLICE_X50Y4          FDRE (Hold_fdre_C_D)         0.063     2.304    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[168]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[173]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 1.210ns (35.655%)  route 2.184ns (64.345%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.957     0.957    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.002 r  <hidden>
                         net (fo=2, routed)           0.685     1.687    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.048 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.050    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.321 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.323    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.594 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.596    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[29])
                                                      0.262     2.858 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[29]
                         net (fo=1, routed)           0.536     3.394    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[128]
    SLICE_X44Y6          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.909     2.073    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X44Y6          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[173]/C
                         clock pessimism              0.000     2.073    
                         clock uncertainty            0.172     2.245    
    SLICE_X44Y6          FDRE (Hold_fdre_C_D)         0.076     2.321    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[173]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.210ns (35.660%)  route 2.183ns (64.340%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.957     0.957    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.002 r  <hidden>
                         net (fo=2, routed)           0.685     1.687    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.048 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.050    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.321 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.323    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.594 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.596    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[8])
                                                      0.262     2.858 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[8]
                         net (fo=1, routed)           0.535     3.393    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[107]
    SLICE_X49Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.906     2.070    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X49Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[152]/C
                         clock pessimism              0.000     2.070    
                         clock uncertainty            0.172     2.242    
    SLICE_X49Y8          FDRE (Hold_fdre_C_D)         0.075     2.317    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[152]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 1.210ns (35.528%)  route 2.196ns (64.472%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.957     0.957    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.002 r  <hidden>
                         net (fo=2, routed)           0.685     1.687    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.048 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.050    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.321 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.323    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.594 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.596    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[30])
                                                      0.262     2.858 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[30]
                         net (fo=1, routed)           0.548     3.406    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[129]
    SLICE_X37Y6          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.911     2.075    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X37Y6          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[174]/C
                         clock pessimism              0.000     2.075    
                         clock uncertainty            0.172     2.247    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.078     2.325    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[174]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.939ns (27.571%)  route 2.467ns (72.429%))
  Logic Levels:           4  (DSP48E1=3 LUT6=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.957     0.957    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.002 r  <hidden>
                         net (fo=2, routed)           0.685     1.687    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.048 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.050    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.321 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.323    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[47])
                                                      0.262     2.585 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/P[47]
                         net (fo=1, routed)           0.821     3.406    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[98]
    SLICE_X46Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.906     2.070    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X46Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[143]/C
                         clock pessimism              0.000     2.070    
                         clock uncertainty            0.172     2.242    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.083     2.325    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[143]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[134]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.939ns (27.744%)  route 2.445ns (72.256%))
  Logic Levels:           4  (DSP48E1=3 LUT6=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.957     0.957    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.002 r  <hidden>
                         net (fo=2, routed)           0.685     1.687    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.048 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.050    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.321 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.323    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[38])
                                                      0.262     2.585 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/P[38]
                         net (fo=1, routed)           0.800     3.384    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[89]
    SLICE_X49Y10         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.905     2.069    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X49Y10         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[134]/C
                         clock pessimism              0.000     2.069    
                         clock uncertainty            0.172     2.241    
    SLICE_X49Y10         FDRE (Hold_fdre_C_D)         0.057     2.298    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[134]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 1.210ns (35.484%)  route 2.200ns (64.516%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.957     0.957    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.002 r  <hidden>
                         net (fo=2, routed)           0.685     1.687    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.048 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.050    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.321 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.323    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.594 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.596    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[13])
                                                      0.262     2.858 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[13]
                         net (fo=1, routed)           0.552     3.410    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[112]
    SLICE_X37Y7          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.910     2.074    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X37Y7          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[157]/C
                         clock pessimism              0.000     2.074    
                         clock uncertainty            0.172     2.246    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.076     2.322    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[157]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           3.410    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 1.210ns (35.470%)  route 2.201ns (64.530%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.957     0.957    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.002 r  <hidden>
                         net (fo=2, routed)           0.685     1.687    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.048 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.050    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.321 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.323    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.594 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.596    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[27])
                                                      0.262     2.858 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[27]
                         net (fo=1, routed)           0.554     3.411    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[126]
    SLICE_X37Y6          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.911     2.075    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X37Y6          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[171]/C
                         clock pessimism              0.000     2.075    
                         clock uncertainty            0.172     2.247    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.076     2.323    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[171]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           3.411    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[160]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.210ns (35.518%)  route 2.197ns (64.482%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.957     0.957    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.002 r  <hidden>
                         net (fo=2, routed)           0.685     1.687    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.048 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.050    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.321 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.323    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.594 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.596    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[16])
                                                      0.262     2.858 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[16]
                         net (fo=1, routed)           0.549     3.407    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[115]
    SLICE_X37Y9          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.910     2.074    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X37Y9          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[160]/C
                         clock pessimism              0.000     2.074    
                         clock uncertainty            0.172     2.246    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.072     2.318    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[160]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.210ns (35.438%)  route 2.204ns (64.562%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y16         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.957     0.957    <hidden>
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.002 r  <hidden>
                         net (fo=2, routed)           0.685     1.687    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.048 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.050    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.321 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.323    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.594 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.596    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[31])
                                                      0.262     2.858 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[31]
                         net (fo=1, routed)           0.557     3.414    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[130]
    SLICE_X37Y7          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.910     2.074    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X37Y7          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[175]/C
                         clock pessimism              0.000     2.074    
                         clock uncertainty            0.172     2.246    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.078     2.324    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[175]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  1.091    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  To Clock:  tdc_diff_clock_clk_p

Setup :          966  Failing Endpoints,  Worst Slack      -15.148ns,  Total Violation    -9301.128ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.478ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.148ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[480]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.272ns  (logic 14.203ns (77.732%)  route 4.069ns (22.268%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 59.103 - 55.200 ) 
    Source Clock Delay      (SCD):    0.763ns = ( 55.763 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X65Y63         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.763    55.763    <hidden>
    SLICE_X71Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y73         FDCE (Prop_fdce_C_Q)         0.379    56.142 r  <hidden>
                         net (fo=1, routed)           1.386    57.528    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.633 r  <hidden>
                         net (fo=2, routed)           1.852    59.485    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.964 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.966    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.218 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.526 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.528    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.780 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.782    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.034 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.036    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.288 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.290    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.542 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.544    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.796 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.798    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.050 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.052    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.304 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.306    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[0])
                                                      0.972    73.278 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[0]
                         net (fo=1, routed)           0.757    74.035    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[435]
    SLICE_X77Y88         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[480]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.337    59.103    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X77Y88         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[480]/C
                         clock pessimism              0.000    59.103    
                         clock uncertainty           -0.172    58.931    
    SLICE_X77Y88         FDRE (Setup_fdre_C_D)       -0.044    58.887    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[480]
  -------------------------------------------------------------------
                         required time                         58.887    
                         arrival time                         -74.035    
  -------------------------------------------------------------------
                         slack                                -15.148    

Slack (VIOLATED) :        -14.987ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[486]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.130ns  (logic 14.203ns (78.341%)  route 3.927ns (21.659%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 59.109 - 55.200 ) 
    Source Clock Delay      (SCD):    0.763ns = ( 55.763 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X65Y63         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.763    55.763    <hidden>
    SLICE_X71Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y73         FDCE (Prop_fdce_C_Q)         0.379    56.142 r  <hidden>
                         net (fo=1, routed)           1.386    57.528    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.633 r  <hidden>
                         net (fo=2, routed)           1.852    59.485    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.964 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.966    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.218 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.526 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.528    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.780 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.782    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.034 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.036    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.288 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.290    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.542 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.544    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.796 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.798    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.050 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.052    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.304 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.306    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[6])
                                                      0.972    73.278 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[6]
                         net (fo=1, routed)           0.615    73.893    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[441]
    SLICE_X78Y96         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[486]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.343    59.109    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y96         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[486]/C
                         clock pessimism              0.000    59.109    
                         clock uncertainty           -0.172    58.937    
    SLICE_X78Y96         FDRE (Setup_fdre_C_D)       -0.031    58.906    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[486]
  -------------------------------------------------------------------
                         required time                         58.906    
                         arrival time                         -73.893    
  -------------------------------------------------------------------
                         slack                                -14.987    

Slack (VIOLATED) :        -14.961ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[503]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.090ns  (logic 14.203ns (78.511%)  route 3.887ns (21.489%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 59.106 - 55.200 ) 
    Source Clock Delay      (SCD):    0.763ns = ( 55.763 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X65Y63         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.763    55.763    <hidden>
    SLICE_X71Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y73         FDCE (Prop_fdce_C_Q)         0.379    56.142 r  <hidden>
                         net (fo=1, routed)           1.386    57.528    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.633 r  <hidden>
                         net (fo=2, routed)           1.852    59.485    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.964 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.966    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.218 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.526 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.528    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.780 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.782    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.034 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.036    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.288 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.290    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.542 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.544    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.796 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.798    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.050 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.052    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.304 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.306    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[23])
                                                      0.972    73.278 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[23]
                         net (fo=1, routed)           0.575    73.854    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[458]
    SLICE_X77Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[503]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.340    59.106    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X77Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[503]/C
                         clock pessimism              0.000    59.106    
                         clock uncertainty           -0.172    58.934    
    SLICE_X77Y95         FDRE (Setup_fdre_C_D)       -0.042    58.892    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[503]
  -------------------------------------------------------------------
                         required time                         58.892    
                         arrival time                         -73.854    
  -------------------------------------------------------------------
                         slack                                -14.961    

Slack (VIOLATED) :        -14.960ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[499]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.020ns  (logic 14.203ns (78.820%)  route 3.817ns (21.180%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 59.028 - 55.200 ) 
    Source Clock Delay      (SCD):    0.763ns = ( 55.763 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X65Y63         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.763    55.763    <hidden>
    SLICE_X71Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y73         FDCE (Prop_fdce_C_Q)         0.379    56.142 r  <hidden>
                         net (fo=1, routed)           1.386    57.528    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.633 r  <hidden>
                         net (fo=2, routed)           1.604    59.237    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.716 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    60.772    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.024 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.026    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.278 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.280    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.532 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.534    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.786 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.788    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.040 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.042    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.294 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.296    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.548 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.550    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.802 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.804    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.056 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.058    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[19])
                                                      0.972    73.030 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[19]
                         net (fo=1, routed)           0.753    73.783    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[454]
    SLICE_X56Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[499]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.262    59.028    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X56Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[499]/C
                         clock pessimism              0.000    59.028    
                         clock uncertainty           -0.172    58.856    
    SLICE_X56Y99         FDRE (Setup_fdre_C_D)       -0.033    58.823    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[499]
  -------------------------------------------------------------------
                         required time                         58.823    
                         arrival time                         -73.783    
  -------------------------------------------------------------------
                         slack                                -14.960    

Slack (VIOLATED) :        -14.949ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[499]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.061ns  (logic 14.203ns (78.637%)  route 3.858ns (21.363%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 59.106 - 55.200 ) 
    Source Clock Delay      (SCD):    0.763ns = ( 55.763 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X65Y63         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.763    55.763    <hidden>
    SLICE_X71Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y73         FDCE (Prop_fdce_C_Q)         0.379    56.142 r  <hidden>
                         net (fo=1, routed)           1.386    57.528    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.633 r  <hidden>
                         net (fo=2, routed)           1.852    59.485    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.964 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.966    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.218 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.526 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.528    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.780 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.782    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.034 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.036    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.288 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.290    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.542 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.544    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.796 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.798    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.050 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.052    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.304 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.306    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[19])
                                                      0.972    73.278 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[19]
                         net (fo=1, routed)           0.546    73.825    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[454]
    SLICE_X77Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[499]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.340    59.106    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X77Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[499]/C
                         clock pessimism              0.000    59.106    
                         clock uncertainty           -0.172    58.934    
    SLICE_X77Y99         FDRE (Setup_fdre_C_D)       -0.059    58.875    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[499]
  -------------------------------------------------------------------
                         required time                         58.875    
                         arrival time                         -73.825    
  -------------------------------------------------------------------
                         slack                                -14.949    

Slack (VIOLATED) :        -14.938ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[518]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.067ns  (logic 14.203ns (78.614%)  route 3.864ns (21.386%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 59.106 - 55.200 ) 
    Source Clock Delay      (SCD):    0.763ns = ( 55.763 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X65Y63         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.763    55.763    <hidden>
    SLICE_X71Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y73         FDCE (Prop_fdce_C_Q)         0.379    56.142 r  <hidden>
                         net (fo=1, routed)           1.386    57.528    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.633 r  <hidden>
                         net (fo=2, routed)           1.852    59.485    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.964 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.966    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.218 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.526 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.528    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.780 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.782    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.034 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.036    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.288 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.290    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.542 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.544    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.796 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.798    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.050 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.052    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.304 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.306    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[38])
                                                      0.972    73.278 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[38]
                         net (fo=1, routed)           0.552    73.830    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[473]
    SLICE_X77Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[518]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.340    59.106    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X77Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[518]/C
                         clock pessimism              0.000    59.106    
                         clock uncertainty           -0.172    58.934    
    SLICE_X77Y99         FDRE (Setup_fdre_C_D)       -0.042    58.892    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[518]
  -------------------------------------------------------------------
                         required time                         58.892    
                         arrival time                         -73.830    
  -------------------------------------------------------------------
                         slack                                -14.938    

Slack (VIOLATED) :        -14.909ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.052ns  (logic 14.203ns (78.680%)  route 3.849ns (21.320%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 59.109 - 55.200 ) 
    Source Clock Delay      (SCD):    0.763ns = ( 55.763 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X65Y63         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.763    55.763    <hidden>
    SLICE_X71Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y73         FDCE (Prop_fdce_C_Q)         0.379    56.142 r  <hidden>
                         net (fo=1, routed)           1.386    57.528    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.633 r  <hidden>
                         net (fo=2, routed)           1.852    59.485    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.964 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.966    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.218 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.526 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.528    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.780 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.782    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.034 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.036    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.288 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.290    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.542 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.544    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.796 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.798    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.050 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.052    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.304 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.306    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[14])
                                                      0.972    73.278 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[14]
                         net (fo=1, routed)           0.537    73.815    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[449]
    SLICE_X78Y98         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.343    59.109    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y98         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]/C
                         clock pessimism              0.000    59.109    
                         clock uncertainty           -0.172    58.937    
    SLICE_X78Y98         FDRE (Setup_fdre_C_D)       -0.031    58.906    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]
  -------------------------------------------------------------------
                         required time                         58.906    
                         arrival time                         -73.815    
  -------------------------------------------------------------------
                         slack                                -14.909    

Slack (VIOLATED) :        -14.903ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.060ns  (logic 14.203ns (78.642%)  route 3.857ns (21.358%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 59.109 - 55.200 ) 
    Source Clock Delay      (SCD):    0.763ns = ( 55.763 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X65Y63         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.763    55.763    <hidden>
    SLICE_X71Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y73         FDCE (Prop_fdce_C_Q)         0.379    56.142 r  <hidden>
                         net (fo=1, routed)           1.386    57.528    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.633 r  <hidden>
                         net (fo=2, routed)           1.852    59.485    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.964 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.966    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.218 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.526 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.528    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.780 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.782    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.034 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.036    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.288 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.290    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.542 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.544    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.796 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.798    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.050 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.052    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.304 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.306    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[41])
                                                      0.972    73.278 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[41]
                         net (fo=1, routed)           0.545    73.824    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[476]
    SLICE_X78Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.343    59.109    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/C
                         clock pessimism              0.000    59.109    
                         clock uncertainty           -0.172    58.937    
    SLICE_X78Y95         FDRE (Setup_fdre_C_D)       -0.017    58.920    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]
  -------------------------------------------------------------------
                         required time                         58.920    
                         arrival time                         -73.824    
  -------------------------------------------------------------------
                         slack                                -14.903    

Slack (VIOLATED) :        -14.900ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[497]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.042ns  (logic 14.203ns (78.724%)  route 3.839ns (21.276%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 59.109 - 55.200 ) 
    Source Clock Delay      (SCD):    0.763ns = ( 55.763 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X65Y63         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.763    55.763    <hidden>
    SLICE_X71Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y73         FDCE (Prop_fdce_C_Q)         0.379    56.142 r  <hidden>
                         net (fo=1, routed)           1.386    57.528    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.633 r  <hidden>
                         net (fo=2, routed)           1.852    59.485    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.964 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.966    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.218 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.526 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.528    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.780 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.782    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.034 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.036    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.288 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.290    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.542 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.544    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.796 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.798    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.050 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.052    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.304 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.306    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[17])
                                                      0.972    73.278 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[17]
                         net (fo=1, routed)           0.527    73.805    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[452]
    SLICE_X78Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[497]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.343    59.109    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[497]/C
                         clock pessimism              0.000    59.109    
                         clock uncertainty           -0.172    58.937    
    SLICE_X78Y99         FDRE (Setup_fdre_C_D)       -0.033    58.904    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[497]
  -------------------------------------------------------------------
                         required time                         58.904    
                         arrival time                         -73.805    
  -------------------------------------------------------------------
                         slack                                -14.900    

Slack (VIOLATED) :        -14.896ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[520]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.067ns  (logic 14.203ns (78.615%)  route 3.864ns (21.385%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 59.109 - 55.200 ) 
    Source Clock Delay      (SCD):    0.763ns = ( 55.763 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X65Y63         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.763    55.763    <hidden>
    SLICE_X71Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y73         FDCE (Prop_fdce_C_Q)         0.379    56.142 r  <hidden>
                         net (fo=1, routed)           1.386    57.528    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.633 r  <hidden>
                         net (fo=2, routed)           1.852    59.485    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.964 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.966    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.218 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.526 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.528    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.780 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.782    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.034 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.036    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.288 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.290    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.542 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.544    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.796 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.798    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.050 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.052    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.304 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.306    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[40])
                                                      0.972    73.278 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[40]
                         net (fo=1, routed)           0.552    73.830    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[475]
    SLICE_X78Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[520]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.343    59.109    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[520]/C
                         clock pessimism              0.000    59.109    
                         clock uncertainty           -0.172    58.937    
    SLICE_X78Y95         FDRE (Setup_fdre_C_D)       -0.004    58.933    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[520]
  -------------------------------------------------------------------
                         required time                         58.933    
                         arrival time                         -73.830    
  -------------------------------------------------------------------
                         slack                                -14.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.478ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 0.785ns (13.219%)  route 5.154ns (86.781%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        4.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.400     1.400    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.084     1.484 r  <hidden>
                         net (fo=2, routed)           1.410     2.894    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_P[0])
                                                      0.701     3.595 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/P[0]
                         net (fo=1, routed)           2.344     5.939    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[0]
    SLICE_X73Y75         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.431     4.130    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X73Y75         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[0]/C
                         clock pessimism              0.000     4.130    
                         clock uncertainty            0.172     4.302    
    SLICE_X73Y75         FDRE (Hold_fdre_C_D)         0.158     4.460    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.460    
                         arrival time                           5.939    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.479ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.785ns (13.211%)  route 5.157ns (86.789%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        4.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.400     1.400    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.084     1.484 r  <hidden>
                         net (fo=2, routed)           1.410     2.894    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_P[16])
                                                      0.701     3.595 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/P[16]
                         net (fo=1, routed)           2.348     5.942    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[1]
    SLICE_X72Y77         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.434     4.133    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X72Y77         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[16]/C
                         clock pessimism              0.000     4.133    
                         clock uncertainty            0.172     4.305    
    SLICE_X72Y77         FDRE (Hold_fdre_C_D)         0.158     4.463    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           5.942    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.512ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 0.785ns (13.037%)  route 5.236ns (86.963%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        4.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.400     1.400    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.084     1.484 r  <hidden>
                         net (fo=2, routed)           1.410     2.894    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_P[32])
                                                      0.701     3.595 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/P[32]
                         net (fo=1, routed)           2.427     6.021    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[2]
    SLICE_X74Y78         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.437     4.136    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X74Y78         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[32]/C
                         clock pessimism              0.000     4.136    
                         clock uncertainty            0.172     4.308    
    SLICE_X74Y78         FDRE (Hold_fdre_C_D)         0.201     4.509    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[32]
  -------------------------------------------------------------------
                         required time                         -4.509    
                         arrival time                           6.021    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.557ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.304ns (21.823%)  route 4.671ns (78.177%))
  Logic Levels:           3  (DSP48E1=2 LUT6=1)
  Clock Path Skew:        4.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.400     1.400    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.084     1.484 r  <hidden>
                         net (fo=2, routed)           1.410     2.894    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.706     3.600 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     3.655    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[37])
                                                      0.514     4.169 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/P[37]
                         net (fo=1, routed)           1.806     5.975    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[40]
    SLICE_X70Y74         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.362     4.061    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X70Y74         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[85]/C
                         clock pessimism              0.000     4.061    
                         clock uncertainty            0.172     4.233    
    SLICE_X70Y74         FDRE (Hold_fdre_C_D)         0.185     4.418    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[85]
  -------------------------------------------------------------------
                         required time                         -4.418    
                         arrival time                           5.975    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.569ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.304ns (21.664%)  route 4.715ns (78.336%))
  Logic Levels:           3  (DSP48E1=2 LUT6=1)
  Clock Path Skew:        4.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.400     1.400    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.084     1.484 r  <hidden>
                         net (fo=2, routed)           1.410     2.894    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.706     3.600 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     3.655    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[33])
                                                      0.514     4.169 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/P[33]
                         net (fo=1, routed)           1.850     6.019    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[36]
    SLICE_X72Y75         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.431     4.130    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X72Y75         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[81]/C
                         clock pessimism              0.000     4.130    
                         clock uncertainty            0.172     4.302    
    SLICE_X72Y75         FDRE (Hold_fdre_C_D)         0.148     4.450    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[81]
  -------------------------------------------------------------------
                         required time                         -4.450    
                         arrival time                           6.019    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 1.304ns (21.628%)  route 4.725ns (78.372%))
  Logic Levels:           3  (DSP48E1=2 LUT6=1)
  Clock Path Skew:        4.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.400     1.400    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.084     1.484 r  <hidden>
                         net (fo=2, routed)           1.410     2.894    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.706     3.600 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     3.655    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[42])
                                                      0.514     4.169 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/P[42]
                         net (fo=1, routed)           1.860     6.029    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[45]
    SLICE_X72Y72         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.434     4.133    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X72Y72         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[90]/C
                         clock pessimism              0.000     4.133    
                         clock uncertainty            0.172     4.305    
    SLICE_X72Y72         FDRE (Hold_fdre_C_D)         0.146     4.451    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[90]
  -------------------------------------------------------------------
                         required time                         -4.451    
                         arrival time                           6.029    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 1.304ns (21.564%)  route 4.743ns (78.436%))
  Logic Levels:           3  (DSP48E1=2 LUT6=1)
  Clock Path Skew:        4.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.400     1.400    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.084     1.484 r  <hidden>
                         net (fo=2, routed)           1.410     2.894    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.706     3.600 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     3.655    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[35])
                                                      0.514     4.169 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/P[35]
                         net (fo=1, routed)           1.878     6.047    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[38]
    SLICE_X72Y75         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.431     4.130    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X72Y75         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[83]/C
                         clock pessimism              0.000     4.130    
                         clock uncertainty            0.172     4.302    
    SLICE_X72Y75         FDRE (Hold_fdre_C_D)         0.164     4.466    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[83]
  -------------------------------------------------------------------
                         required time                         -4.466    
                         arrival time                           6.047    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.588ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 1.304ns (21.690%)  route 4.708ns (78.310%))
  Logic Levels:           3  (DSP48E1=2 LUT6=1)
  Clock Path Skew:        4.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.400     1.400    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.084     1.484 r  <hidden>
                         net (fo=2, routed)           1.410     2.894    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.706     3.600 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     3.655    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[46])
                                                      0.514     4.169 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/P[46]
                         net (fo=1, routed)           1.842     6.012    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[49]
    SLICE_X66Y69         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.368     4.067    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X66Y69         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[94]/C
                         clock pessimism              0.000     4.067    
                         clock uncertainty            0.172     4.239    
    SLICE_X66Y69         FDRE (Hold_fdre_C_D)         0.185     4.424    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[94]
  -------------------------------------------------------------------
                         required time                         -4.424    
                         arrival time                           6.012    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.590ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.304ns (21.668%)  route 4.714ns (78.332%))
  Logic Levels:           3  (DSP48E1=2 LUT6=1)
  Clock Path Skew:        4.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.400     1.400    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.084     1.484 r  <hidden>
                         net (fo=2, routed)           1.410     2.894    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.706     3.600 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     3.655    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[15])
                                                      0.514     4.169 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/P[15]
                         net (fo=1, routed)           1.849     6.018    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[18]
    SLICE_X60Y67         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.366     4.065    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X60Y67         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[63]/C
                         clock pessimism              0.000     4.065    
                         clock uncertainty            0.172     4.237    
    SLICE_X60Y67         FDRE (Hold_fdre_C_D)         0.191     4.428    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[63]
  -------------------------------------------------------------------
                         required time                         -4.428    
                         arrival time                           6.018    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.592ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 1.304ns (21.624%)  route 4.726ns (78.376%))
  Logic Levels:           3  (DSP48E1=2 LUT6=1)
  Clock Path Skew:        4.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X65Y63         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.400     1.400    <hidden>
    SLICE_X69Y73         LUT6 (Prop_lut6_I0_O)        0.084     1.484 r  <hidden>
                         net (fo=2, routed)           1.410     2.894    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.706     3.600 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     3.655    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[14])
                                                      0.514     4.169 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/P[14]
                         net (fo=1, routed)           1.861     6.030    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[17]
    SLICE_X60Y67         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.366     4.065    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X60Y67         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[62]/C
                         clock pessimism              0.000     4.065    
                         clock uncertainty            0.172     4.237    
    SLICE_X60Y67         FDRE (Hold_fdre_C_D)         0.201     4.438    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[62]
  -------------------------------------------------------------------
                         required time                         -4.438    
                         arrival time                           6.030    
  -------------------------------------------------------------------
                         slack                                  1.592    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  tdc_diff_clock_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.022ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.594ns  (logic 0.348ns (21.837%)  route 1.246ns (78.163%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/C
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           1.246     1.594    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[4]
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X37Y3          FDRE (Setup_fdre_C_D)       -0.184     4.616    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          4.616    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.622ns  (logic 0.379ns (23.366%)  route 1.243ns (76.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[2]/C
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           1.243     1.622    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[2]
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X37Y3          FDRE (Setup_fdre_C_D)       -0.073     4.727    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          4.727    
                         arrival time                          -1.622    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.478ns  (logic 0.348ns (23.547%)  route 1.130ns (76.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/C
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           1.130     1.478    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[5]
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X37Y3          FDRE (Setup_fdre_C_D)       -0.173     4.627    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          4.627    
                         arrival time                          -1.478    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.608ns  (logic 0.379ns (23.574%)  route 1.229ns (76.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/C
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           1.229     1.608    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[4]
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X69Y73         FDRE (Setup_fdre_C_D)       -0.042     4.758    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          4.758    
                         arrival time                          -1.608    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.460ns  (logic 0.348ns (23.831%)  route 1.112ns (76.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/C
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           1.112     1.460    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[3]
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X69Y73         FDRE (Setup_fdre_C_D)       -0.184     4.616    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          4.616    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.479ns  (logic 0.348ns (23.532%)  route 1.131ns (76.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/C
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           1.131     1.479    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[3]
    SLICE_X37Y3          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X37Y3          FDRE (Setup_fdre_C_D)       -0.164     4.636    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          4.636    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.441ns  (logic 0.398ns (27.614%)  route 1.043ns (72.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/C
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           1.043     1.441    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[5]
    SLICE_X71Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X71Y32         FDRE (Setup_fdre_C_D)       -0.174     4.626    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.530ns  (logic 0.379ns (24.777%)  route 1.151ns (75.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]/C
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           1.151     1.530    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[24]
    SLICE_X73Y68         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X73Y68         FDRE (Setup_fdre_C_D)       -0.059     4.741    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                          4.741    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.539ns  (logic 0.379ns (24.620%)  route 1.160ns (75.380%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[23]/C
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           1.160     1.539    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[23]
    SLICE_X73Y68         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X73Y68         FDRE (Setup_fdre_C_D)       -0.047     4.753    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.489ns  (logic 0.433ns (29.080%)  route 1.056ns (70.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/C
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           1.056     1.489    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[3]
    SLICE_X71Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X71Y32         FDRE (Setup_fdre_C_D)       -0.059     4.741    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          4.741    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                  3.252    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  aclk

Setup :            0  Failing Endpoints,  Worst Slack        3.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        1.443ns  (logic 0.379ns (26.272%)  route 1.064ns (73.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 11.410 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns = ( 6.384 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     6.384    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.379     6.763 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          1.064     7.826    <hidden>
    SLICE_X27Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.410    11.410    <hidden>
    SLICE_X27Y35         FDCE                                         r  <hidden>
                         clock pessimism              0.007    11.417    
                         clock uncertainty           -0.074    11.343    
    SLICE_X27Y35         FDCE (Recov_fdce_C_CLR)     -0.331    11.012    <hidden>
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        1.443ns  (logic 0.379ns (26.272%)  route 1.064ns (73.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 11.410 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns = ( 6.384 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     6.384    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.379     6.763 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          1.064     7.826    <hidden>
    SLICE_X27Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.410    11.410    <hidden>
    SLICE_X27Y35         FDCE                                         r  <hidden>
                         clock pessimism              0.007    11.417    
                         clock uncertainty           -0.074    11.343    
    SLICE_X27Y35         FDCE (Recov_fdce_C_CLR)     -0.331    11.012    <hidden>
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  3.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.280%)  route 0.522ns (78.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.712 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          0.522     1.233    <hidden>
    SLICE_X27Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.910     0.910    <hidden>
    SLICE_X27Y35         FDCE                                         r  <hidden>
                         clock pessimism             -0.005     0.905    
                         clock uncertainty            0.074     0.978    
    SLICE_X27Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.886    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.280%)  route 0.522ns (78.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.571     0.571    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.712 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          0.522     1.233    <hidden>
    SLICE_X27Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.910     0.910    <hidden>
    SLICE_X27Y35         FDCE                                         r  <hidden>
                         clock pessimism             -0.005     0.905    
                         clock uncertainty            0.074     0.978    
    SLICE_X27Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.886    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  aclk

Setup :            0  Failing Endpoints,  Worst Slack        7.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.932ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.379ns (9.740%)  route 3.512ns (90.260%))
  Logic Levels:           0  
  Clock Path Skew:        2.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.515    -0.950    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.379    -0.571 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.512     2.941    <hidden>
    SLICE_X41Y57         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.271    11.271    <hidden>
    SLICE_X41Y57         FDCE                                         r  <hidden>
                         clock pessimism              0.007    11.278    
                         clock uncertainty           -0.074    11.203    
    SLICE_X41Y57         FDCE (Recov_fdce_C_CLR)     -0.331    10.872    <hidden>
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                          -2.941    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             7.932ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.379ns (9.740%)  route 3.512ns (90.260%))
  Logic Levels:           0  
  Clock Path Skew:        2.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.515    -0.950    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.379    -0.571 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.512     2.941    <hidden>
    SLICE_X41Y57         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.271    11.271    <hidden>
    SLICE_X41Y57         FDCE                                         r  <hidden>
                         clock pessimism              0.007    11.278    
                         clock uncertainty           -0.074    11.203    
    SLICE_X41Y57         FDCE (Recov_fdce_C_CLR)     -0.331    10.872    <hidden>
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                          -2.941    
  -------------------------------------------------------------------
                         slack                                  7.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.304ns (9.313%)  route 2.960ns (90.687%))
  Logic Levels:           0  
  Clock Path Skew:        2.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -1.376ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.399    -1.376    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.304    -1.072 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          2.960     1.889    <hidden>
    SLICE_X41Y57         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.382     1.382    <hidden>
    SLICE_X41Y57         FDCE                                         r  <hidden>
                         clock pessimism             -0.007     1.375    
                         clock uncertainty            0.074     1.449    
    SLICE_X41Y57         FDCE (Remov_fdce_C_CLR)     -0.192     1.257    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.304ns (9.313%)  route 2.960ns (90.687%))
  Logic Levels:           0  
  Clock Path Skew:        2.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -1.376ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.399    -1.376    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.304    -1.072 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          2.960     1.889    <hidden>
    SLICE_X41Y57         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.382     1.382    <hidden>
    SLICE_X41Y57         FDCE                                         r  <hidden>
                         clock pessimism             -0.007     1.375    
                         clock uncertainty            0.074     1.449    
    SLICE_X41Y57         FDCE (Remov_fdce_C_CLR)     -0.192     1.257    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.631    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.379ns (9.594%)  route 3.571ns (90.406%))
  Logic Levels:           0  
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 6.273 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.515    -0.950    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.379    -0.571 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.571     3.000    <hidden>
    SLICE_X36Y51         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.273     6.273    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
                         clock pessimism              0.007     6.280    
                         clock uncertainty           -0.074     6.205    
    SLICE_X36Y51         FDCE (Recov_fdce_C_CLR)     -0.331     5.874    <hidden>
  -------------------------------------------------------------------
                         required time                          5.874    
                         arrival time                          -3.000    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.379ns (9.594%)  route 3.571ns (90.406%))
  Logic Levels:           0  
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 6.273 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.515    -0.950    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.379    -0.571 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.571     3.000    <hidden>
    SLICE_X36Y51         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.273     6.273    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
                         clock pessimism              0.007     6.280    
                         clock uncertainty           -0.074     6.205    
    SLICE_X36Y51         FDCE (Recov_fdce_C_CLR)     -0.331     5.874    <hidden>
  -------------------------------------------------------------------
                         required time                          5.874    
                         arrival time                          -3.000    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.379ns (9.594%)  route 3.571ns (90.406%))
  Logic Levels:           0  
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 6.273 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.515    -0.950    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.379    -0.571 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.571     3.000    <hidden>
    SLICE_X36Y51         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.273     6.273    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
                         clock pessimism              0.007     6.280    
                         clock uncertainty           -0.074     6.205    
    SLICE_X36Y51         FDCE (Recov_fdce_C_CLR)     -0.331     5.874    <hidden>
  -------------------------------------------------------------------
                         required time                          5.874    
                         arrival time                          -3.000    
  -------------------------------------------------------------------
                         slack                                  2.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.304ns (9.189%)  route 3.004ns (90.811%))
  Logic Levels:           0  
  Clock Path Skew:        2.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    -1.376ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.399    -1.376    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.304    -1.072 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.004     1.933    <hidden>
    SLICE_X36Y51         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     1.384    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
                         clock pessimism             -0.007     1.377    
                         clock uncertainty            0.074     1.451    
    SLICE_X36Y51         FDCE (Remov_fdce_C_CLR)     -0.192     1.259    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.304ns (9.189%)  route 3.004ns (90.811%))
  Logic Levels:           0  
  Clock Path Skew:        2.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    -1.376ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.399    -1.376    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.304    -1.072 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.004     1.933    <hidden>
    SLICE_X36Y51         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     1.384    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
                         clock pessimism             -0.007     1.377    
                         clock uncertainty            0.074     1.451    
    SLICE_X36Y51         FDCE (Remov_fdce_C_CLR)     -0.192     1.259    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.304ns (9.189%)  route 3.004ns (90.811%))
  Logic Levels:           0  
  Clock Path Skew:        2.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    -1.376ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.399    -1.376    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y29         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.304    -1.072 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.004     1.933    <hidden>
    SLICE_X36Y51         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.384     1.384    <hidden>
    SLICE_X36Y51         FDCE                                         r  <hidden>
                         clock pessimism             -0.007     1.377    
                         clock uncertainty            0.074     1.451    
    SLICE_X36Y51         FDCE (Remov_fdce_C_CLR)     -0.192     1.259    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.674    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 0.588ns (7.520%)  route 7.231ns (92.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.527    -0.938    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y13         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.348    -0.590 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         6.432     5.841    <hidden>
    SLICE_X66Y119        LUT2 (Prop_lut2_I0_O)        0.240     6.081 f  <hidden>
                         net (fo=32, routed)          0.800     6.881    <hidden>
    SLICE_X75Y122        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.310     8.536    <hidden>
    SLICE_X75Y122        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.845    
                         clock uncertainty           -0.074     8.770    
    SLICE_X75Y122        FDCE (Recov_fdce_C_CLR)     -0.331     8.439    <hidden>
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 0.588ns (7.520%)  route 7.231ns (92.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.527    -0.938    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y13         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.348    -0.590 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         6.432     5.841    <hidden>
    SLICE_X66Y119        LUT2 (Prop_lut2_I0_O)        0.240     6.081 f  <hidden>
                         net (fo=32, routed)          0.800     6.881    <hidden>
    SLICE_X75Y122        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.310     8.536    <hidden>
    SLICE_X75Y122        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.845    
                         clock uncertainty           -0.074     8.770    
    SLICE_X75Y122        FDCE (Recov_fdce_C_CLR)     -0.331     8.439    <hidden>
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 0.588ns (7.520%)  route 7.231ns (92.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.527    -0.938    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y13         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.348    -0.590 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         6.432     5.841    <hidden>
    SLICE_X66Y119        LUT2 (Prop_lut2_I0_O)        0.240     6.081 f  <hidden>
                         net (fo=32, routed)          0.800     6.881    <hidden>
    SLICE_X75Y122        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.310     8.536    <hidden>
    SLICE_X75Y122        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.845    
                         clock uncertainty           -0.074     8.770    
    SLICE_X75Y122        FDCE (Recov_fdce_C_CLR)     -0.331     8.439    <hidden>
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.588ns (7.515%)  route 7.237ns (92.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.527    -0.938    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y13         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.348    -0.590 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         6.432     5.841    <hidden>
    SLICE_X66Y119        LUT2 (Prop_lut2_I0_O)        0.240     6.081 f  <hidden>
                         net (fo=32, routed)          0.805     6.886    <hidden>
    SLICE_X76Y121        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.310     8.536    <hidden>
    SLICE_X76Y121        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.845    
                         clock uncertainty           -0.074     8.770    
    SLICE_X76Y121        FDCE (Recov_fdce_C_CLR)     -0.292     8.478    <hidden>
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.588ns (7.515%)  route 7.237ns (92.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.527    -0.938    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y13         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.348    -0.590 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         6.432     5.841    <hidden>
    SLICE_X66Y119        LUT2 (Prop_lut2_I0_O)        0.240     6.081 f  <hidden>
                         net (fo=32, routed)          0.805     6.886    <hidden>
    SLICE_X76Y121        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.310     8.536    <hidden>
    SLICE_X76Y121        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.845    
                         clock uncertainty           -0.074     8.770    
    SLICE_X76Y121        FDCE (Recov_fdce_C_CLR)     -0.258     8.512    <hidden>
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.710ns  (logic 0.588ns (7.627%)  route 7.122ns (92.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.527    -0.938    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y13         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.348    -0.590 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         6.432     5.841    <hidden>
    SLICE_X66Y119        LUT2 (Prop_lut2_I0_O)        0.240     6.081 f  <hidden>
                         net (fo=32, routed)          0.690     6.771    <hidden>
    SLICE_X72Y122        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.308     8.534    <hidden>
    SLICE_X72Y122        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.843    
                         clock uncertainty           -0.074     8.768    
    SLICE_X72Y122        FDCE (Recov_fdce_C_CLR)     -0.331     8.437    <hidden>
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 0.588ns (7.648%)  route 7.100ns (92.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.527    -0.938    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y13         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.348    -0.590 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         6.432     5.841    <hidden>
    SLICE_X66Y119        LUT2 (Prop_lut2_I0_O)        0.240     6.081 f  <hidden>
                         net (fo=32, routed)          0.669     6.750    <hidden>
    SLICE_X73Y121        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.308     8.534    <hidden>
    SLICE_X73Y121        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.843    
                         clock uncertainty           -0.074     8.768    
    SLICE_X73Y121        FDCE (Recov_fdce_C_CLR)     -0.331     8.437    <hidden>
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 0.588ns (7.648%)  route 7.100ns (92.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.527    -0.938    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y13         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.348    -0.590 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         6.432     5.841    <hidden>
    SLICE_X66Y119        LUT2 (Prop_lut2_I0_O)        0.240     6.081 f  <hidden>
                         net (fo=32, routed)          0.669     6.750    <hidden>
    SLICE_X73Y121        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.308     8.534    <hidden>
    SLICE_X73Y121        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.843    
                         clock uncertainty           -0.074     8.768    
    SLICE_X73Y121        FDCE (Recov_fdce_C_CLR)     -0.331     8.437    <hidden>
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.588ns (7.663%)  route 7.085ns (92.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.527    -0.938    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y13         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.348    -0.590 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         6.432     5.841    <hidden>
    SLICE_X66Y119        LUT2 (Prop_lut2_I0_O)        0.240     6.081 f  <hidden>
                         net (fo=32, routed)          0.654     6.735    <hidden>
    SLICE_X75Y120        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.312     8.538    <hidden>
    SLICE_X75Y120        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.847    
                         clock uncertainty           -0.074     8.772    
    SLICE_X75Y120        FDCE (Recov_fdce_C_CLR)     -0.331     8.441    <hidden>
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.588ns (7.663%)  route 7.085ns (92.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.527    -0.938    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y13         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.348    -0.590 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         6.432     5.841    <hidden>
    SLICE_X66Y119        LUT2 (Prop_lut2_I0_O)        0.240     6.081 f  <hidden>
                         net (fo=32, routed)          0.654     6.735    <hidden>
    SLICE_X75Y120        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       1.312     8.538    <hidden>
    SLICE_X75Y120        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.847    
                         clock uncertainty           -0.074     8.772    
    SLICE_X75Y120        FDCE (Recov_fdce_C_CLR)     -0.331     8.441    <hidden>
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  1.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.807%)  route 0.194ns (54.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.564    -0.462    <hidden>
    SLICE_X50Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.298 f  <hidden>
                         net (fo=28, routed)          0.194    -0.104    <hidden>
    SLICE_X51Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.835    -0.854    <hidden>
    SLICE_X51Y55         FDCE                                         r  <hidden>
                         clock pessimism              0.409    -0.445    
    SLICE_X51Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.537    <hidden>
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.509%)  route 0.231ns (58.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.640    -0.386    <hidden>
    SLICE_X12Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.222 f  <hidden>
                         net (fo=28, routed)          0.231     0.009    <hidden>
    SLICE_X13Y39         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.914    -0.775    <hidden>
    SLICE_X13Y39         FDCE                                         r  <hidden>
                         clock pessimism              0.405    -0.371    
    SLICE_X13Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    <hidden>
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.843%)  route 0.307ns (65.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.640    -0.386    <hidden>
    SLICE_X12Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.222 f  <hidden>
                         net (fo=28, routed)          0.307     0.085    <hidden>
    SLICE_X12Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.915    -0.774    <hidden>
    SLICE_X12Y42         FDCE                                         r  <hidden>
                         clock pessimism              0.405    -0.370    
    SLICE_X12Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.437    <hidden>
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.164ns (21.069%)  route 0.614ns (78.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.564    -0.462    <hidden>
    SLICE_X50Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.298 f  <hidden>
                         net (fo=28, routed)          0.614     0.316    <hidden>
    SLICE_X52Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.904    -0.785    <hidden>
    SLICE_X52Y43         FDCE                                         r  <hidden>
                         clock pessimism              0.658    -0.127    
    SLICE_X52Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.219    <hidden>
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.747%)  route 0.333ns (70.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.625    -0.401    <hidden>
    SLICE_X48Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.260 f  <hidden>
                         net (fo=28, routed)          0.333     0.073    <hidden>
    SLICE_X43Y24         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.893    -0.796    <hidden>
    SLICE_X43Y24         FDCE                                         r  <hidden>
                         clock pessimism              0.426    -0.371    
    SLICE_X43Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    <hidden>
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.747%)  route 0.333ns (70.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.625    -0.401    <hidden>
    SLICE_X48Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.260 f  <hidden>
                         net (fo=28, routed)          0.333     0.073    <hidden>
    SLICE_X43Y24         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.893    -0.796    <hidden>
    SLICE_X43Y24         FDCE                                         r  <hidden>
                         clock pessimism              0.426    -0.371    
    SLICE_X43Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    <hidden>
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.810%)  route 0.624ns (79.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.564    -0.462    <hidden>
    SLICE_X50Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.298 f  <hidden>
                         net (fo=28, routed)          0.624     0.326    <hidden>
    SLICE_X53Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.903    -0.786    <hidden>
    SLICE_X53Y42         FDCE                                         r  <hidden>
                         clock pessimism              0.658    -0.128    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.220    <hidden>
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.055%)  route 0.318ns (65.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.640    -0.386    <hidden>
    SLICE_X12Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.222 f  <hidden>
                         net (fo=28, routed)          0.318     0.096    <hidden>
    SLICE_X13Y40         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.915    -0.774    <hidden>
    SLICE_X13Y40         FDCE                                         r  <hidden>
                         clock pessimism              0.402    -0.373    
    SLICE_X13Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    <hidden>
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.055%)  route 0.318ns (65.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.640    -0.386    <hidden>
    SLICE_X12Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.222 f  <hidden>
                         net (fo=28, routed)          0.318     0.096    <hidden>
    SLICE_X13Y40         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.915    -0.774    <hidden>
    SLICE_X13Y40         FDCE                                         r  <hidden>
                         clock pessimism              0.402    -0.373    
    SLICE_X13Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    <hidden>
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.164ns (17.711%)  route 0.762ns (82.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.564    -0.462    <hidden>
    SLICE_X50Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.298 f  <hidden>
                         net (fo=28, routed)          0.762     0.464    <hidden>
    SLICE_X53Y39         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18891, routed)       0.902    -0.787    <hidden>
    SLICE_X53Y39         FDCE                                         r  <hidden>
                         clock pessimism              0.658    -0.129    
    SLICE_X53Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.221    <hidden>
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.685    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tdc_diff_clock_clk_p
  To Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn

Setup :            2  Failing Endpoints,  Worst Slack       -4.566ns,  Total Violation       -9.097ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.566ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.898ns  (logic 0.379ns (42.215%)  route 0.519ns (57.785%))
  Logic Levels:           0  
  Clock Path Skew:        -3.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 5.840 - 5.000 ) 
    Source Clock Delay      (SCD):    4.205ns = ( 9.005 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.506     9.005    <hidden>
    SLICE_X55Y32         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDPE (Prop_fdpe_C_Q)         0.379     9.384 f  <hidden>
                         net (fo=5, routed)           0.519     9.903    <hidden>
    SLICE_X55Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X47Y47         LUT5                         0.000     5.000 r  <hidden>
                         net (fo=3, routed)           0.840     5.840    <hidden>
    SLICE_X55Y34         FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.840    
                         clock uncertainty           -0.172     5.668    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.331     5.337    <hidden>
  -------------------------------------------------------------------
                         required time                          5.337    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                 -4.566    

Slack (VIOLATED) :        -4.531ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.100ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn fall@2.500ns - tdc_diff_clock_clk_p rise@2.400ns)
  Data Path Delay:        0.675ns  (logic 0.379ns (56.162%)  route 0.296ns (43.838%))
  Logic Levels:           0  
  Clock Path Skew:        -3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.749ns = ( 3.249 - 2.500 ) 
    Source Clock Delay      (SCD):    4.206ns = ( 6.606 - 2.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     3.309 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     5.017    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     5.099 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.507     6.606    <hidden>
    SLICE_X53Y33         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDPE (Prop_fdpe_C_Q)         0.379     6.985 f  <hidden>
                         net (fo=8, routed)           0.296     7.281    <hidden>
    SLICE_X53Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn fall edge)
                                                      2.500     2.500 f  
    SLICE_X47Y47         LUT5                         0.000     2.500 f  <hidden>
                         net (fo=3, routed)           0.749     3.249    <hidden>
    SLICE_X53Y34         FDCE                                         r  <hidden>  (IS_INVERTED)
                         clock pessimism              0.000     3.249    
                         clock uncertainty           -0.172     3.077    
    SLICE_X53Y34         FDCE (Recov_fdce_C_CLR)     -0.327     2.750    <hidden>
  -------------------------------------------------------------------
                         required time                          2.750    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                 -4.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.357%)  route 0.258ns (64.643%))
  Logic Levels:           0  
  Clock Path Skew:        -1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.624     1.696    <hidden>
    SLICE_X55Y32         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.837 f  <hidden>
                         net (fo=5, routed)           0.258     2.094    <hidden>
    SLICE_X55Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X47Y47         LUT5                         0.000     0.000 r  <hidden>
                         net (fo=3, routed)           0.578     0.578    <hidden>
    SLICE_X55Y34         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.578    
                         clock uncertainty            0.172     0.750    
    SLICE_X55Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.658    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.100ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn fall@57.500ns - tdc_diff_clock_clk_p rise@57.600ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.649%)  route 0.149ns (51.351%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.527ns = ( 58.027 - 57.500 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 59.297 - 57.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                     57.600    57.600 r  
    C11                                               0.000    57.600 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    57.600    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404    58.004 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640    58.644    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027    58.671 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.625    59.297    <hidden>
    SLICE_X53Y33         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDPE (Prop_fdpe_C_Q)         0.141    59.438 f  <hidden>
                         net (fo=8, routed)           0.149    59.586    <hidden>
    SLICE_X53Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn fall edge)
                                                     57.500    57.500 f  
    SLICE_X47Y47         LUT5                         0.000    57.500 f  <hidden>
                         net (fo=3, routed)           0.527    58.027    <hidden>
    SLICE_X53Y34         FDCE                                         r  <hidden>  (IS_INVERTED)
                         clock pessimism              0.000    58.027    
                         clock uncertainty            0.172    58.200    
    SLICE_X53Y34         FDCE (Remov_fdce_C_CLR)     -0.085    58.115    <hidden>
  -------------------------------------------------------------------
                         required time                        -58.115    
                         arrival time                          59.586    
  -------------------------------------------------------------------
                         slack                                  1.472    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tdc_diff_clock_clk_p
  To Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn

Setup :            2  Failing Endpoints,  Worst Slack       -4.533ns,  Total Violation       -9.056ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.533ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.100ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn fall@2.500ns - tdc_diff_clock_clk_p rise@2.400ns)
  Data Path Delay:        0.655ns  (logic 0.379ns (57.833%)  route 0.276ns (42.167%))
  Logic Levels:           0  
  Clock Path Skew:        -3.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.738ns = ( 3.238 - 2.500 ) 
    Source Clock Delay      (SCD):    4.216ns = ( 6.616 - 2.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     3.309 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     5.017    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     5.099 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.517     6.616    <hidden>
    SLICE_X48Y15         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDPE (Prop_fdpe_C_Q)         0.379     6.995 f  <hidden>
                         net (fo=8, routed)           0.276     7.272    <hidden>
    SLICE_X48Y16         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn fall edge)
                                                      2.500     2.500 f  
    SLICE_X47Y30         LUT5                         0.000     2.500 f  <hidden>
                         net (fo=3, routed)           0.738     3.238    <hidden>
    SLICE_X48Y16         FDCE                                         r  <hidden>  (IS_INVERTED)
                         clock pessimism              0.000     3.238    
                         clock uncertainty           -0.172     3.065    
    SLICE_X48Y16         FDCE (Recov_fdce_C_CLR)     -0.327     2.738    <hidden>
  -------------------------------------------------------------------
                         required time                          2.738    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                 -4.533    

Slack (VIOLATED) :        -4.523ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.831ns  (logic 0.433ns (52.098%)  route 0.398ns (47.902%))
  Logic Levels:           0  
  Clock Path Skew:        -3.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.756ns = ( 5.756 - 5.000 ) 
    Source Clock Delay      (SCD):    4.217ns = ( 9.017 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.518     9.017    <hidden>
    SLICE_X46Y14         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDPE (Prop_fdpe_C_Q)         0.433     9.450 f  <hidden>
                         net (fo=5, routed)           0.398     9.849    <hidden>
    SLICE_X46Y15         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X47Y30         LUT5                         0.000     5.000 r  <hidden>
                         net (fo=3, routed)           0.756     5.756    <hidden>
    SLICE_X46Y15         FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.756    
                         clock uncertainty           -0.172     5.584    
    SLICE_X46Y15         FDCE (Recov_fdce_C_CLR)     -0.258     5.326    <hidden>
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                 -4.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.135%)  route 0.163ns (49.865%))
  Logic Levels:           0  
  Clock Path Skew:        -1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.539ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.628     1.700    <hidden>
    SLICE_X46Y14         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDPE (Prop_fdpe_C_Q)         0.164     1.864 f  <hidden>
                         net (fo=5, routed)           0.163     2.027    <hidden>
    SLICE_X46Y15         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X47Y30         LUT5                         0.000     0.000 r  <hidden>
                         net (fo=3, routed)           0.539     0.539    <hidden>
    SLICE_X46Y15         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.539    
                         clock uncertainty            0.172     0.711    
    SLICE_X46Y15         FDCE (Remov_fdce_C_CLR)     -0.067     0.644    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.479ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.100ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn fall@57.500ns - tdc_diff_clock_clk_p rise@57.600ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.158%)  route 0.129ns (47.842%))
  Logic Levels:           0  
  Clock Path Skew:        -1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns = ( 58.004 - 57.500 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 59.300 - 57.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                     57.600    57.600 r  
    C11                                               0.000    57.600 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    57.600    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404    58.004 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640    58.644    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027    58.671 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.628    59.300    <hidden>
    SLICE_X48Y15         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDPE (Prop_fdpe_C_Q)         0.141    59.441 f  <hidden>
                         net (fo=8, routed)           0.129    59.570    <hidden>
    SLICE_X48Y16         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn fall edge)
                                                     57.500    57.500 f  
    SLICE_X47Y30         LUT5                         0.000    57.500 f  <hidden>
                         net (fo=3, routed)           0.504    58.004    <hidden>
    SLICE_X48Y16         FDCE                                         r  <hidden>  (IS_INVERTED)
                         clock pessimism              0.000    58.004    
                         clock uncertainty            0.172    58.176    
    SLICE_X48Y16         FDCE (Remov_fdce_C_CLR)     -0.085    58.091    <hidden>
  -------------------------------------------------------------------
                         required time                        -58.091    
                         arrival time                          59.570    
  -------------------------------------------------------------------
                         slack                                  1.479    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tdc_diff_clock_clk_p
  To Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn

Setup :            2  Failing Endpoints,  Worst Slack       -4.528ns,  Total Violation       -8.995ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.528ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.850ns  (logic 0.433ns (50.956%)  route 0.417ns (49.044%))
  Logic Levels:           0  
  Clock Path Skew:        -3.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 5.697 - 5.000 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 8.871 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.372     8.871    <hidden>
    SLICE_X66Y65         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y65         FDPE (Prop_fdpe_C_Q)         0.433     9.304 f  <hidden>
                         net (fo=5, routed)           0.417     9.721    <hidden>
    SLICE_X63Y65         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X50Y59         LUT5                         0.000     5.000 r  <hidden>
                         net (fo=3, routed)           0.697     5.697    <hidden>
    SLICE_X63Y65         FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.697    
                         clock uncertainty           -0.172     5.524    
    SLICE_X63Y65         FDCE (Recov_fdce_C_CLR)     -0.331     5.193    <hidden>
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                 -4.528    

Slack (VIOLATED) :        -4.467ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.100ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn fall@2.500ns - tdc_diff_clock_clk_p rise@2.400ns)
  Data Path Delay:        0.900ns  (logic 0.379ns (42.094%)  route 0.521ns (57.906%))
  Logic Levels:           0  
  Clock Path Skew:        -3.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 3.402 - 2.500 ) 
    Source Clock Delay      (SCD):    4.070ns = ( 6.470 - 2.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     3.309 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     5.017    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     5.099 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       1.371     6.470    <hidden>
    SLICE_X65Y66         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.379     6.849 f  <hidden>
                         net (fo=8, routed)           0.521     7.371    <hidden>
    SLICE_X65Y63         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn fall edge)
                                                      2.500     2.500 f  
    SLICE_X50Y59         LUT5                         0.000     2.500 f  <hidden>
                         net (fo=3, routed)           0.902     3.402    <hidden>
    SLICE_X65Y63         FDCE                                         r  <hidden>  (IS_INVERTED)
                         clock pessimism              0.000     3.402    
                         clock uncertainty           -0.172     3.230    
    SLICE_X65Y63         FDCE (Recov_fdce_C_CLR)     -0.327     2.903    <hidden>
  -------------------------------------------------------------------
                         required time                          2.903    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                 -4.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.407ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.230%)  route 0.191ns (53.770%))
  Logic Levels:           0  
  Clock Path Skew:        -1.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.503ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.564     1.635    <hidden>
    SLICE_X66Y65         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y65         FDPE (Prop_fdpe_C_Q)         0.164     1.799 f  <hidden>
                         net (fo=5, routed)           0.191     1.990    <hidden>
    SLICE_X63Y65         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X50Y59         LUT5                         0.000     0.000 r  <hidden>
                         net (fo=3, routed)           0.503     0.503    <hidden>
    SLICE_X63Y65         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.503    
                         clock uncertainty            0.172     0.675    
    SLICE_X63Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.583    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.100ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn fall@57.500ns - tdc_diff_clock_clk_p rise@57.600ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.845%)  route 0.252ns (64.155%))
  Logic Levels:           0  
  Clock Path Skew:        -1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.627ns = ( 58.127 - 57.500 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 59.234 - 57.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                     57.600    57.600 r  
    C11                                               0.000    57.600 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    57.600    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404    58.004 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640    58.644    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027    58.671 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12054, routed)       0.563    59.234    <hidden>
    SLICE_X65Y66         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.141    59.375 f  <hidden>
                         net (fo=8, routed)           0.252    59.627    <hidden>
    SLICE_X65Y63         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn fall edge)
                                                     57.500    57.500 f  
    SLICE_X50Y59         LUT5                         0.000    57.500 f  <hidden>
                         net (fo=3, routed)           0.627    58.127    <hidden>
    SLICE_X65Y63         FDCE                                         r  <hidden>  (IS_INVERTED)
                         clock pessimism              0.000    58.127    
                         clock uncertainty            0.172    58.300    
    SLICE_X65Y63         FDCE (Remov_fdce_C_CLR)     -0.085    58.215    <hidden>
  -------------------------------------------------------------------
                         required time                        -58.215    
                         arrival time                          59.627    
  -------------------------------------------------------------------
                         slack                                  1.413    





