# Parametric-Timer-Design
FPGA Engineering Challenge: Parametric Timer Design. 
