<html>
<head>
<link rel="shortcut icon" href="./favicon.ico">
<link rel="stylesheet" type="text/css" href="./style.css">
<meta name="viewport" content="width=device-width, initial-scale=1">
<meta name="description" content="Decouples two sides of a ready/valid handshake to allow back-to-back transfers without a combinational path between input and output, thus pipelining the path to improve concurrency and/or timing. *Any FIFO depth is allowed, not only powers-of-2.* The input-to-output latency is 2 cycles.">
<title>Pipeline FIFO Buffer</title>
</head>
<body>

<p class="inline bordered"><b><a href="./Pipeline_FIFO_Buffer.v">Source</a></b></p>
<p class="inline bordered"><b><a href="./legal.html">License</a></b></p>
<p class="inline bordered"><b><a href="./index.html">Index</a></b></p>

<h1>Pipeline FIFO Buffer</h1>
<p>Decouples two sides of a ready/valid handshake to allow back-to-back
 transfers without a combinational path between input and output, thus
 pipelining the path to improve concurrency and/or timing. <em>Any FIFO depth
 is allowed, not only powers-of-2.</em> The input-to-output latency is 2 cycles.</p>
<p>Since a FIFO buffer stores variable amounts of data, it will smooth out
 irregularities in the transfer rates of the input and output interfaces,
 and when used in pipeline loops, can store enough data to prevent
 artificial deadlocks (re: <a href="https://en.wikipedia.org/wiki/Kahn_process_networks#Boundedness_of_channels">Kahn Process
 Networks</a>
 with bounded channels).</p>
<p><strong>NOTE</strong>: This module is not suitable for pipelining long combinational
 paths since it depends on a central buffer. If you need to pipeline a path
 to improve timing rather than concurrency, use a <a href="./Skid_Buffer_Pipeline.html">Skid Buffer
 Pipeline</a> instead. You can also use
 a <a href="./Pipeline_Credit_Buffer.html">Pipeline Credit Buffer</a> to improve both
 timing and concurrency, particularly for longer pipelines.</p>
<p><em>This module is a variation of the asynchronous <a href="./CDC_FIFO_Buffer.html">CDC FIFO
 Buffer</a>, directly derived from Clifford E.
 Cummings' <a
 href="http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf">Simulation
 and Synthesis Techniques for Asynchronous FIFO Design</a>, SNUG 2002, San
 Jose.</em></p>
<h2>Parameters, Ports, and Initializations</h2>

<pre>
`default_nettype none

module <a href="./Pipeline_FIFO_Buffer.html">Pipeline_FIFO_Buffer</a>
#(
    parameter WORD_WIDTH                = 33,
    parameter DEPTH                     = 17,
    parameter RAMSTYLE                  = "block"
)
(
    input   wire                        clock,
    input   wire                        clear,

    input   wire                        input_valid,
    output  reg                         input_ready,
    input   wire    [WORD_WIDTH-1:0]    input_data,

    output  wire                        output_valid,
    input   wire                        output_ready,
    output  wire    [WORD_WIDTH-1:0]    output_data
);

    initial begin
        input_ready = 1'b1; // Empty at start, so accept data
    end
</pre>

<h2>Constants</h2>
<p>From the FIFO <code>DEPTH</code>, we derive the bit width of the buffer addresses and
 construct the constants we work with.</p>

<pre>
    `include "<a href="./clog2_function.html">clog2_function</a>.vh"

    localparam WORD_ZERO    = {WORD_WIDTH{1'b0}};

    localparam ADDR_WIDTH   = clog2(DEPTH);
    localparam ADDR_ONE     = {{ADDR_WIDTH-1{1'b0}},1'b1};
    localparam ADDR_ZERO    = {ADDR_WIDTH{1'b0}};
    localparam ADDR_LAST    = DEPTH-1;
</pre>

<h2>Data Path</h2>
<p>The buffer itself is a <em>synchronous</em> dual-port memory: one write port to
 insert data, and one read port to concurrently remove data, both clocked.
 Typically this memory will be a dedicated Block RAM, but can also be built
 from LUT RAM if the width and depth are small, or even plain registers for
 very small cases. Set the <code>RAMSTYLE</code> parameter as required.</p>
<p><strong>NOTE</strong>: There will <em>NEVER</em> be a concurrent read and write to the same
 address, so write-forwarding logic is not necessary. Guide your CAD tool as
 necessary to tell it there will never be read/write address collisions, so
 you can obtain the highest possible operating frequency. </p>
<p>We initialize the read/write enables to zero, signifying an idle system.</p>

<pre>
    reg                     buffer_wren = 1'b0;
    wire [ADDR_WIDTH-1:0]   buffer_write_addr;

    reg                     buffer_rden = 1'b0;
    wire [ADDR_WIDTH-1:0]   buffer_read_addr;

    <a href="./RAM_Simple_Dual_Port.html">RAM_Simple_Dual_Port</a>
    #(
        .WORD_WIDTH         (WORD_WIDTH),
        .ADDR_WIDTH         (ADDR_WIDTH),
        .DEPTH              (DEPTH),
        .RAMSTYLE           (RAMSTYLE),
        .READ_NEW_DATA      (0),
        .RW_ADDR_COLLISION  ("no"),
        .USE_INIT_FILE      (0),
        .INIT_FILE          (),
        .INIT_VALUE         (WORD_ZERO)
    )
    buffer
    (
        .clock          (clock),
        .wren           (buffer_wren),
        .write_addr     (buffer_write_addr),
        .write_data     (input_data),

        .rden           (buffer_rden),
        .read_addr      (buffer_read_addr),
        .read_data      (output_data)
    );
</pre>

<h3>Read/Write Address Counters</h3>
<p>The buffer read and write addresses are stored in counters which both start
 at (and <code>clear</code> to) <code>ADDR_ZERO</code>.  Each counter can only increment by
 <code>ADDR_ONE</code> at each read or write, and will wrap around to <code>ADDR_ZERO</code> if
 incremented past a value of <code>DEPTH-1</code>, labelled as <code>ADDR_LAST</code> (<code>load</code>
 overrides <code>run</code>). <em>The depth can be any positive number, not only
 a power-of-2</em>.</p>

<pre>
    reg increment_buffer_write_addr = 1'b0;
    reg load_buffer_write_addr      = 1'b0;

    <a href="./Counter_Binary.html">Counter_Binary</a>
    #(
        .WORD_WIDTH     (ADDR_WIDTH),
        .INCREMENT      (ADDR_ONE),
        .INITIAL_COUNT  (ADDR_ZERO)
    )
    write_address
    (
        .clock          (clock),
        .clear          (clear),
        .up_down        (1'b0), // 0/1 --> up/down
        .run            (increment_buffer_write_addr),
        .load           (load_buffer_write_addr),
        .load_count     (ADDR_ZERO),
        .carry_in       (1'b0),
        // verilator lint_off PINCONNECTEMPTY
        .carry_out      (),
        .carries        (),
        .overflow       (),
        // verilator lint_on  PINCONNECTEMPTY
        .count          (buffer_write_addr)
    );

    reg increment_buffer_read_addr = 1'b0;
    reg load_buffer_read_addr      = 1'b0;

    <a href="./Counter_Binary.html">Counter_Binary</a>
    #(
        .WORD_WIDTH     (ADDR_WIDTH),
        .INCREMENT      (ADDR_ONE),
        .INITIAL_COUNT  (ADDR_ZERO)
    )
    read_address
    (
        .clock          (clock),
        .clear          (clear),
        .up_down        (1'b0), // 0/1 --> up/down
        .run            (increment_buffer_read_addr),
        .load           (load_buffer_read_addr),
        .load_count     (ADDR_ZERO),
        .carry_in       (1'b0),
        // verilator lint_off PINCONNECTEMPTY
        .carry_out      (),
        .carries        (),
        .overflow       (),
        // verilator lint_on  PINCONNECTEMPTY
        .count          (buffer_read_addr)
    );
</pre>

<h3>Wrap-Around Bits</h3>
<p>To distinguish between the empty buffer and full buffer cases, which both
 identically show as equal read and write buffer addresses, we keep track of
 each time an address wraps around to zero by toggling a bit.  <em>The
 addresses never pass eachother.</em> </p>
<p>If the write address runs ahead of the read address enough to wrap-around
 and reach the read address from behind, the buffer is full and all writes
 to the buffer halt until after a read happens. We detect this because the
 write address will have wrapped-around one more time than the read address,
 so their wrap-around bits will be different.</p>
<p>Conversely, if the read address catches up to the write address from
 behind, the buffer is empty and all reads halt until after a write happens.
 In this case, the wrap-around bits are identical.</p>

<pre>
    reg  toggle_buffer_write_addr_wrap_around = 1'b0;
    wire buffer_write_addr_wrap_around;

    <a href="./Register_Toggle.html">Register_Toggle</a>
    #(
        .WORD_WIDTH     (1),
        .RESET_VALUE    (1'b0)
    )
    write_wrap_around_bit
    (
        .clock          (clock),
        .clock_enable   (1'b1),
        .clear          (clear),
        .toggle         (toggle_buffer_write_addr_wrap_around),
        .data_in        (buffer_write_addr_wrap_around),
        .data_out       (buffer_write_addr_wrap_around)
    );

    reg  toggle_buffer_read_addr_wrap_around = 1'b0;
    wire buffer_read_addr_wrap_around;

    <a href="./Register_Toggle.html">Register_Toggle</a>
    #(
        .WORD_WIDTH     (1),
        .RESET_VALUE    (1'b0)
    )
    read_wrap_around_bit
    (
        .clock          (clock),
        .clock_enable   (1'b1),
        .clear          (clear),
        .toggle         (toggle_buffer_read_addr_wrap_around),
        .data_in        (buffer_read_addr_wrap_around),
        .data_out       (buffer_read_addr_wrap_around)
    );
</pre>

<h2>Control Path</h2>
<h3>Buffer States</h3>
<p>We describe the state of the buffer itself as the number of items currently
 stored in the buffer, as indicated by the read and write addresses and
 their wrap-around bits. We only care about the extremes: if the buffer
 holds no items, or if it holds its maximum number of items, as explained
 above.</p>

<pre>
    reg stored_items_zero = 1'b0;
    reg stored_items_max  = 1'b0;

    always @(*) begin
        stored_items_zero = (buffer_read_addr == buffer_write_addr) && (buffer_read_addr_wrap_around == buffer_write_addr_wrap_around);
        stored_items_max  = (buffer_read_addr == buffer_write_addr) && (buffer_read_addr_wrap_around != buffer_write_addr_wrap_around);
    end
</pre>

<h3>Input Interface (Insert)</h3>
<p>The input interface is simple: if the buffer isn't at its maximum capacity,
 signal the input is ready, and when an input handshake completes, write the
 data directly into the buffer and increment the write address, wrapping
 around as necessary.</p>

<pre>
    reg insert = 1'b0;

    always @(*) begin
        input_ready                             = (stored_items_max == 1'b0);
        insert                                  = (input_valid      == 1'b1) && (input_ready  == 1'b1);

        buffer_wren                             = (insert == 1'b1);
        increment_buffer_write_addr             = (insert == 1'b1);
        load_buffer_write_addr                  = (increment_buffer_write_addr == 1'b1) && (buffer_write_addr == ADDR_LAST [ADDR_WIDTH-1:0]);
        toggle_buffer_write_addr_wrap_around    = (load_buffer_write_addr      == 1'b1);
    end
</pre>

<h3>Output Interface (Remove)</h3>
<p>The output interface is not so simple because the output is registered, and
 so holds data independently of the buffer. We signal the output holds valid
 data whenever we can remove an item from the buffer and load it into the
 output register. We meet this condition if an output handshake completes,
 or if the buffer holds an item but the output register is not holding any
 valid data.  Also, we do not increment/wrap the read address if the
 previous item removed from the buffer and loaded into the output register
 was the last one.</p>

<pre>
    reg remove                  = 1'b0;
    reg output_leaving_idle     = 1'b0;
    reg load_output_register    = 1'b0;

    always @(*) begin
        remove                              = (output_valid == 1'b1) && (output_ready        == 1'b1);
        output_leaving_idle                 = (output_valid == 1'b0) && (stored_items_zero   == 1'b0);
        load_output_register                = (remove       == 1'b1) || (output_leaving_idle == 1'b1);

        buffer_rden                         = (load_output_register == 1'b1) && (stored_items_zero == 1'b0);
        increment_buffer_read_addr          = (load_output_register == 1'b1) && (stored_items_zero == 1'b0);
        load_buffer_read_addr               = (increment_buffer_read_addr == 1'b1) && (buffer_read_addr == ADDR_LAST [ADDR_WIDTH-1:0]);
        toggle_buffer_read_addr_wrap_around = (load_buffer_read_addr      == 1'b1);
    end
</pre>

<p>Finally, <code>output_valid</code> must be registered to match the latency of the
 <code>buffer</code> output register.</p>

<pre>
    <a href="./Register.html">Register</a>
    #(
        .WORD_WIDTH     (1),
        .RESET_VALUE    (1'b0)
    )
    output_data_valid
    (
        .clock          (clock),
        .clock_enable   (load_output_register == 1'b1),
        .clear          (clear),
        .data_in        (stored_items_zero == 1'b0),
        .data_out       (output_valid)
    );

endmodule
</pre>

<hr>
<p><a href="./index.html">Back to FPGA Design Elements</a>
<center><a href="http://fpgacpu.ca/">fpgacpu.ca</a></center>
</body>
</html>

