<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="add_bias_and_relu_flatten3_Softmax" language="c" vlnv="xilinx.com:hls:add_bias_and_relu_flatten3_Softmax:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="S_AXI_INPUT" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_PARAMETER" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_OUTPUT" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="mem_block2_dense" addressQualifier="0" id="0" port="S_AXI_INPUT" size="0x4" offset="0x1000" hostOffset="0x0" hostSize="0x4" type="float[]"/>
      <arg name="bd3" addressQualifier="0" id="1" port="S_AXI_PARAMETER" size="0x4" offset="0x1000" hostOffset="0x0" hostSize="0x4" type="float[]"/>
      <arg name="class" addressQualifier="0" id="2" port="S_AXI_OUTPUT" size="0x4" offset="0x1000" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="result" addressQualifier="0" id="3" port="S_AXI_OUTPUT" size="0x4" offset="0x2000" hostOffset="0x0" hostSize="0x4" type="float[]"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
