Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f25ae1f4180
Device 1 : LE1 Device ID is 0x7f25ae1f4290
Device 2 : LE1 Device ID is 0x7f25ae1f43a0
Device 3 : LE1 Device ID is 0x7f25ae1f44b0
Device 4 : LE1 Device ID is 0x7f25ae1f45c0
Device 5 : LE1 Device ID is 0x7f25ae1f46d0
Device 6 : LE1 Device ID is 0x7f25ae1f47e0
Device 7 : LE1 Device ID is 0x7f25ae1f48f0
Device 8 : LE1 Device ID is 0x7f25ae1f4a00
Device 9 : LE1 Device ID is 0x7f25ae1f4b10
Device 10 : LE1 Device ID is 0x7f25ae1f4c20
Device 11 : LE1 Device ID is 0x7f25ae1f4d30
Device 12 : LE1 Device ID is 0x7f25ae1f4e40
Device 13 : LE1 Device ID is 0x7f25ae1f4f50
Device 14 : LE1 Device ID is 0x7f25ae1f5060
Device 15 : LE1 Device ID is 0x7f25ae1f5170
Device 16 : LE1 Device ID is 0x7f25ae1f5280
Device 17 : LE1 Device ID is 0x7f25ae1f5390
Device 18 : LE1 Device ID is 0x7f25ae1f54a0
Device 19 : LE1 Device ID is 0x7f25ae1f55b0
Executing kernel for 1 iterations
-------------------------------------------
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 252907
Simulation finished, cycleCount = 252908
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 252908
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 251165
Simulation finished, cycleCount = 251166
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 504074
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 251725
Simulation finished, cycleCount = 251726
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 755800
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 252947
Simulation finished, cycleCount = 252948
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 1008748
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249655
Simulation finished, cycleCount = 249656
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 1258404
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 251569
Simulation finished, cycleCount = 251570
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 1509974
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248825
Simulation finished, cycleCount = 248826
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 1758800
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248901
Simulation finished, cycleCount = 248902
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 2007702
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 251999
Simulation finished, cycleCount = 252000
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 2259702
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248937
Simulation finished, cycleCount = 248938
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 2508640
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249457
Simulation finished, cycleCount = 249458
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 2758098
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249119
Simulation finished, cycleCount = 249120
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 3007218
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247821
Simulation finished, cycleCount = 247822
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 3255040
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248633
Simulation finished, cycleCount = 248634
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 3503674
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248541
Simulation finished, cycleCount = 248542
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 3752216
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 252979
Simulation finished, cycleCount = 252980
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 4005196
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 252617
Simulation finished, cycleCount = 252618
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 4257814
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247329
Simulation finished, cycleCount = 247330
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 4505144
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247905
Simulation finished, cycleCount = 247906
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 4753050
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247737
Simulation finished, cycleCount = 247738
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 5000788
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249057
Simulation finished, cycleCount = 249058
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 5249846
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247717
Simulation finished, cycleCount = 247718
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 5497564
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246859
Simulation finished, cycleCount = 246860
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 5744424
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248439
Simulation finished, cycleCount = 248440
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 5992864
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248325
Simulation finished, cycleCount = 248326
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 6241190
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 250363
Simulation finished, cycleCount = 250364
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 6491554
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247461
Simulation finished, cycleCount = 247462
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 6739016
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248763
Simulation finished, cycleCount = 248764
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 6987780
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 250789
Simulation finished, cycleCount = 250790
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 7238570
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247541
Simulation finished, cycleCount = 247542
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 7486112
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247401
Simulation finished, cycleCount = 247402
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 7733514
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248463
Simulation finished, cycleCount = 248464
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 7981978
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247147
Simulation finished, cycleCount = 247148
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 8229126
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247633
Simulation finished, cycleCount = 247634
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 8476760
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247513
Simulation finished, cycleCount = 247514
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 8724274
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 250299
Simulation finished, cycleCount = 250300
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 8974574
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 250117
Simulation finished, cycleCount = 250118
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 9224692
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 253305
Simulation finished, cycleCount = 253306
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 9477998
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248235
Simulation finished, cycleCount = 248236
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 9726234
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246915
Simulation finished, cycleCount = 246916
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 9973150
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249513
Simulation finished, cycleCount = 249514
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 10222664
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247681
Simulation finished, cycleCount = 247682
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 10470346
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247795
Simulation finished, cycleCount = 247796
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 10718142
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248965
Simulation finished, cycleCount = 248966
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 10967108
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247699
Simulation finished, cycleCount = 247700
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 11214808
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247759
Simulation finished, cycleCount = 247760
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 11462568
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247505
Simulation finished, cycleCount = 247506
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 11710074
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247905
Simulation finished, cycleCount = 247906
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 11957980
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249837
Simulation finished, cycleCount = 249838
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 12207818
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246691
Simulation finished, cycleCount = 246692
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 12454510
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249945
Simulation finished, cycleCount = 249946
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 12704456
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247623
Simulation finished, cycleCount = 247624
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 12952080
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248327
Simulation finished, cycleCount = 248328
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 13200408
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247113
Simulation finished, cycleCount = 247114
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 13447522
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247045
Simulation finished, cycleCount = 247046
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 13694568
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 251911
Simulation finished, cycleCount = 251912
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 13946480
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246597
Simulation finished, cycleCount = 246598
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 14193078
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247457
Simulation finished, cycleCount = 247458
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 14440536
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 250013
Simulation finished, cycleCount = 250014
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 14690550
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246807
Simulation finished, cycleCount = 246808
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 14937358
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248973
Simulation finished, cycleCount = 248974
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 15186332
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 250757
Simulation finished, cycleCount = 250758
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 15437090
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246783
Simulation finished, cycleCount = 246784
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 15683874
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246991
Simulation finished, cycleCount = 246992
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 15930866
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248589
Simulation finished, cycleCount = 248590
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 16179456
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247523
Simulation finished, cycleCount = 247524
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 16426980
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246843
Simulation finished, cycleCount = 246844
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 16673824
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246955
Simulation finished, cycleCount = 246956
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 16920780
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247471
Simulation finished, cycleCount = 247472
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 17168252
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247039
Simulation finished, cycleCount = 247040
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 17415292
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247789
Simulation finished, cycleCount = 247790
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 17663082
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247961
Simulation finished, cycleCount = 247962
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 17911044
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 252663
Simulation finished, cycleCount = 252664
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 18163708
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247859
Simulation finished, cycleCount = 247860
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 18411568
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246865
Simulation finished, cycleCount = 246866
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 18658434
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247735
Simulation finished, cycleCount = 247736
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 18906170
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247619
Simulation finished, cycleCount = 247620
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 19153790
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247033
Simulation finished, cycleCount = 247034
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 19400824
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248727
Simulation finished, cycleCount = 248728
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 19649552
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246587
Simulation finished, cycleCount = 246588
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 19896140
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247225
Simulation finished, cycleCount = 247226
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 20143366
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246739
Simulation finished, cycleCount = 246740
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 20390106
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 250341
Simulation finished, cycleCount = 250342
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 20640448
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246557
Simulation finished, cycleCount = 246558
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 20887006
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247037
Simulation finished, cycleCount = 247038
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 21134044
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247317
Simulation finished, cycleCount = 247318
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 21381362
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246941
Simulation finished, cycleCount = 246942
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 21628304
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246553
Simulation finished, cycleCount = 246554
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 21874858
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247143
Simulation finished, cycleCount = 247144
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 22122002
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247081
Simulation finished, cycleCount = 247082
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 22369084
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247039
Simulation finished, cycleCount = 247040
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 22616124
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247179
Simulation finished, cycleCount = 247180
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 22863304
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249789
Simulation finished, cycleCount = 249790
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 23113094
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247313
Simulation finished, cycleCount = 247314
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 23360408
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246955
Simulation finished, cycleCount = 246956
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 23607364
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249529
Simulation finished, cycleCount = 249530
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 23856894
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246899
Simulation finished, cycleCount = 246900
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 24103794
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247713
Simulation finished, cycleCount = 247714
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 24351508
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248311
Simulation finished, cycleCount = 248312
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 24599820
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249551
Simulation finished, cycleCount = 249552
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 24849372
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247521
Simulation finished, cycleCount = 247522
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 25096894
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 249923
Simulation finished, cycleCount = 249924
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 25346818
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247161
Simulation finished, cycleCount = 247162
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 25593980
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246727
Simulation finished, cycleCount = 246728
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 25840708
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247423
Simulation finished, cycleCount = 247424
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 26088132
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246445
Simulation finished, cycleCount = 246446
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 26334578
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246981
Simulation finished, cycleCount = 246982
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 26581560
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247135
Simulation finished, cycleCount = 247136
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 26828696
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246873
Simulation finished, cycleCount = 246874
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 27075570
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247043
Simulation finished, cycleCount = 247044
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 27322614
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246761
Simulation finished, cycleCount = 246762
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 27569376
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248675
Simulation finished, cycleCount = 248676
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 27818052
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246737
Simulation finished, cycleCount = 246738
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 28064790
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246431
Simulation finished, cycleCount = 246432
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 28311222
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246783
Simulation finished, cycleCount = 246784
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 28558006
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246461
Simulation finished, cycleCount = 246462
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 28804468
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247023
Simulation finished, cycleCount = 247024
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 29051492
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246711
Simulation finished, cycleCount = 246712
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 29298204
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247623
Simulation finished, cycleCount = 247624
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 29545828
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248067
Simulation finished, cycleCount = 248068
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 29793896
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246509
Simulation finished, cycleCount = 246510
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 30040406
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246481
Simulation finished, cycleCount = 246482
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 30286888
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247061
Simulation finished, cycleCount = 247062
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 30533950
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246609
Simulation finished, cycleCount = 246610
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 30780560
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246773
Simulation finished, cycleCount = 246774
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 31027334
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248173
Simulation finished, cycleCount = 248174
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 31275508
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 248187
Simulation finished, cycleCount = 248188
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 31523696
Device: 1 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 246993
Simulation finished, cycleCount = 246994
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 31770690

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
2869698296 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fb90abf4180
Device 1 : LE1 Device ID is 0x7fb90abf4290
Device 2 : LE1 Device ID is 0x7fb90abf43a0
Device 3 : LE1 Device ID is 0x7fb90abf44b0
Device 4 : LE1 Device ID is 0x7fb90abf45c0
Device 5 : LE1 Device ID is 0x7fb90abf46d0
Device 6 : LE1 Device ID is 0x7fb90abf47e0
Device 7 : LE1 Device ID is 0x7fb90abf48f0
Device 8 : LE1 Device ID is 0x7fb90abf4a00
Device 9 : LE1 Device ID is 0x7fb90abf4b10
Device 10 : LE1 Device ID is 0x7fb90abf4c20
Device 11 : LE1 Device ID is 0x7fb90abf4d30
Device 12 : LE1 Device ID is 0x7fb90abf4e40
Device 13 : LE1 Device ID is 0x7fb90abf4f50
Device 14 : LE1 Device ID is 0x7fb90abf5060
Device 15 : LE1 Device ID is 0x7fb90abf5170
Device 16 : LE1 Device ID is 0x7fb90abf5280
Device 17 : LE1 Device ID is 0x7fb90abf5390
Device 18 : LE1 Device ID is 0x7fb90abf54a0
Device 19 : LE1 Device ID is 0x7fb90abf55b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 126359
HALT operation received from [0][1][0] at cycle 126563
Simulation finished, cycleCount = 126564
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 126564
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 125225
HALT operation received from [0][0][0] at cycle 125955
Simulation finished, cycleCount = 125956
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 252520
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 125827
HALT operation received from [0][0][0] at cycle 125913
Simulation finished, cycleCount = 125914
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 378434
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 126381
HALT operation received from [0][1][0] at cycle 126581
Simulation finished, cycleCount = 126582
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 505016
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124661
HALT operation received from [0][0][0] at cycle 125009
Simulation finished, cycleCount = 125010
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 630026
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 125785
HALT operation received from [0][1][0] at cycle 125799
Simulation finished, cycleCount = 125800
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 755826
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124371
HALT operation received from [0][1][0] at cycle 124469
Simulation finished, cycleCount = 124470
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 880296
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124177
HALT operation received from [0][0][0] at cycle 124739
Simulation finished, cycleCount = 124740
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 1005036
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 125719
HALT operation received from [0][0][0] at cycle 126295
Simulation finished, cycleCount = 126296
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 1131332
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124257
HALT operation received from [0][0][0] at cycle 124695
Simulation finished, cycleCount = 124696
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 1256028
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124693
HALT operation received from [0][1][0] at cycle 124779
Simulation finished, cycleCount = 124780
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 1380808
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124351
HALT operation received from [0][1][0] at cycle 124783
Simulation finished, cycleCount = 124784
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 1505592
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123705
HALT operation received from [0][1][0] at cycle 124131
Simulation finished, cycleCount = 124132
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 1629724
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124197
HALT operation received from [0][1][0] at cycle 124451
Simulation finished, cycleCount = 124452
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 1754176
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124269
HALT operation received from [0][0][0] at cycle 124287
Simulation finished, cycleCount = 124288
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 1878464
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 126125
HALT operation received from [0][1][0] at cycle 126869
Simulation finished, cycleCount = 126870
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 2005334
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 126151
HALT operation received from [0][0][0] at cycle 126481
Simulation finished, cycleCount = 126482
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 2131816
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123567
HALT operation received from [0][1][0] at cycle 123777
Simulation finished, cycleCount = 123778
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 2255594
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123945
HALT operation received from [0][0][0] at cycle 123975
Simulation finished, cycleCount = 123976
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 2379570
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123851
HALT operation received from [0][0][0] at cycle 123901
Simulation finished, cycleCount = 123902
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 2503472
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124391
HALT operation received from [0][0][0] at cycle 124681
Simulation finished, cycleCount = 124682
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 2628154
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123819
HALT operation received from [0][1][0] at cycle 123913
Simulation finished, cycleCount = 123914
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 2752068
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123343
HALT operation received from [0][1][0] at cycle 123531
Simulation finished, cycleCount = 123532
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 2875600
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123885
HALT operation received from [0][0][0] at cycle 124569
Simulation finished, cycleCount = 124570
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 3000170
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124115
HALT operation received from [0][0][0] at cycle 124225
Simulation finished, cycleCount = 124226
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 3124396
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124995
HALT operation received from [0][1][0] at cycle 125383
Simulation finished, cycleCount = 125384
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 3249780
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123673
HALT operation received from [0][0][0] at cycle 123803
Simulation finished, cycleCount = 123804
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 3373584
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124297
HALT operation received from [0][0][0] at cycle 124481
Simulation finished, cycleCount = 124482
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 3498066
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 125151
HALT operation received from [0][0][0] at cycle 125653
Simulation finished, cycleCount = 125654
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 3623720
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123729
HALT operation received from [0][0][0] at cycle 123827
Simulation finished, cycleCount = 123828
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 3747548
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123593
HALT operation received from [0][0][0] at cycle 123823
Simulation finished, cycleCount = 123824
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 3871372
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124221
HALT operation received from [0][1][0] at cycle 124257
Simulation finished, cycleCount = 124258
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 3995630
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123579
HALT operation received from [0][1][0] at cycle 123583
Simulation finished, cycleCount = 123584
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 4119214
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123669
HALT operation received from [0][1][0] at cycle 123979
Simulation finished, cycleCount = 123980
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 4243194
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123607
HALT operation received from [0][1][0] at cycle 123921
Simulation finished, cycleCount = 123922
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 4367116
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124799
HALT operation received from [0][0][0] at cycle 125515
Simulation finished, cycleCount = 125516
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 4492632
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124635
HALT operation received from [0][1][0] at cycle 125497
Simulation finished, cycleCount = 125498
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 4618130
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 126415
HALT operation received from [0][1][0] at cycle 126905
Simulation finished, cycleCount = 126906
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 4745036
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123813
HALT operation received from [0][1][0] at cycle 124437
Simulation finished, cycleCount = 124438
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 4869474
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123453
HALT operation received from [0][0][0] at cycle 123477
Simulation finished, cycleCount = 123478
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 4992952
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124747
HALT operation received from [0][0][0] at cycle 124781
Simulation finished, cycleCount = 124782
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 5117734
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123841
HALT operation received from [0][1][0] at cycle 123855
Simulation finished, cycleCount = 123856
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 5241590
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123865
HALT operation received from [0][0][0] at cycle 123945
Simulation finished, cycleCount = 123946
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 5365536
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124411
HALT operation received from [0][0][0] at cycle 124569
Simulation finished, cycleCount = 124570
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 5490106
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123779
HALT operation received from [0][1][0] at cycle 123935
Simulation finished, cycleCount = 123936
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 5614042
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123877
HALT operation received from [0][1][0] at cycle 123897
Simulation finished, cycleCount = 123898
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 5737940
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123737
HALT operation received from [0][0][0] at cycle 123783
Simulation finished, cycleCount = 123784
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 5861724
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123943
HALT operation received from [0][0][0] at cycle 123977
Simulation finished, cycleCount = 123978
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 5985702
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124647
HALT operation received from [0][1][0] at cycle 125205
Simulation finished, cycleCount = 125206
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 6110908
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123333
HALT operation received from [0][0][0] at cycle 123373
Simulation finished, cycleCount = 123374
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 6234282
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124587
HALT operation received from [0][0][0] at cycle 125373
Simulation finished, cycleCount = 125374
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 6359656
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123729
HALT operation received from [0][1][0] at cycle 123909
Simulation finished, cycleCount = 123910
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 6483566
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124053
HALT operation received from [0][0][0] at cycle 124289
Simulation finished, cycleCount = 124290
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 6607856
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123539
HALT operation received from [0][0][0] at cycle 123589
Simulation finished, cycleCount = 123590
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 6731446
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123521
HALT operation received from [0][0][0] at cycle 123539
Simulation finished, cycleCount = 123540
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 6854986
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 125761
HALT operation received from [0][1][0] at cycle 126165
Simulation finished, cycleCount = 126166
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 6981152
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123293
HALT operation received from [0][1][0] at cycle 123319
Simulation finished, cycleCount = 123320
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 7104472
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123683
HALT operation received from [0][1][0] at cycle 123789
Simulation finished, cycleCount = 123790
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 7228262
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124703
HALT operation received from [0][0][0] at cycle 125325
Simulation finished, cycleCount = 125326
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 7353588
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123407
HALT operation received from [0][0][0] at cycle 123415
Simulation finished, cycleCount = 123416
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 7477004
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124297
HALT operation received from [0][0][0] at cycle 124691
Simulation finished, cycleCount = 124692
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 7601696
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 125291
HALT operation received from [0][1][0] at cycle 125481
Simulation finished, cycleCount = 125482
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 7727178
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123391
HALT operation received from [0][0][0] at cycle 123407
Simulation finished, cycleCount = 123408
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 7850586
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123501
HALT operation received from [0][0][0] at cycle 123505
Simulation finished, cycleCount = 123506
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 7974092
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124199
HALT operation received from [0][0][0] at cycle 124405
Simulation finished, cycleCount = 124406
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 8098498
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123571
HALT operation received from [0][1][0] at cycle 123967
Simulation finished, cycleCount = 123968
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 8222466
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123401
HALT operation received from [0][1][0] at cycle 123457
Simulation finished, cycleCount = 123458
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 8345924
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123391
HALT operation received from [0][0][0] at cycle 123579
Simulation finished, cycleCount = 123580
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 8469504
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123573
HALT operation received from [0][1][0] at cycle 123913
Simulation finished, cycleCount = 123914
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 8593418
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123515
HALT operation received from [0][1][0] at cycle 123539
Simulation finished, cycleCount = 123540
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 8716958
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123733
HALT operation received from [0][1][0] at cycle 124071
Simulation finished, cycleCount = 124072
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 8841030
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123823
HALT operation received from [0][0][0] at cycle 124153
Simulation finished, cycleCount = 124154
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 8965184
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 126129
HALT operation received from [0][1][0] at cycle 126549
Simulation finished, cycleCount = 126550
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 9091734
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123889
HALT operation received from [0][0][0] at cycle 123985
Simulation finished, cycleCount = 123986
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 9215720
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123389
HALT operation received from [0][0][0] at cycle 123491
Simulation finished, cycleCount = 123492
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 9339212
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123865
HALT operation received from [0][0][0] at cycle 123885
Simulation finished, cycleCount = 123886
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 9463098
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123695
HALT operation received from [0][1][0] at cycle 123939
Simulation finished, cycleCount = 123940
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 9587038
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123505
HALT operation received from [0][0][0] at cycle 123543
Simulation finished, cycleCount = 123544
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 9710582
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124295
HALT operation received from [0][1][0] at cycle 124447
Simulation finished, cycleCount = 124448
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 9835030
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123295
HALT operation received from [0][1][0] at cycle 123307
Simulation finished, cycleCount = 123308
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 9958338
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123605
HALT operation received from [0][1][0] at cycle 123635
Simulation finished, cycleCount = 123636
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 10081974
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123243
HALT operation received from [0][1][0] at cycle 123511
Simulation finished, cycleCount = 123512
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 10205486
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 125169
HALT operation received from [0][1][0] at cycle 125187
Simulation finished, cycleCount = 125188
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 10330674
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123245
HALT operation received from [0][0][0] at cycle 123327
Simulation finished, cycleCount = 123328
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 10454002
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123509
HALT operation received from [0][1][0] at cycle 123543
Simulation finished, cycleCount = 123544
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 10577546
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123565
HALT operation received from [0][0][0] at cycle 123767
Simulation finished, cycleCount = 123768
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 10701314
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123467
HALT operation received from [0][0][0] at cycle 123489
Simulation finished, cycleCount = 123490
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 10824804
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123249
HALT operation received from [0][0][0] at cycle 123319
Simulation finished, cycleCount = 123320
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 10948124
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123567
HALT operation received from [0][0][0] at cycle 123591
Simulation finished, cycleCount = 123592
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 11071716
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123473
HALT operation received from [0][0][0] at cycle 123623
Simulation finished, cycleCount = 123624
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 11195340
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123297
HALT operation received from [0][0][0] at cycle 123757
Simulation finished, cycleCount = 123758
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 11319098
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123593
HALT operation received from [0][1][0] at cycle 123601
Simulation finished, cycleCount = 123602
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 11442700
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124739
HALT operation received from [0][0][0] at cycle 125065
Simulation finished, cycleCount = 125066
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 11567766
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123507
HALT operation received from [0][1][0] at cycle 123821
Simulation finished, cycleCount = 123822
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 11691588
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123465
HALT operation received from [0][0][0] at cycle 123505
Simulation finished, cycleCount = 123506
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 11815094
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124735
HALT operation received from [0][1][0] at cycle 124809
Simulation finished, cycleCount = 124810
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 11939904
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123355
HALT operation received from [0][1][0] at cycle 123559
Simulation finished, cycleCount = 123560
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 12063464
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123667
HALT operation received from [0][1][0] at cycle 124061
Simulation finished, cycleCount = 124062
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 12187526
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124093
HALT operation received from [0][1][0] at cycle 124233
Simulation finished, cycleCount = 124234
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 12311760
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124479
HALT operation received from [0][0][0] at cycle 125087
Simulation finished, cycleCount = 125088
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 12436848
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123761
HALT operation received from [0][1][0] at cycle 123775
Simulation finished, cycleCount = 123776
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 12560624
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124891
HALT operation received from [0][1][0] at cycle 125047
Simulation finished, cycleCount = 125048
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 12685672
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123567
HALT operation received from [0][0][0] at cycle 123609
Simulation finished, cycleCount = 123610
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 12809282
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123355
HALT operation received from [0][1][0] at cycle 123387
Simulation finished, cycleCount = 123388
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 12932670
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123691
HALT operation received from [0][1][0] at cycle 123747
Simulation finished, cycleCount = 123748
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 13056418
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123229
HALT operation received from [0][0][0] at cycle 123231
Simulation finished, cycleCount = 123232
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 13179650
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123385
HALT operation received from [0][0][0] at cycle 123611
Simulation finished, cycleCount = 123612
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 13303262
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123515
HALT operation received from [0][0][0] at cycle 123635
Simulation finished, cycleCount = 123636
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 13426898
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123437
HALT operation received from [0][1][0] at cycle 123451
Simulation finished, cycleCount = 123452
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 13550350
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123491
HALT operation received from [0][1][0] at cycle 123567
Simulation finished, cycleCount = 123568
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 13673918
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123385
HALT operation received from [0][0][0] at cycle 123391
Simulation finished, cycleCount = 123392
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 13797310
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 124177
HALT operation received from [0][1][0] at cycle 124513
Simulation finished, cycleCount = 124514
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 13921824
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123349
HALT operation received from [0][0][0] at cycle 123403
Simulation finished, cycleCount = 123404
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 14045228
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123223
HALT operation received from [0][1][0] at cycle 123223
Simulation finished, cycleCount = 123224
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 14168452
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123387
HALT operation received from [0][0][0] at cycle 123411
Simulation finished, cycleCount = 123412
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 14291864
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123229
HALT operation received from [0][1][0] at cycle 123247
Simulation finished, cycleCount = 123248
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 14415112
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123449
HALT operation received from [0][1][0] at cycle 123589
Simulation finished, cycleCount = 123590
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 14538702
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123255
HALT operation received from [0][1][0] at cycle 123471
Simulation finished, cycleCount = 123472
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 14662174
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123665
HALT operation received from [0][0][0] at cycle 123973
Simulation finished, cycleCount = 123974
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 14786148
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124029
HALT operation received from [0][0][0] at cycle 124053
Simulation finished, cycleCount = 124054
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 14910202
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123251
HALT operation received from [0][0][0] at cycle 123273
Simulation finished, cycleCount = 123274
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 15033476
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123223
HALT operation received from [0][0][0] at cycle 123273
Simulation finished, cycleCount = 123274
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 15156750
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123401
HALT operation received from [0][1][0] at cycle 123675
Simulation finished, cycleCount = 123676
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 15280426
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123289
HALT operation received from [0][1][0] at cycle 123335
Simulation finished, cycleCount = 123336
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 15403762
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123299
HALT operation received from [0][1][0] at cycle 123489
Simulation finished, cycleCount = 123490
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 15527252
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 123883
HALT operation received from [0][0][0] at cycle 124305
Simulation finished, cycleCount = 124306
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 15651558
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 124013
HALT operation received from [0][0][0] at cycle 124189
Simulation finished, cycleCount = 124190
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 15775748
Device: 2 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 123391
HALT operation received from [0][1][0] at cycle 123617
Simulation finished, cycleCount = 123618
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 15899366

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
128720632 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.026
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f521e2dc180
Device 1 : LE1 Device ID is 0x7f521e2dc290
Device 2 : LE1 Device ID is 0x7f521e2dc3a0
Device 3 : LE1 Device ID is 0x7f521e2dc4b0
Device 4 : LE1 Device ID is 0x7f521e2dc5c0
Device 5 : LE1 Device ID is 0x7f521e2dc6d0
Device 6 : LE1 Device ID is 0x7f521e2dc7e0
Device 7 : LE1 Device ID is 0x7f521e2dc8f0
Device 8 : LE1 Device ID is 0x7f521e2dca00
Device 9 : LE1 Device ID is 0x7f521e2dcb10
Device 10 : LE1 Device ID is 0x7f521e2dcc20
Device 11 : LE1 Device ID is 0x7f521e2dcd30
Device 12 : LE1 Device ID is 0x7f521e2dce40
Device 13 : LE1 Device ID is 0x7f521e2dcf50
Device 14 : LE1 Device ID is 0x7f521e2dd060
Device 15 : LE1 Device ID is 0x7f521e2dd170
Device 16 : LE1 Device ID is 0x7f521e2dd280
Device 17 : LE1 Device ID is 0x7f521e2dd390
Device 18 : LE1 Device ID is 0x7f521e2dd4a0
Device 19 : LE1 Device ID is 0x7f521e2dd5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 63077
HALT operation received from [0][2][0] at cycle 63099
HALT operation received from [0][0][0] at cycle 63275
HALT operation received from [0][1][0] at cycle 63501
Simulation finished, cycleCount = 63502
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 63502
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62479
HALT operation received from [0][3][0] at cycle 62761
HALT operation received from [0][2][0] at cycle 62879
HALT operation received from [0][0][0] at cycle 63091
Simulation finished, cycleCount = 63092
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 126594
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62871
HALT operation received from [0][0][0] at cycle 62955
HALT operation received from [0][3][0] at cycle 62971
HALT operation received from [0][2][0] at cycle 62973
Simulation finished, cycleCount = 62974
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 189568
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 63057
HALT operation received from [0][1][0] at cycle 63099
HALT operation received from [0][2][0] at cycle 63339
HALT operation received from [0][3][0] at cycle 63497
Simulation finished, cycleCount = 63498
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 253066
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62243
HALT operation received from [0][2][0] at cycle 62427
HALT operation received from [0][3][0] at cycle 62433
HALT operation received from [0][0][0] at cycle 62597
Simulation finished, cycleCount = 62598
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 315664
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 62851
HALT operation received from [0][3][0] at cycle 62901
HALT operation received from [0][1][0] at cycle 62913
HALT operation received from [0][2][0] at cycle 62949
Simulation finished, cycleCount = 62950
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 378614
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62139
HALT operation received from [0][1][0] at cycle 62149
HALT operation received from [0][0][0] at cycle 62247
HALT operation received from [0][3][0] at cycle 62335
Simulation finished, cycleCount = 62336
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 440950
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61919
HALT operation received from [0][0][0] at cycle 62139
HALT operation received from [0][1][0] at cycle 62273
HALT operation received from [0][2][0] at cycle 62615
Simulation finished, cycleCount = 62616
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 503566
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62743
HALT operation received from [0][1][0] at cycle 62991
HALT operation received from [0][2][0] at cycle 63117
HALT operation received from [0][0][0] at cycle 63193
Simulation finished, cycleCount = 63194
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 566760
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61923
HALT operation received from [0][0][0] at cycle 62339
HALT operation received from [0][3][0] at cycle 62349
HALT operation received from [0][2][0] at cycle 62371
Simulation finished, cycleCount = 62372
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 629132
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62261
HALT operation received from [0][2][0] at cycle 62349
HALT operation received from [0][0][0] at cycle 62359
HALT operation received from [0][3][0] at cycle 62533
Simulation finished, cycleCount = 62534
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 691666
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 62077
HALT operation received from [0][1][0] at cycle 62287
HALT operation received from [0][2][0] at cycle 62289
HALT operation received from [0][3][0] at cycle 62511
Simulation finished, cycleCount = 62512
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 754178
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61801
HALT operation received from [0][3][0] at cycle 61911
HALT operation received from [0][2][0] at cycle 61919
HALT operation received from [0][1][0] at cycle 62235
Simulation finished, cycleCount = 62236
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 816414
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 62085
HALT operation received from [0][3][0] at cycle 62085
HALT operation received from [0][2][0] at cycle 62127
HALT operation received from [0][1][0] at cycle 62381
Simulation finished, cycleCount = 62382
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 878796
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62069
HALT operation received from [0][2][0] at cycle 62103
HALT operation received from [0][0][0] at cycle 62199
HALT operation received from [0][1][0] at cycle 62215
Simulation finished, cycleCount = 62216
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 941012
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62915
HALT operation received from [0][2][0] at cycle 62951
HALT operation received from [0][0][0] at cycle 63189
HALT operation received from [0][3][0] at cycle 63969
Simulation finished, cycleCount = 63970
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 1004982
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62939
HALT operation received from [0][2][0] at cycle 63067
HALT operation received from [0][3][0] at cycle 63227
HALT operation received from [0][0][0] at cycle 63429
Simulation finished, cycleCount = 63430
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 1068412
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61699
HALT operation received from [0][3][0] at cycle 61765
HALT operation received from [0][2][0] at cycle 61883
HALT operation received from [0][1][0] at cycle 62027
Simulation finished, cycleCount = 62028
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 1130440
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61953
HALT operation received from [0][2][0] at cycle 61969
HALT operation received from [0][3][0] at cycle 62007
HALT operation received from [0][0][0] at cycle 62021
Simulation finished, cycleCount = 62022
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 1192462
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61787
HALT operation received from [0][2][0] at cycle 61947
HALT operation received from [0][0][0] at cycle 61969
HALT operation received from [0][1][0] at cycle 62079
Simulation finished, cycleCount = 62080
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 1254542
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62179
HALT operation received from [0][2][0] at cycle 62189
HALT operation received from [0][1][0] at cycle 62227
HALT operation received from [0][0][0] at cycle 62507
Simulation finished, cycleCount = 62508
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 1317050
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61849
HALT operation received from [0][3][0] at cycle 61885
HALT operation received from [0][0][0] at cycle 61985
HALT operation received from [0][1][0] at cycle 62043
Simulation finished, cycleCount = 62044
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 1379094
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61663
HALT operation received from [0][2][0] at cycle 61695
HALT operation received from [0][1][0] at cycle 61759
HALT operation received from [0][3][0] at cycle 61787
Simulation finished, cycleCount = 61788
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 1440882
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61845
HALT operation received from [0][3][0] at cycle 62055
HALT operation received from [0][2][0] at cycle 62193
HALT operation received from [0][0][0] at cycle 62391
Simulation finished, cycleCount = 62392
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 1503274
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61931
HALT operation received from [0][2][0] at cycle 62071
HALT operation received from [0][0][0] at cycle 62169
HALT operation received from [0][3][0] at cycle 62199
Simulation finished, cycleCount = 62200
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 1565474
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62239
HALT operation received from [0][3][0] at cycle 62559
HALT operation received from [0][0][0] at cycle 62771
HALT operation received from [0][1][0] at cycle 62839
Simulation finished, cycleCount = 62840
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 1628314
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61729
HALT operation received from [0][0][0] at cycle 61835
HALT operation received from [0][1][0] at cycle 61959
HALT operation received from [0][2][0] at cycle 61983
Simulation finished, cycleCount = 61984
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 1690298
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62107
HALT operation received from [0][1][0] at cycle 62205
HALT operation received from [0][0][0] at cycle 62225
HALT operation received from [0][2][0] at cycle 62271
Simulation finished, cycleCount = 62272
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 1752570
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62581
HALT operation received from [0][1][0] at cycle 62585
HALT operation received from [0][0][0] at cycle 62773
HALT operation received from [0][2][0] at cycle 62895
Simulation finished, cycleCount = 62896
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 1815466
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61819
HALT operation received from [0][1][0] at cycle 61865
HALT operation received from [0][3][0] at cycle 61879
HALT operation received from [0][2][0] at cycle 62023
Simulation finished, cycleCount = 62024
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 1877490
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61741
HALT operation received from [0][1][0] at cycle 61797
HALT operation received from [0][3][0] at cycle 61811
HALT operation received from [0][2][0] at cycle 62097
Simulation finished, cycleCount = 62098
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 1939588
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62031
HALT operation received from [0][0][0] at cycle 62107
HALT operation received from [0][2][0] at cycle 62129
HALT operation received from [0][1][0] at cycle 62241
Simulation finished, cycleCount = 62242
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 2001830
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61769
HALT operation received from [0][1][0] at cycle 61789
HALT operation received from [0][3][0] at cycle 61809
HALT operation received from [0][0][0] at cycle 61825
Simulation finished, cycleCount = 61826
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 2063656
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61693
HALT operation received from [0][2][0] at cycle 61991
HALT operation received from [0][3][0] at cycle 61993
HALT operation received from [0][1][0] at cycle 62001
Simulation finished, cycleCount = 62002
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 2125658
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61745
HALT operation received from [0][0][0] at cycle 61877
HALT operation received from [0][1][0] at cycle 61961
HALT operation received from [0][3][0] at cycle 61975
Simulation finished, cycleCount = 61976
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 2187634
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62367
HALT operation received from [0][3][0] at cycle 62447
HALT operation received from [0][0][0] at cycle 62747
HALT operation received from [0][2][0] at cycle 62783
Simulation finished, cycleCount = 62784
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 2250418
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62117
HALT operation received from [0][0][0] at cycle 62533
HALT operation received from [0][3][0] at cycle 62605
HALT operation received from [0][1][0] at cycle 62907
Simulation finished, cycleCount = 62908
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 2313326
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 63195
HALT operation received from [0][0][0] at cycle 63235
HALT operation received from [0][3][0] at cycle 63331
HALT operation received from [0][1][0] at cycle 63589
Simulation finished, cycleCount = 63590
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 2376916
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61913
HALT operation received from [0][0][0] at cycle 61915
HALT operation received from [0][3][0] at cycle 62043
HALT operation received from [0][1][0] at cycle 62409
Simulation finished, cycleCount = 62410
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 2439326
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61717
HALT operation received from [0][0][0] at cycle 61743
HALT operation received from [0][2][0] at cycle 61749
HALT operation received from [0][1][0] at cycle 61751
Simulation finished, cycleCount = 61752
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 2501078
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62235
HALT operation received from [0][1][0] at cycle 62369
HALT operation received from [0][3][0] at cycle 62393
HALT operation received from [0][0][0] at cycle 62561
Simulation finished, cycleCount = 62562
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 2563640
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61815
HALT operation received from [0][0][0] at cycle 61907
HALT operation received from [0][2][0] at cycle 61949
HALT operation received from [0][3][0] at cycle 62055
Simulation finished, cycleCount = 62056
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 2625696
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61819
HALT operation received from [0][2][0] at cycle 61945
HALT operation received from [0][0][0] at cycle 62015
HALT operation received from [0][1][0] at cycle 62061
Simulation finished, cycleCount = 62062
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 2687758
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62019
HALT operation received from [0][2][0] at cycle 62275
HALT operation received from [0][0][0] at cycle 62309
HALT operation received from [0][3][0] at cycle 62407
Simulation finished, cycleCount = 62408
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 2750166
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61879
HALT operation received from [0][2][0] at cycle 61915
HALT operation received from [0][1][0] at cycle 61941
HALT operation received from [0][3][0] at cycle 62009
Simulation finished, cycleCount = 62010
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 2812176
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61801
HALT operation received from [0][1][0] at cycle 61937
HALT operation received from [0][3][0] at cycle 61975
HALT operation received from [0][0][0] at cycle 62091
Simulation finished, cycleCount = 62092
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 2874268
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61835
HALT operation received from [0][3][0] at cycle 61859
HALT operation received from [0][1][0] at cycle 61893
HALT operation received from [0][2][0] at cycle 61963
Simulation finished, cycleCount = 61964
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 2936232
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61911
HALT operation received from [0][2][0] at cycle 61947
HALT operation received from [0][0][0] at cycle 62045
HALT operation received from [0][1][0] at cycle 62047
Simulation finished, cycleCount = 62048
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 2998280
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62273
HALT operation received from [0][0][0] at cycle 62389
HALT operation received from [0][1][0] at cycle 62535
HALT operation received from [0][3][0] at cycle 62685
Simulation finished, cycleCount = 62686
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 3060966
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61673
HALT operation received from [0][3][0] at cycle 61675
HALT operation received from [0][2][0] at cycle 61693
HALT operation received from [0][0][0] at cycle 61695
Simulation finished, cycleCount = 61696
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 3122662
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62191
HALT operation received from [0][1][0] at cycle 62411
HALT operation received from [0][2][0] at cycle 62635
HALT operation received from [0][0][0] at cycle 62753
Simulation finished, cycleCount = 62754
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 3185416
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61811
HALT operation received from [0][1][0] at cycle 61919
HALT operation received from [0][0][0] at cycle 61933
HALT operation received from [0][3][0] at cycle 62005
Simulation finished, cycleCount = 62006
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 3247422
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61865
HALT operation received from [0][0][0] at cycle 61979
HALT operation received from [0][1][0] at cycle 62203
HALT operation received from [0][2][0] at cycle 62325
Simulation finished, cycleCount = 62326
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 3309748
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61619
HALT operation received from [0][2][0] at cycle 61675
HALT operation received from [0][0][0] at cycle 61929
HALT operation received from [0][1][0] at cycle 61935
Simulation finished, cycleCount = 61936
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 3371684
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61707
HALT operation received from [0][2][0] at cycle 61773
HALT operation received from [0][0][0] at cycle 61781
HALT operation received from [0][3][0] at cycle 61829
Simulation finished, cycleCount = 61830
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 3433514
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62883
HALT operation received from [0][0][0] at cycle 62893
HALT operation received from [0][3][0] at cycle 62963
HALT operation received from [0][1][0] at cycle 63217
Simulation finished, cycleCount = 63218
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 3496732
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61653
HALT operation received from [0][0][0] at cycle 61655
HALT operation received from [0][1][0] at cycle 61659
HALT operation received from [0][3][0] at cycle 61675
Simulation finished, cycleCount = 61676
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 3558408
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61779
HALT operation received from [0][1][0] at cycle 61891
HALT operation received from [0][3][0] at cycle 61913
HALT operation received from [0][2][0] at cycle 61919
Simulation finished, cycleCount = 61920
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 3620328
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62297
HALT operation received from [0][1][0] at cycle 62421
HALT operation received from [0][2][0] at cycle 62663
HALT operation received from [0][0][0] at cycle 62677
Simulation finished, cycleCount = 62678
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 3683006
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61663
HALT operation received from [0][0][0] at cycle 61693
HALT operation received from [0][2][0] at cycle 61737
HALT operation received from [0][1][0] at cycle 61759
Simulation finished, cycleCount = 61760
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 3744766
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62125
HALT operation received from [0][0][0] at cycle 62177
HALT operation received from [0][1][0] at cycle 62187
HALT operation received from [0][2][0] at cycle 62529
Simulation finished, cycleCount = 62530
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 3807296
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62605
HALT operation received from [0][1][0] at cycle 62661
HALT operation received from [0][0][0] at cycle 62701
HALT operation received from [0][3][0] at cycle 62835
Simulation finished, cycleCount = 62836
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 3870132
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61681
HALT operation received from [0][0][0] at cycle 61689
HALT operation received from [0][3][0] at cycle 61725
HALT operation received from [0][2][0] at cycle 61733
Simulation finished, cycleCount = 61734
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 3931866
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61733
HALT operation received from [0][0][0] at cycle 61743
HALT operation received from [0][2][0] at cycle 61777
HALT operation received from [0][1][0] at cycle 61783
Simulation finished, cycleCount = 61784
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 3993650
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62057
HALT operation received from [0][2][0] at cycle 62135
HALT operation received from [0][1][0] at cycle 62157
HALT operation received from [0][0][0] at cycle 62285
Simulation finished, cycleCount = 62286
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 4055936
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61751
HALT operation received from [0][1][0] at cycle 61807
HALT operation received from [0][2][0] at cycle 61835
HALT operation received from [0][3][0] at cycle 62175
Simulation finished, cycleCount = 62176
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 4118112
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61701
HALT operation received from [0][0][0] at cycle 61715
HALT operation received from [0][3][0] at cycle 61727
HALT operation received from [0][1][0] at cycle 61745
Simulation finished, cycleCount = 61746
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 4179858
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61669
HALT operation received from [0][0][0] at cycle 61733
HALT operation received from [0][3][0] at cycle 61737
HALT operation received from [0][2][0] at cycle 61861
Simulation finished, cycleCount = 61862
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 4241720
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61739
HALT operation received from [0][3][0] at cycle 61815
HALT operation received from [0][2][0] at cycle 61849
HALT operation received from [0][1][0] at cycle 62113
Simulation finished, cycleCount = 62114
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 4303834
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61745
HALT operation received from [0][3][0] at cycle 61775
HALT operation received from [0][1][0] at cycle 61779
HALT operation received from [0][0][0] at cycle 61785
Simulation finished, cycleCount = 61786
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 4365620
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61725
HALT operation received from [0][3][0] at cycle 62009
HALT operation received from [0][2][0] at cycle 62023
HALT operation received from [0][1][0] at cycle 62077
Simulation finished, cycleCount = 62078
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 4427698
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61859
HALT operation received from [0][0][0] at cycle 61895
HALT operation received from [0][1][0] at cycle 61979
HALT operation received from [0][2][0] at cycle 62273
Simulation finished, cycleCount = 62274
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 4489972
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 62959
HALT operation received from [0][2][0] at cycle 63185
HALT operation received from [0][3][0] at cycle 63241
HALT operation received from [0][1][0] at cycle 63323
Simulation finished, cycleCount = 63324
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 4553296
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61893
HALT operation received from [0][2][0] at cycle 61995
HALT operation received from [0][0][0] at cycle 62005
HALT operation received from [0][3][0] at cycle 62011
Simulation finished, cycleCount = 62012
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 4615308
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61701
HALT operation received from [0][3][0] at cycle 61703
HALT operation received from [0][2][0] at cycle 61717
HALT operation received from [0][0][0] at cycle 61789
Simulation finished, cycleCount = 61790
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 4677098
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61871
HALT operation received from [0][3][0] at cycle 61909
HALT operation received from [0][1][0] at cycle 61971
HALT operation received from [0][2][0] at cycle 62029
Simulation finished, cycleCount = 62030
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 4739128
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61833
HALT operation received from [0][0][0] at cycle 61877
HALT operation received from [0][1][0] at cycle 61929
HALT operation received from [0][3][0] at cycle 62025
Simulation finished, cycleCount = 62026
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 4801154
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61727
HALT operation received from [0][3][0] at cycle 61747
HALT operation received from [0][1][0] at cycle 61773
HALT operation received from [0][0][0] at cycle 61831
Simulation finished, cycleCount = 61832
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 4862986
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62069
HALT operation received from [0][2][0] at cycle 62125
HALT operation received from [0][0][0] at cycle 62185
HALT operation received from [0][3][0] at cycle 62393
Simulation finished, cycleCount = 62394
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 4925380
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61653
HALT operation received from [0][1][0] at cycle 61653
HALT operation received from [0][2][0] at cycle 61657
HALT operation received from [0][3][0] at cycle 61669
Simulation finished, cycleCount = 61670
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 4987050
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61805
HALT operation received from [0][0][0] at cycle 61815
HALT operation received from [0][1][0] at cycle 61817
HALT operation received from [0][3][0] at cycle 61833
Simulation finished, cycleCount = 61834
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 5048884
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61627
HALT operation received from [0][0][0] at cycle 61631
HALT operation received from [0][1][0] at cycle 61681
HALT operation received from [0][3][0] at cycle 61845
Simulation finished, cycleCount = 61846
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 5110730
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62507
HALT operation received from [0][1][0] at cycle 62531
HALT operation received from [0][3][0] at cycle 62671
HALT operation received from [0][0][0] at cycle 62677
Simulation finished, cycleCount = 62678
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 5173408
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61623
HALT operation received from [0][1][0] at cycle 61625
HALT operation received from [0][3][0] at cycle 61635
HALT operation received from [0][0][0] at cycle 61719
Simulation finished, cycleCount = 61720
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 5235128
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61733
HALT operation received from [0][2][0] at cycle 61743
HALT operation received from [0][0][0] at cycle 61781
HALT operation received from [0][1][0] at cycle 61825
Simulation finished, cycleCount = 61826
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 5296954
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61753
HALT operation received from [0][1][0] at cycle 61827
HALT operation received from [0][0][0] at cycle 61875
HALT operation received from [0][2][0] at cycle 61907
Simulation finished, cycleCount = 61908
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 5358862
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61719
HALT operation received from [0][2][0] at cycle 61735
HALT operation received from [0][3][0] at cycle 61763
HALT operation received from [0][0][0] at cycle 61769
Simulation finished, cycleCount = 61770
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 5420632
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61619
HALT operation received from [0][2][0] at cycle 61619
HALT operation received from [0][3][0] at cycle 61645
HALT operation received from [0][0][0] at cycle 61715
Simulation finished, cycleCount = 61716
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 5482348
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61715
HALT operation received from [0][0][0] at cycle 61737
HALT operation received from [0][1][0] at cycle 61867
HALT operation received from [0][2][0] at cycle 61869
Simulation finished, cycleCount = 61870
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 5544218
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61709
HALT operation received from [0][0][0] at cycle 61737
HALT operation received from [0][1][0] at cycle 61779
HALT operation received from [0][2][0] at cycle 61901
Simulation finished, cycleCount = 61902
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 5606120
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61651
HALT operation received from [0][1][0] at cycle 61661
HALT operation received from [0][2][0] at cycle 61709
HALT operation received from [0][0][0] at cycle 62063
Simulation finished, cycleCount = 62064
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 5668184
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61785
HALT operation received from [0][3][0] at cycle 61785
HALT operation received from [0][2][0] at cycle 61823
HALT operation received from [0][1][0] at cycle 61831
Simulation finished, cycleCount = 61832
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 5730016
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62345
HALT operation received from [0][3][0] at cycle 62409
HALT operation received from [0][2][0] at cycle 62421
HALT operation received from [0][0][0] at cycle 62659
Simulation finished, cycleCount = 62660
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 5792676
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61713
HALT operation received from [0][3][0] at cycle 61779
HALT operation received from [0][2][0] at cycle 61809
HALT operation received from [0][1][0] at cycle 62057
Simulation finished, cycleCount = 62058
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 5854734
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61697
HALT operation received from [0][3][0] at cycle 61721
HALT operation received from [0][1][0] at cycle 61759
HALT operation received from [0][2][0] at cycle 61823
Simulation finished, cycleCount = 61824
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 5916558
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62319
HALT operation received from [0][0][0] at cycle 62343
HALT operation received from [0][2][0] at cycle 62407
HALT operation received from [0][3][0] at cycle 62505
Simulation finished, cycleCount = 62506
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 5979064
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61675
HALT operation received from [0][0][0] at cycle 61695
HALT operation received from [0][3][0] at cycle 61709
HALT operation received from [0][1][0] at cycle 61865
Simulation finished, cycleCount = 61866
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 6040930
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61815
HALT operation received from [0][0][0] at cycle 61867
HALT operation received from [0][1][0] at cycle 62023
HALT operation received from [0][3][0] at cycle 62053
Simulation finished, cycleCount = 62054
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 6102984
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 62029
HALT operation received from [0][0][0] at cycle 62079
HALT operation received from [0][1][0] at cycle 62105
HALT operation received from [0][3][0] at cycle 62143
Simulation finished, cycleCount = 62144
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 6165128
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 62157
HALT operation received from [0][3][0] at cycle 62337
HALT operation received from [0][2][0] at cycle 62393
HALT operation received from [0][0][0] at cycle 62709
Simulation finished, cycleCount = 62710
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 6227838
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61829
HALT operation received from [0][0][0] at cycle 61877
HALT operation received from [0][2][0] at cycle 61899
HALT operation received from [0][1][0] at cycle 61961
Simulation finished, cycleCount = 61962
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 6289800
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 62363
HALT operation received from [0][3][0] at cycle 62525
HALT operation received from [0][1][0] at cycle 62537
HALT operation received from [0][2][0] at cycle 62543
Simulation finished, cycleCount = 62544
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 6352344
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61779
HALT operation received from [0][2][0] at cycle 61801
HALT operation received from [0][1][0] at cycle 61803
HALT operation received from [0][0][0] at cycle 61823
Simulation finished, cycleCount = 61824
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 6414168
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61679
HALT operation received from [0][3][0] at cycle 61685
HALT operation received from [0][0][0] at cycle 61691
HALT operation received from [0][1][0] at cycle 61717
Simulation finished, cycleCount = 61718
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 6475886
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61759
HALT operation received from [0][3][0] at cycle 61847
HALT operation received from [0][1][0] at cycle 61915
HALT operation received from [0][0][0] at cycle 61947
Simulation finished, cycleCount = 61948
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 6537834
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61621
HALT operation received from [0][1][0] at cycle 61621
HALT operation received from [0][3][0] at cycle 61623
HALT operation received from [0][2][0] at cycle 61625
Simulation finished, cycleCount = 61626
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 6599460
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61621
HALT operation received from [0][1][0] at cycle 61779
HALT operation received from [0][0][0] at cycle 61793
HALT operation received from [0][2][0] at cycle 61833
Simulation finished, cycleCount = 61834
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 6661294
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61703
HALT operation received from [0][1][0] at cycle 61723
HALT operation received from [0][3][0] at cycle 61807
HALT operation received from [0][0][0] at cycle 61947
Simulation finished, cycleCount = 61948
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 6723242
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61683
HALT operation received from [0][0][0] at cycle 61695
HALT operation received from [0][2][0] at cycle 61757
HALT operation received from [0][1][0] at cycle 61783
Simulation finished, cycleCount = 61784
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 6785026
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61727
HALT operation received from [0][0][0] at cycle 61779
HALT operation received from [0][3][0] at cycle 61785
HALT operation received from [0][1][0] at cycle 61797
Simulation finished, cycleCount = 61798
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 6846824
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61695
HALT operation received from [0][2][0] at cycle 61697
HALT operation received from [0][1][0] at cycle 61705
HALT operation received from [0][0][0] at cycle 61709
Simulation finished, cycleCount = 61710
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 6908534
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61873
HALT operation received from [0][3][0] at cycle 62145
HALT operation received from [0][0][0] at cycle 62319
HALT operation received from [0][1][0] at cycle 62383
Simulation finished, cycleCount = 62384
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 6970918
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61677
HALT operation received from [0][0][0] at cycle 61681
HALT operation received from [0][3][0] at cycle 61687
HALT operation received from [0][2][0] at cycle 61737
Simulation finished, cycleCount = 61738
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 7032656
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61619
HALT operation received from [0][1][0] at cycle 61619
HALT operation received from [0][2][0] at cycle 61619
HALT operation received from [0][3][0] at cycle 61619
Simulation finished, cycleCount = 61620
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 7094276
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61697
HALT operation received from [0][0][0] at cycle 61699
HALT operation received from [0][3][0] at cycle 61705
HALT operation received from [0][2][0] at cycle 61727
Simulation finished, cycleCount = 61728
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 7156004
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61619
HALT operation received from [0][0][0] at cycle 61625
HALT operation received from [0][3][0] at cycle 61625
HALT operation received from [0][1][0] at cycle 61637
Simulation finished, cycleCount = 61638
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 7217642
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61657
HALT operation received from [0][2][0] at cycle 61693
HALT operation received from [0][0][0] at cycle 61771
HALT operation received from [0][1][0] at cycle 61947
Simulation finished, cycleCount = 61948
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 7279590
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61631
HALT operation received from [0][2][0] at cycle 61639
HALT operation received from [0][3][0] at cycle 61641
HALT operation received from [0][1][0] at cycle 61845
Simulation finished, cycleCount = 61846
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 7341436
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61765
HALT operation received from [0][0][0] at cycle 61903
HALT operation received from [0][1][0] at cycle 61915
HALT operation received from [0][2][0] at cycle 62085
Simulation finished, cycleCount = 62086
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 7403522
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61907
HALT operation received from [0][0][0] at cycle 61929
HALT operation received from [0][1][0] at cycle 62137
HALT operation received from [0][2][0] at cycle 62139
Simulation finished, cycleCount = 62140
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 7465662
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61619
HALT operation received from [0][0][0] at cycle 61623
HALT operation received from [0][3][0] at cycle 61647
HALT operation received from [0][2][0] at cycle 61665
Simulation finished, cycleCount = 61666
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 7527328
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61619
HALT operation received from [0][1][0] at cycle 61619
HALT operation received from [0][3][0] at cycle 61619
HALT operation received from [0][2][0] at cycle 61669
Simulation finished, cycleCount = 61670
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 7588998
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61673
HALT operation received from [0][2][0] at cycle 61743
HALT operation received from [0][1][0] at cycle 61841
HALT operation received from [0][3][0] at cycle 61849
Simulation finished, cycleCount = 61850
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 7650848
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 61651
HALT operation received from [0][0][0] at cycle 61653
HALT operation received from [0][3][0] at cycle 61667
HALT operation received from [0][1][0] at cycle 61683
Simulation finished, cycleCount = 61684
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 7712532
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 61641
HALT operation received from [0][0][0] at cycle 61645
HALT operation received from [0][2][0] at cycle 61669
HALT operation received from [0][1][0] at cycle 61863
Simulation finished, cycleCount = 61864
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 7774396
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 61937
HALT operation received from [0][0][0] at cycle 61955
HALT operation received from [0][3][0] at cycle 61961
HALT operation received from [0][2][0] at cycle 62365
Simulation finished, cycleCount = 62366
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 7836762
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 62005
HALT operation received from [0][1][0] at cycle 62023
HALT operation received from [0][2][0] at cycle 62091
HALT operation received from [0][0][0] at cycle 62113
Simulation finished, cycleCount = 62114
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 7898876
Device: 4 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 61653
HALT operation received from [0][1][0] at cycle 61729
HALT operation received from [0][2][0] at cycle 61753
HALT operation received from [0][3][0] at cycle 61903
Simulation finished, cycleCount = 61904
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 7960780

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
454729464 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.022
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fdaf745c180
Device 1 : LE1 Device ID is 0x7fdaf745c290
Device 2 : LE1 Device ID is 0x7fdaf745c3a0
Device 3 : LE1 Device ID is 0x7fdaf745c4b0
Device 4 : LE1 Device ID is 0x7fdaf745c5c0
Device 5 : LE1 Device ID is 0x7fdaf745c6d0
Device 6 : LE1 Device ID is 0x7fdaf745c7e0
Device 7 : LE1 Device ID is 0x7fdaf745c8f0
Device 8 : LE1 Device ID is 0x7fdaf745ca00
Device 9 : LE1 Device ID is 0x7fdaf745cb10
Device 10 : LE1 Device ID is 0x7fdaf745cc20
Device 11 : LE1 Device ID is 0x7fdaf745cd30
Device 12 : LE1 Device ID is 0x7fdaf745ce40
Device 13 : LE1 Device ID is 0x7fdaf745cf50
Device 14 : LE1 Device ID is 0x7fdaf745d060
Device 15 : LE1 Device ID is 0x7fdaf745d170
Device 16 : LE1 Device ID is 0x7fdaf745d280
Device 17 : LE1 Device ID is 0x7fdaf745d390
Device 18 : LE1 Device ID is 0x7fdaf745d4a0
Device 19 : LE1 Device ID is 0x7fdaf745d5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 31401
HALT operation received from [0][2][0] at cycle 31513
HALT operation received from [0][1][0] at cycle 31561
HALT operation received from [0][6][0] at cycle 31601
HALT operation received from [0][0][0] at cycle 31607
HALT operation received from [0][4][0] at cycle 31683
HALT operation received from [0][3][0] at cycle 31691
HALT operation received from [0][5][0] at cycle 31955
Simulation finished, cycleCount = 31956
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 31956
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 31155
HALT operation received from [0][3][0] at cycle 31327
HALT operation received from [0][5][0] at cycle 31339
HALT operation received from [0][2][0] at cycle 31395
HALT operation received from [0][7][0] at cycle 31449
HALT operation received from [0][0][0] at cycle 31467
HALT operation received from [0][6][0] at cycle 31499
HALT operation received from [0][4][0] at cycle 31639
Simulation finished, cycleCount = 31640
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 63596
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 31367
HALT operation received from [0][0][0] at cycle 31413
HALT operation received from [0][3][0] at cycle 31473
HALT operation received from [0][6][0] at cycle 31475
HALT operation received from [0][2][0] at cycle 31513
HALT operation received from [0][7][0] at cycle 31513
HALT operation received from [0][1][0] at cycle 31519
HALT operation received from [0][4][0] at cycle 31557
Simulation finished, cycleCount = 31558
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 95154
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 31419
HALT operation received from [0][4][0] at cycle 31439
HALT operation received from [0][6][0] at cycle 31605
HALT operation received from [0][3][0] at cycle 31615
HALT operation received from [0][0][0] at cycle 31633
HALT operation received from [0][5][0] at cycle 31695
HALT operation received from [0][2][0] at cycle 31749
HALT operation received from [0][7][0] at cycle 31897
Simulation finished, cycleCount = 31898
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 127052
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 31067
HALT operation received from [0][2][0] at cycle 31157
HALT operation received from [0][5][0] at cycle 31191
HALT operation received from [0][3][0] at cycle 31217
HALT operation received from [0][7][0] at cycle 31231
HALT operation received from [0][0][0] at cycle 31267
HALT operation received from [0][6][0] at cycle 31285
HALT operation received from [0][4][0] at cycle 31345
Simulation finished, cycleCount = 31346
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 158398
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 31245
HALT operation received from [0][0][0] at cycle 31271
HALT operation received from [0][3][0] at cycle 31383
HALT operation received from [0][5][0] at cycle 31389
HALT operation received from [0][7][0] at cycle 31533
HALT operation received from [0][1][0] at cycle 31539
HALT operation received from [0][4][0] at cycle 31595
HALT operation received from [0][2][0] at cycle 31719
Simulation finished, cycleCount = 31720
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 190118
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 31033
HALT operation received from [0][5][0] at cycle 31053
HALT operation received from [0][2][0] at cycle 31075
HALT operation received from [0][6][0] at cycle 31079
HALT operation received from [0][1][0] at cycle 31111
HALT operation received from [0][7][0] at cycle 31113
HALT operation received from [0][4][0] at cycle 31229
HALT operation received from [0][3][0] at cycle 31237
Simulation finished, cycleCount = 31238
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 221356
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30955
HALT operation received from [0][7][0] at cycle 30979
HALT operation received from [0][0][0] at cycle 31051
HALT operation received from [0][5][0] at cycle 31101
HALT operation received from [0][4][0] at cycle 31103
HALT operation received from [0][1][0] at cycle 31187
HALT operation received from [0][6][0] at cycle 31303
HALT operation received from [0][2][0] at cycle 31327
Simulation finished, cycleCount = 31328
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 252684
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 31263
HALT operation received from [0][5][0] at cycle 31375
HALT operation received from [0][7][0] at cycle 31495
HALT operation received from [0][2][0] at cycle 31499
HALT operation received from [0][4][0] at cycle 31523
HALT operation received from [0][1][0] at cycle 31631
HALT operation received from [0][6][0] at cycle 31633
HALT operation received from [0][0][0] at cycle 31685
Simulation finished, cycleCount = 31686
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 284370
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30961
HALT operation received from [0][1][0] at cycle 30977
HALT operation received from [0][0][0] at cycle 31037
HALT operation received from [0][7][0] at cycle 31065
HALT operation received from [0][6][0] at cycle 31179
HALT operation received from [0][2][0] at cycle 31207
HALT operation received from [0][3][0] at cycle 31299
HALT operation received from [0][4][0] at cycle 31317
Simulation finished, cycleCount = 31318
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 315688
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 31065
HALT operation received from [0][4][0] at cycle 31123
HALT operation received from [0][5][0] at cycle 31123
HALT operation received from [0][2][0] at cycle 31133
HALT operation received from [0][1][0] at cycle 31153
HALT operation received from [0][6][0] at cycle 31231
HALT operation received from [0][0][0] at cycle 31251
HALT operation received from [0][7][0] at cycle 31483
Simulation finished, cycleCount = 31484
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 347172
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 31041
HALT operation received from [0][4][0] at cycle 31051
HALT operation received from [0][7][0] at cycle 31067
HALT operation received from [0][5][0] at cycle 31141
HALT operation received from [0][2][0] at cycle 31149
HALT operation received from [0][6][0] at cycle 31155
HALT operation received from [0][1][0] at cycle 31161
HALT operation received from [0][3][0] at cycle 31459
Simulation finished, cycleCount = 31460
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 378632
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30869
HALT operation received from [0][2][0] at cycle 30941
HALT operation received from [0][4][0] at cycle 30947
HALT operation received from [0][7][0] at cycle 30947
HALT operation received from [0][3][0] at cycle 30979
HALT operation received from [0][6][0] at cycle 30993
HALT operation received from [0][1][0] at cycle 31099
HALT operation received from [0][5][0] at cycle 31151
Simulation finished, cycleCount = 31152
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 409784
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 31019
HALT operation received from [0][6][0] at cycle 31019
HALT operation received from [0][3][0] at cycle 31029
HALT operation received from [0][7][0] at cycle 31071
HALT operation received from [0][0][0] at cycle 31081
HALT operation received from [0][2][0] at cycle 31123
HALT operation received from [0][1][0] at cycle 31191
HALT operation received from [0][5][0] at cycle 31205
Simulation finished, cycleCount = 31206
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 440990
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30999
HALT operation received from [0][1][0] at cycle 31023
HALT operation received from [0][6][0] at cycle 31035
HALT operation received from [0][2][0] at cycle 31083
HALT operation received from [0][3][0] at cycle 31085
HALT operation received from [0][4][0] at cycle 31101
HALT operation received from [0][0][0] at cycle 31113
HALT operation received from [0][5][0] at cycle 31207
Simulation finished, cycleCount = 31208
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 472198
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 31355
HALT operation received from [0][5][0] at cycle 31423
HALT operation received from [0][2][0] at cycle 31483
HALT operation received from [0][6][0] at cycle 31483
HALT operation received from [0][1][0] at cycle 31507
HALT operation received from [0][0][0] at cycle 31849
HALT operation received from [0][7][0] at cycle 31903
HALT operation received from [0][3][0] at cycle 32081
Simulation finished, cycleCount = 32082
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 504280
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 31347
HALT operation received from [0][5][0] at cycle 31415
HALT operation received from [0][3][0] at cycle 31461
HALT operation received from [0][1][0] at cycle 31539
HALT operation received from [0][4][0] at cycle 31661
HALT operation received from [0][6][0] at cycle 31735
HALT operation received from [0][7][0] at cycle 31781
HALT operation received from [0][0][0] at cycle 31783
Simulation finished, cycleCount = 31784
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 536064
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30835
HALT operation received from [0][0][0] at cycle 30879
HALT operation received from [0][7][0] at cycle 30887
HALT operation received from [0][3][0] at cycle 30893
HALT operation received from [0][6][0] at cycle 30895
HALT operation received from [0][5][0] at cycle 30931
HALT operation received from [0][2][0] at cycle 31003
HALT operation received from [0][1][0] at cycle 31111
Simulation finished, cycleCount = 31112
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 567176
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30977
HALT operation received from [0][6][0] at cycle 30981
HALT operation received from [0][3][0] at cycle 30983
HALT operation received from [0][1][0] at cycle 30991
HALT operation received from [0][2][0] at cycle 31003
HALT operation received from [0][4][0] at cycle 31009
HALT operation received from [0][0][0] at cycle 31027
HALT operation received from [0][7][0] at cycle 31039
Simulation finished, cycleCount = 31040
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 598216
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30897
HALT operation received from [0][3][0] at cycle 30905
HALT operation received from [0][1][0] at cycle 30925
HALT operation received from [0][0][0] at cycle 30937
HALT operation received from [0][6][0] at cycle 30977
HALT operation received from [0][2][0] at cycle 30985
HALT operation received from [0][4][0] at cycle 31047
HALT operation received from [0][5][0] at cycle 31169
Simulation finished, cycleCount = 31170
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 629386
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 31043
HALT operation received from [0][2][0] at cycle 31063
HALT operation received from [0][7][0] at cycle 31067
HALT operation received from [0][3][0] at cycle 31127
HALT operation received from [0][6][0] at cycle 31141
HALT operation received from [0][5][0] at cycle 31199
HALT operation received from [0][0][0] at cycle 31243
HALT operation received from [0][4][0] at cycle 31279
Simulation finished, cycleCount = 31280
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 660666
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30893
HALT operation received from [0][2][0] at cycle 30915
HALT operation received from [0][6][0] at cycle 30949
HALT operation received from [0][4][0] at cycle 30989
HALT operation received from [0][1][0] at cycle 30995
HALT operation received from [0][3][0] at cycle 31007
HALT operation received from [0][0][0] at cycle 31011
HALT operation received from [0][5][0] at cycle 31063
Simulation finished, cycleCount = 31064
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 691730
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30821
HALT operation received from [0][4][0] at cycle 30833
HALT operation received from [0][0][0] at cycle 30845
HALT operation received from [0][6][0] at cycle 30849
HALT operation received from [0][2][0] at cycle 30861
HALT operation received from [0][7][0] at cycle 30891
HALT operation received from [0][3][0] at cycle 30911
HALT operation received from [0][1][0] at cycle 30953
Simulation finished, cycleCount = 30954
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 722684
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30929
HALT operation received from [0][5][0] at cycle 30931
HALT operation received from [0][7][0] at cycle 31023
HALT operation received from [0][2][0] at cycle 31027
HALT operation received from [0][3][0] at cycle 31047
HALT operation received from [0][0][0] at cycle 31169
HALT operation received from [0][6][0] at cycle 31181
HALT operation received from [0][4][0] at cycle 31237
Simulation finished, cycleCount = 31238
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 753922
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30919
HALT operation received from [0][2][0] at cycle 30995
HALT operation received from [0][1][0] at cycle 31027
HALT operation received from [0][7][0] at cycle 31065
HALT operation received from [0][4][0] at cycle 31075
HALT operation received from [0][6][0] at cycle 31091
HALT operation received from [0][0][0] at cycle 31109
HALT operation received from [0][3][0] at cycle 31149
Simulation finished, cycleCount = 31150
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 785072
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 30997
HALT operation received from [0][7][0] at cycle 31215
HALT operation received from [0][2][0] at cycle 31257
HALT operation received from [0][0][0] at cycle 31355
HALT operation received from [0][3][0] at cycle 31359
HALT operation received from [0][1][0] at cycle 31425
HALT operation received from [0][5][0] at cycle 31429
HALT operation received from [0][4][0] at cycle 31431
Simulation finished, cycleCount = 31432
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 816504
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30819
HALT operation received from [0][0][0] at cycle 30837
HALT operation received from [0][2][0] at cycle 30903
HALT operation received from [0][7][0] at cycle 30925
HALT operation received from [0][5][0] at cycle 30961
HALT operation received from [0][1][0] at cycle 31013
HALT operation received from [0][4][0] at cycle 31013
HALT operation received from [0][6][0] at cycle 31095
Simulation finished, cycleCount = 31096
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 847600
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 31031
HALT operation received from [0][3][0] at cycle 31091
HALT operation received from [0][1][0] at cycle 31101
HALT operation received from [0][6][0] at cycle 31101
HALT operation received from [0][4][0] at cycle 31113
HALT operation received from [0][5][0] at cycle 31119
HALT operation received from [0][0][0] at cycle 31127
HALT operation received from [0][2][0] at cycle 31185
Simulation finished, cycleCount = 31186
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 878786
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 31171
HALT operation received from [0][3][0] at cycle 31215
HALT operation received from [0][4][0] at cycle 31327
HALT operation received from [0][7][0] at cycle 31381
HALT operation received from [0][2][0] at cycle 31409
HALT operation received from [0][1][0] at cycle 31429
HALT operation received from [0][0][0] at cycle 31461
HALT operation received from [0][6][0] at cycle 31501
Simulation finished, cycleCount = 31502
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 910288
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30859
HALT operation received from [0][7][0] at cycle 30887
HALT operation received from [0][1][0] at cycle 30897
HALT operation received from [0][6][0] at cycle 30969
HALT operation received from [0][0][0] at cycle 30975
HALT operation received from [0][5][0] at cycle 30983
HALT operation received from [0][3][0] at cycle 31007
HALT operation received from [0][2][0] at cycle 31069
Simulation finished, cycleCount = 31070
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 941358
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30855
HALT operation received from [0][4][0] at cycle 30875
HALT operation received from [0][0][0] at cycle 30881
HALT operation received from [0][7][0] at cycle 30887
HALT operation received from [0][3][0] at cycle 30939
HALT operation received from [0][1][0] at cycle 30957
HALT operation received from [0][6][0] at cycle 30997
HALT operation received from [0][2][0] at cycle 31115
Simulation finished, cycleCount = 31116
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 972474
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 31015
HALT operation received from [0][4][0] at cycle 31031
HALT operation received from [0][7][0] at cycle 31031
HALT operation received from [0][6][0] at cycle 31063
HALT operation received from [0][2][0] at cycle 31081
HALT operation received from [0][0][0] at cycle 31091
HALT operation received from [0][5][0] at cycle 31095
HALT operation received from [0][1][0] at cycle 31161
Simulation finished, cycleCount = 31162
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 1003636
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30885
HALT operation received from [0][5][0] at cycle 30893
HALT operation received from [0][6][0] at cycle 30899
HALT operation received from [0][3][0] at cycle 30909
HALT operation received from [0][1][0] at cycle 30911
HALT operation received from [0][4][0] at cycle 30913
HALT operation received from [0][7][0] at cycle 30915
HALT operation received from [0][0][0] at cycle 30927
Simulation finished, cycleCount = 30928
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 1034564
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30845
HALT operation received from [0][0][0] at cycle 30863
HALT operation received from [0][6][0] at cycle 30917
HALT operation received from [0][7][0] at cycle 30967
HALT operation received from [0][1][0] at cycle 30995
HALT operation received from [0][5][0] at cycle 31021
HALT operation received from [0][3][0] at cycle 31041
HALT operation received from [0][2][0] at cycle 31089
Simulation finished, cycleCount = 31090
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 1065654
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30871
HALT operation received from [0][4][0] at cycle 30881
HALT operation received from [0][6][0] at cycle 30889
HALT operation received from [0][3][0] at cycle 30961
HALT operation received from [0][1][0] at cycle 30975
HALT operation received from [0][5][0] at cycle 31001
HALT operation received from [0][0][0] at cycle 31011
HALT operation received from [0][7][0] at cycle 31029
Simulation finished, cycleCount = 31030
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 1096684
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 31101
HALT operation received from [0][3][0] at cycle 31205
HALT operation received from [0][7][0] at cycle 31257
HALT operation received from [0][4][0] at cycle 31263
HALT operation received from [0][1][0] at cycle 31281
HALT operation received from [0][6][0] at cycle 31393
HALT operation received from [0][2][0] at cycle 31405
HALT operation received from [0][0][0] at cycle 31499
Simulation finished, cycleCount = 31500
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 1128184
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 31063
HALT operation received from [0][6][0] at cycle 31069
HALT operation received from [0][3][0] at cycle 31211
HALT operation received from [0][4][0] at cycle 31217
HALT operation received from [0][5][0] at cycle 31315
HALT operation received from [0][0][0] at cycle 31331
HALT operation received from [0][7][0] at cycle 31409
HALT operation received from [0][1][0] at cycle 31607
Simulation finished, cycleCount = 31608
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 1159792
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 31383
HALT operation received from [0][5][0] at cycle 31457
HALT operation received from [0][4][0] at cycle 31585
HALT operation received from [0][3][0] at cycle 31631
HALT operation received from [0][0][0] at cycle 31665
HALT operation received from [0][7][0] at cycle 31715
HALT operation received from [0][6][0] at cycle 31827
HALT operation received from [0][1][0] at cycle 32147
Simulation finished, cycleCount = 32148
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 1191940
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30955
HALT operation received from [0][0][0] at cycle 30959
HALT operation received from [0][4][0] at cycle 30971
HALT operation received from [0][6][0] at cycle 30973
HALT operation received from [0][3][0] at cycle 30993
HALT operation received from [0][7][0] at cycle 31065
HALT operation received from [0][1][0] at cycle 31145
HALT operation received from [0][5][0] at cycle 31279
Simulation finished, cycleCount = 31280
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 1223220
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30863
HALT operation received from [0][7][0] at cycle 30869
HALT operation received from [0][6][0] at cycle 30873
HALT operation received from [0][4][0] at cycle 30877
HALT operation received from [0][0][0] at cycle 30881
HALT operation received from [0][5][0] at cycle 30881
HALT operation received from [0][1][0] at cycle 30885
HALT operation received from [0][2][0] at cycle 30891
Simulation finished, cycleCount = 30892
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 1254112
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 31065
HALT operation received from [0][7][0] at cycle 31173
HALT operation received from [0][6][0] at cycle 31185
HALT operation received from [0][1][0] at cycle 31191
HALT operation received from [0][0][0] at cycle 31193
HALT operation received from [0][5][0] at cycle 31193
HALT operation received from [0][3][0] at cycle 31235
HALT operation received from [0][4][0] at cycle 31383
Simulation finished, cycleCount = 31384
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 1285496
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30893
HALT operation received from [0][1][0] at cycle 30907
HALT operation received from [0][5][0] at cycle 30923
HALT operation received from [0][0][0] at cycle 30925
HALT operation received from [0][6][0] at cycle 30927
HALT operation received from [0][4][0] at cycle 30997
HALT operation received from [0][2][0] at cycle 31037
HALT operation received from [0][3][0] at cycle 31177
Simulation finished, cycleCount = 31178
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 1316674
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30915
HALT operation received from [0][7][0] at cycle 30919
HALT operation received from [0][6][0] at cycle 30937
HALT operation received from [0][1][0] at cycle 30983
HALT operation received from [0][0][0] at cycle 31015
HALT operation received from [0][4][0] at cycle 31015
HALT operation received from [0][2][0] at cycle 31023
HALT operation received from [0][5][0] at cycle 31093
Simulation finished, cycleCount = 31094
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 1347768
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 31013
HALT operation received from [0][5][0] at cycle 31021
HALT operation received from [0][2][0] at cycle 31075
HALT operation received from [0][4][0] at cycle 31143
HALT operation received from [0][7][0] at cycle 31149
HALT operation received from [0][0][0] at cycle 31181
HALT operation received from [0][6][0] at cycle 31215
HALT operation received from [0][3][0] at cycle 31273
Simulation finished, cycleCount = 31274
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 1379042
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30895
HALT operation received from [0][1][0] at cycle 30903
HALT operation received from [0][2][0] at cycle 30911
HALT operation received from [0][7][0] at cycle 30957
HALT operation received from [0][0][0] at cycle 30999
HALT operation received from [0][6][0] at cycle 31019
HALT operation received from [0][5][0] at cycle 31053
HALT operation received from [0][3][0] at cycle 31067
Simulation finished, cycleCount = 31068
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 1410110
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30899
HALT operation received from [0][6][0] at cycle 30901
HALT operation received from [0][2][0] at cycle 30915
HALT operation received from [0][3][0] at cycle 30985
HALT operation received from [0][7][0] at cycle 31005
HALT operation received from [0][4][0] at cycle 31009
HALT operation received from [0][5][0] at cycle 31053
HALT operation received from [0][0][0] at cycle 31097
Simulation finished, cycleCount = 31098
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 1441208
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30875
HALT operation received from [0][0][0] at cycle 30895
HALT operation received from [0][6][0] at cycle 30907
HALT operation received from [0][5][0] at cycle 30951
HALT operation received from [0][4][0] at cycle 30955
HALT operation received from [0][1][0] at cycle 30957
HALT operation received from [0][3][0] at cycle 30999
HALT operation received from [0][2][0] at cycle 31071
Simulation finished, cycleCount = 31072
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 1472280
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 30923
HALT operation received from [0][3][0] at cycle 30963
HALT operation received from [0][7][0] at cycle 30963
HALT operation received from [0][1][0] at cycle 30983
HALT operation received from [0][4][0] at cycle 31011
HALT operation received from [0][2][0] at cycle 31039
HALT operation received from [0][0][0] at cycle 31049
HALT operation received from [0][5][0] at cycle 31079
Simulation finished, cycleCount = 31080
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 1503360
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 31079
HALT operation received from [0][4][0] at cycle 31107
HALT operation received from [0][6][0] at cycle 31209
HALT operation received from [0][5][0] at cycle 31263
HALT operation received from [0][1][0] at cycle 31287
HALT operation received from [0][0][0] at cycle 31297
HALT operation received from [0][3][0] at cycle 31341
HALT operation received from [0][7][0] at cycle 31359
Simulation finished, cycleCount = 31360
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 1534720
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30827
HALT operation received from [0][5][0] at cycle 30835
HALT operation received from [0][3][0] at cycle 30839
HALT operation received from [0][0][0] at cycle 30845
HALT operation received from [0][7][0] at cycle 30851
HALT operation received from [0][1][0] at cycle 30853
HALT operation received from [0][4][0] at cycle 30865
HALT operation received from [0][6][0] at cycle 30881
Simulation finished, cycleCount = 30882
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 1565602
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 31009
HALT operation received from [0][5][0] at cycle 31115
HALT operation received from [0][3][0] at cycle 31197
HALT operation received from [0][6][0] at cycle 31235
HALT operation received from [0][1][0] at cycle 31311
HALT operation received from [0][0][0] at cycle 31371
HALT operation received from [0][4][0] at cycle 31397
HALT operation received from [0][2][0] at cycle 31415
Simulation finished, cycleCount = 31416
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 1597018
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 30905
HALT operation received from [0][7][0] at cycle 30911
HALT operation received from [0][4][0] at cycle 30919
HALT operation received from [0][2][0] at cycle 30921
HALT operation received from [0][5][0] at cycle 30939
HALT operation received from [0][1][0] at cycle 30995
HALT operation received from [0][0][0] at cycle 31029
HALT operation received from [0][3][0] at cycle 31109
Simulation finished, cycleCount = 31110
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 1628128
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30905
HALT operation received from [0][6][0] at cycle 30965
HALT operation received from [0][3][0] at cycle 30975
HALT operation received from [0][4][0] at cycle 30979
HALT operation received from [0][1][0] at cycle 31009
HALT operation received from [0][0][0] at cycle 31015
HALT operation received from [0][5][0] at cycle 31209
HALT operation received from [0][2][0] at cycle 31375
Simulation finished, cycleCount = 31376
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 1659504
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30817
HALT operation received from [0][7][0] at cycle 30817
HALT operation received from [0][0][0] at cycle 30833
HALT operation received from [0][2][0] at cycle 30837
HALT operation received from [0][6][0] at cycle 30853
HALT operation received from [0][1][0] at cycle 30895
HALT operation received from [0][5][0] at cycle 31055
HALT operation received from [0][4][0] at cycle 31111
Simulation finished, cycleCount = 31112
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 1690616
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30845
HALT operation received from [0][5][0] at cycle 30847
HALT operation received from [0][6][0] at cycle 30849
HALT operation received from [0][0][0] at cycle 30861
HALT operation received from [0][1][0] at cycle 30875
HALT operation received from [0][4][0] at cycle 30935
HALT operation received from [0][2][0] at cycle 30939
HALT operation received from [0][7][0] at cycle 30999
Simulation finished, cycleCount = 31000
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 1721616
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 31167
HALT operation received from [0][0][0] at cycle 31387
HALT operation received from [0][3][0] at cycle 31469
HALT operation received from [0][7][0] at cycle 31509
HALT operation received from [0][4][0] at cycle 31521
HALT operation received from [0][1][0] at cycle 31593
HALT operation received from [0][5][0] at cycle 31639
HALT operation received from [0][2][0] at cycle 31731
Simulation finished, cycleCount = 31732
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 1753348
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30831
HALT operation received from [0][1][0] at cycle 30833
HALT operation received from [0][6][0] at cycle 30833
HALT operation received from [0][2][0] at cycle 30835
HALT operation received from [0][0][0] at cycle 30839
HALT operation received from [0][7][0] at cycle 30839
HALT operation received from [0][5][0] at cycle 30841
HALT operation received from [0][3][0] at cycle 30851
Simulation finished, cycleCount = 30852
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 1784200
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30857
HALT operation received from [0][3][0] at cycle 30875
HALT operation received from [0][0][0] at cycle 30897
HALT operation received from [0][4][0] at cycle 30897
HALT operation received from [0][5][0] at cycle 30935
HALT operation received from [0][1][0] at cycle 30971
HALT operation received from [0][7][0] at cycle 31053
HALT operation received from [0][6][0] at cycle 31077
Simulation finished, cycleCount = 31078
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 1815278
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 31143
HALT operation received from [0][7][0] at cycle 31149
HALT operation received from [0][4][0] at cycle 31153
HALT operation received from [0][3][0] at cycle 31163
HALT operation received from [0][5][0] at cycle 31185
HALT operation received from [0][1][0] at cycle 31251
HALT operation received from [0][2][0] at cycle 31535
HALT operation received from [0][0][0] at cycle 31539
Simulation finished, cycleCount = 31540
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 1846818
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30821
HALT operation received from [0][3][0] at cycle 30839
HALT operation received from [0][7][0] at cycle 30839
HALT operation received from [0][5][0] at cycle 30843
HALT operation received from [0][2][0] at cycle 30849
HALT operation received from [0][0][0] at cycle 30887
HALT operation received from [0][6][0] at cycle 30903
HALT operation received from [0][1][0] at cycle 30931
Simulation finished, cycleCount = 30932
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 1877750
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 31023
HALT operation received from [0][4][0] at cycle 31047
HALT operation received from [0][5][0] at cycle 31059
HALT operation received from [0][7][0] at cycle 31117
HALT operation received from [0][1][0] at cycle 31143
HALT operation received from [0][0][0] at cycle 31145
HALT operation received from [0][6][0] at cycle 31265
HALT operation received from [0][2][0] at cycle 31279
Simulation finished, cycleCount = 31280
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 1909030
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 31219
HALT operation received from [0][7][0] at cycle 31235
HALT operation received from [0][5][0] at cycle 31273
HALT operation received from [0][0][0] at cycle 31331
HALT operation received from [0][4][0] at cycle 31385
HALT operation received from [0][2][0] at cycle 31401
HALT operation received from [0][1][0] at cycle 31403
HALT operation received from [0][3][0] at cycle 31615
Simulation finished, cycleCount = 31616
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 1940646
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30843
HALT operation received from [0][0][0] at cycle 30851
HALT operation received from [0][4][0] at cycle 30853
HALT operation received from [0][5][0] at cycle 30853
HALT operation received from [0][3][0] at cycle 30857
HALT operation received from [0][2][0] at cycle 30865
HALT operation received from [0][6][0] at cycle 30883
HALT operation received from [0][7][0] at cycle 30883
Simulation finished, cycleCount = 30884
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 1971530
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30851
HALT operation received from [0][3][0] at cycle 30853
HALT operation received from [0][0][0] at cycle 30877
HALT operation received from [0][4][0] at cycle 30881
HALT operation received from [0][6][0] at cycle 30881
HALT operation received from [0][7][0] at cycle 30895
HALT operation received from [0][2][0] at cycle 30911
HALT operation received from [0][1][0] at cycle 30947
Simulation finished, cycleCount = 30948
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 2002478
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 30973
HALT operation received from [0][1][0] at cycle 31023
HALT operation received from [0][7][0] at cycle 31027
HALT operation received from [0][4][0] at cycle 31043
HALT operation received from [0][3][0] at cycle 31045
HALT operation received from [0][5][0] at cycle 31149
HALT operation received from [0][2][0] at cycle 31177
HALT operation received from [0][0][0] at cycle 31257
Simulation finished, cycleCount = 31258
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 2033736
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30823
HALT operation received from [0][0][0] at cycle 30875
HALT operation received from [0][4][0] at cycle 30891
HALT operation received from [0][1][0] at cycle 30911
HALT operation received from [0][5][0] at cycle 30911
HALT operation received from [0][6][0] at cycle 31027
HALT operation received from [0][3][0] at cycle 31047
HALT operation received from [0][7][0] at cycle 31143
Simulation finished, cycleCount = 31144
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 2064880
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30845
HALT operation received from [0][0][0] at cycle 30855
HALT operation received from [0][7][0] at cycle 30863
HALT operation received from [0][6][0] at cycle 30871
HALT operation received from [0][4][0] at cycle 30875
HALT operation received from [0][1][0] at cycle 30877
HALT operation received from [0][3][0] at cycle 30879
HALT operation received from [0][5][0] at cycle 30883
Simulation finished, cycleCount = 30884
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 2095764
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30835
HALT operation received from [0][3][0] at cycle 30841
HALT operation received from [0][0][0] at cycle 30849
HALT operation received from [0][5][0] at cycle 30849
HALT operation received from [0][4][0] at cycle 30899
HALT operation received from [0][2][0] at cycle 30911
HALT operation received from [0][7][0] at cycle 30911
HALT operation received from [0][6][0] at cycle 30965
Simulation finished, cycleCount = 30966
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 2126730
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30871
HALT operation received from [0][0][0] at cycle 30875
HALT operation received from [0][4][0] at cycle 30879
HALT operation received from [0][3][0] at cycle 30893
HALT operation received from [0][5][0] at cycle 30895
HALT operation received from [0][7][0] at cycle 30937
HALT operation received from [0][6][0] at cycle 30993
HALT operation received from [0][1][0] at cycle 31233
Simulation finished, cycleCount = 31234
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 2157964
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30877
HALT operation received from [0][6][0] at cycle 30883
HALT operation received from [0][4][0] at cycle 30889
HALT operation received from [0][3][0] at cycle 30893
HALT operation received from [0][5][0] at cycle 30895
HALT operation received from [0][7][0] at cycle 30897
HALT operation received from [0][1][0] at cycle 30899
HALT operation received from [0][0][0] at cycle 30911
Simulation finished, cycleCount = 30912
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 2188876
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30859
HALT operation received from [0][2][0] at cycle 30865
HALT operation received from [0][4][0] at cycle 30881
HALT operation received from [0][5][0] at cycle 30911
HALT operation received from [0][3][0] at cycle 30927
HALT operation received from [0][7][0] at cycle 31097
HALT operation received from [0][6][0] at cycle 31173
HALT operation received from [0][1][0] at cycle 31181
Simulation finished, cycleCount = 31182
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 2220058
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30873
HALT operation received from [0][1][0] at cycle 30889
HALT operation received from [0][4][0] at cycle 30939
HALT operation received from [0][6][0] at cycle 30943
HALT operation received from [0][0][0] at cycle 30971
HALT operation received from [0][3][0] at cycle 31001
HALT operation received from [0][5][0] at cycle 31105
HALT operation received from [0][2][0] at cycle 31345
Simulation finished, cycleCount = 31346
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 2251404
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 31485
HALT operation received from [0][0][0] at cycle 31487
HALT operation received from [0][4][0] at cycle 31487
HALT operation received from [0][6][0] at cycle 31561
HALT operation received from [0][7][0] at cycle 31579
HALT operation received from [0][2][0] at cycle 31639
HALT operation received from [0][3][0] at cycle 31677
HALT operation received from [0][1][0] at cycle 31853
Simulation finished, cycleCount = 31854
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 2283258
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30903
HALT operation received from [0][5][0] at cycle 30931
HALT operation received from [0][1][0] at cycle 30977
HALT operation received from [0][6][0] at cycle 30989
HALT operation received from [0][3][0] at cycle 30999
HALT operation received from [0][2][0] at cycle 31021
HALT operation received from [0][7][0] at cycle 31027
HALT operation received from [0][0][0] at cycle 31117
Simulation finished, cycleCount = 31118
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 2314376
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30841
HALT operation received from [0][5][0] at cycle 30855
HALT operation received from [0][1][0] at cycle 30861
HALT operation received from [0][6][0] at cycle 30861
HALT operation received from [0][4][0] at cycle 30869
HALT operation received from [0][2][0] at cycle 30871
HALT operation received from [0][7][0] at cycle 30877
HALT operation received from [0][0][0] at cycle 30935
Simulation finished, cycleCount = 30936
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 2345312
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30933
HALT operation received from [0][4][0] at cycle 30937
HALT operation received from [0][0][0] at cycle 30949
HALT operation received from [0][5][0] at cycle 30971
HALT operation received from [0][3][0] at cycle 30991
HALT operation received from [0][2][0] at cycle 30999
HALT operation received from [0][1][0] at cycle 31015
HALT operation received from [0][6][0] at cycle 31045
Simulation finished, cycleCount = 31046
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 2376358
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30897
HALT operation received from [0][2][0] at cycle 30907
HALT operation received from [0][5][0] at cycle 30909
HALT operation received from [0][6][0] at cycle 30941
HALT operation received from [0][3][0] at cycle 30963
HALT operation received from [0][4][0] at cycle 30995
HALT operation received from [0][1][0] at cycle 31035
HALT operation received from [0][7][0] at cycle 31077
Simulation finished, cycleCount = 31078
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 2407436
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30867
HALT operation received from [0][3][0] at cycle 30871
HALT operation received from [0][6][0] at cycle 30875
HALT operation received from [0][1][0] at cycle 30877
HALT operation received from [0][7][0] at cycle 30891
HALT operation received from [0][4][0] at cycle 30907
HALT operation received from [0][5][0] at cycle 30911
HALT operation received from [0][0][0] at cycle 30939
Simulation finished, cycleCount = 30940
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 2438376
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30991
HALT operation received from [0][6][0] at cycle 31009
HALT operation received from [0][7][0] at cycle 31025
HALT operation received from [0][4][0] at cycle 31031
HALT operation received from [0][5][0] at cycle 31093
HALT operation received from [0][2][0] at cycle 31131
HALT operation received from [0][0][0] at cycle 31169
HALT operation received from [0][3][0] at cycle 31383
Simulation finished, cycleCount = 31384
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 2469760
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30827
HALT operation received from [0][0][0] at cycle 30833
HALT operation received from [0][2][0] at cycle 30835
HALT operation received from [0][4][0] at cycle 30835
HALT operation received from [0][6][0] at cycle 30837
HALT operation received from [0][5][0] at cycle 30841
HALT operation received from [0][7][0] at cycle 30841
HALT operation received from [0][3][0] at cycle 30843
Simulation finished, cycleCount = 30844
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 2500604
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30895
HALT operation received from [0][7][0] at cycle 30897
HALT operation received from [0][4][0] at cycle 30909
HALT operation received from [0][5][0] at cycle 30913
HALT operation received from [0][1][0] at cycle 30919
HALT operation received from [0][0][0] at cycle 30921
HALT operation received from [0][6][0] at cycle 30925
HALT operation received from [0][3][0] at cycle 30951
Simulation finished, cycleCount = 30952
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 2531556
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30821
HALT operation received from [0][2][0] at cycle 30821
HALT operation received from [0][3][0] at cycle 30821
HALT operation received from [0][6][0] at cycle 30821
HALT operation received from [0][1][0] at cycle 30825
HALT operation received from [0][4][0] at cycle 30825
HALT operation received from [0][5][0] at cycle 30871
HALT operation received from [0][7][0] at cycle 31039
Simulation finished, cycleCount = 31040
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 2562596
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 31201
HALT operation received from [0][0][0] at cycle 31229
HALT operation received from [0][6][0] at cycle 31239
HALT operation received from [0][2][0] at cycle 31283
HALT operation received from [0][7][0] at cycle 31305
HALT operation received from [0][1][0] at cycle 31345
HALT operation received from [0][3][0] at cycle 31381
HALT operation received from [0][4][0] at cycle 31463
Simulation finished, cycleCount = 31464
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 2594060
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30817
HALT operation received from [0][0][0] at cycle 30819
HALT operation received from [0][2][0] at cycle 30819
HALT operation received from [0][5][0] at cycle 30819
HALT operation received from [0][6][0] at cycle 30819
HALT operation received from [0][1][0] at cycle 30821
HALT operation received from [0][7][0] at cycle 30833
HALT operation received from [0][4][0] at cycle 30915
Simulation finished, cycleCount = 30916
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 2624976
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30867
HALT operation received from [0][7][0] at cycle 30867
HALT operation received from [0][5][0] at cycle 30875
HALT operation received from [0][3][0] at cycle 30881
HALT operation received from [0][6][0] at cycle 30891
HALT operation received from [0][0][0] at cycle 30893
HALT operation received from [0][4][0] at cycle 30903
HALT operation received from [0][1][0] at cycle 30965
Simulation finished, cycleCount = 30966
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 2655942
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30849
HALT operation received from [0][4][0] at cycle 30857
HALT operation received from [0][6][0] at cycle 30857
HALT operation received from [0][1][0] at cycle 30907
HALT operation received from [0][7][0] at cycle 30919
HALT operation received from [0][5][0] at cycle 30935
HALT operation received from [0][0][0] at cycle 31033
HALT operation received from [0][2][0] at cycle 31065
Simulation finished, cycleCount = 31066
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 2687008
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30859
HALT operation received from [0][6][0] at cycle 30861
HALT operation received from [0][5][0] at cycle 30875
HALT operation received from [0][4][0] at cycle 30879
HALT operation received from [0][7][0] at cycle 30879
HALT operation received from [0][2][0] at cycle 30889
HALT operation received from [0][3][0] at cycle 30899
HALT operation received from [0][0][0] at cycle 30905
Simulation finished, cycleCount = 30906
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 2717914
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30817
HALT operation received from [0][1][0] at cycle 30817
HALT operation received from [0][2][0] at cycle 30817
HALT operation received from [0][5][0] at cycle 30817
HALT operation received from [0][6][0] at cycle 30817
HALT operation received from [0][7][0] at cycle 30821
HALT operation received from [0][3][0] at cycle 30839
HALT operation received from [0][4][0] at cycle 30913
Simulation finished, cycleCount = 30914
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 2748828
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30839
HALT operation received from [0][0][0] at cycle 30853
HALT operation received from [0][2][0] at cycle 30861
HALT operation received from [0][5][0] at cycle 30885
HALT operation received from [0][7][0] at cycle 30891
HALT operation received from [0][4][0] at cycle 30899
HALT operation received from [0][1][0] at cycle 30997
HALT operation received from [0][6][0] at cycle 31023
Simulation finished, cycleCount = 31024
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 2779852
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30843
HALT operation received from [0][5][0] at cycle 30857
HALT operation received from [0][7][0] at cycle 30859
HALT operation received from [0][3][0] at cycle 30865
HALT operation received from [0][6][0] at cycle 30871
HALT operation received from [0][4][0] at cycle 30909
HALT operation received from [0][1][0] at cycle 30937
HALT operation received from [0][2][0] at cycle 31045
Simulation finished, cycleCount = 31046
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 2810898
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30831
HALT operation received from [0][7][0] at cycle 30831
HALT operation received from [0][1][0] at cycle 30833
HALT operation received from [0][3][0] at cycle 30835
HALT operation received from [0][5][0] at cycle 30843
HALT operation received from [0][6][0] at cycle 30893
HALT operation received from [0][4][0] at cycle 31001
HALT operation received from [0][0][0] at cycle 31077
Simulation finished, cycleCount = 31078
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 2841976
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30875
HALT operation received from [0][3][0] at cycle 30889
HALT operation received from [0][7][0] at cycle 30911
HALT operation received from [0][2][0] at cycle 30915
HALT operation received from [0][1][0] at cycle 30919
HALT operation received from [0][6][0] at cycle 30923
HALT operation received from [0][4][0] at cycle 30925
HALT operation received from [0][5][0] at cycle 30927
Simulation finished, cycleCount = 30928
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 2872904
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 31075
HALT operation received from [0][3][0] at cycle 31127
HALT operation received from [0][6][0] at cycle 31165
HALT operation received from [0][0][0] at cycle 31211
HALT operation received from [0][2][0] at cycle 31271
HALT operation received from [0][1][0] at cycle 31285
HALT operation received from [0][7][0] at cycle 31297
HALT operation received from [0][4][0] at cycle 31463
Simulation finished, cycleCount = 31464
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 2904368
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30863
HALT operation received from [0][4][0] at cycle 30865
HALT operation received from [0][3][0] at cycle 30885
HALT operation received from [0][7][0] at cycle 30909
HALT operation received from [0][6][0] at cycle 30911
HALT operation received from [0][2][0] at cycle 30913
HALT operation received from [0][1][0] at cycle 30989
HALT operation received from [0][5][0] at cycle 31083
Simulation finished, cycleCount = 31084
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 2935452
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30841
HALT operation received from [0][2][0] at cycle 30851
HALT operation received from [0][0][0] at cycle 30855
HALT operation received from [0][4][0] at cycle 30857
HALT operation received from [0][3][0] at cycle 30865
HALT operation received from [0][7][0] at cycle 30871
HALT operation received from [0][1][0] at cycle 30933
HALT operation received from [0][6][0] at cycle 30987
Simulation finished, cycleCount = 30988
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 2966440
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 31089
HALT operation received from [0][0][0] at cycle 31141
HALT operation received from [0][6][0] at cycle 31151
HALT operation received from [0][4][0] at cycle 31217
HALT operation received from [0][7][0] at cycle 31223
HALT operation received from [0][1][0] at cycle 31245
HALT operation received from [0][2][0] at cycle 31271
HALT operation received from [0][3][0] at cycle 31297
Simulation finished, cycleCount = 31298
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 2997738
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30835
HALT operation received from [0][1][0] at cycle 30839
HALT operation received from [0][7][0] at cycle 30845
HALT operation received from [0][4][0] at cycle 30853
HALT operation received from [0][6][0] at cycle 30855
HALT operation received from [0][0][0] at cycle 30857
HALT operation received from [0][3][0] at cycle 30879
HALT operation received from [0][5][0] at cycle 31041
Simulation finished, cycleCount = 31042
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 3028780
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 30875
HALT operation received from [0][2][0] at cycle 30881
HALT operation received from [0][1][0] at cycle 30931
HALT operation received from [0][6][0] at cycle 30949
HALT operation received from [0][7][0] at cycle 30949
HALT operation received from [0][0][0] at cycle 31007
HALT operation received from [0][5][0] at cycle 31107
HALT operation received from [0][3][0] at cycle 31119
Simulation finished, cycleCount = 31120
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 3059900
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30931
HALT operation received from [0][4][0] at cycle 30993
HALT operation received from [0][6][0] at cycle 30997
HALT operation received from [0][1][0] at cycle 31027
HALT operation received from [0][2][0] at cycle 31047
HALT operation received from [0][5][0] at cycle 31093
HALT operation received from [0][0][0] at cycle 31101
HALT operation received from [0][3][0] at cycle 31227
Simulation finished, cycleCount = 31228
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 3091128
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 31023
HALT operation received from [0][1][0] at cycle 31067
HALT operation received from [0][6][0] at cycle 31075
HALT operation received from [0][5][0] at cycle 31105
HALT operation received from [0][0][0] at cycle 31241
HALT operation received from [0][3][0] at cycle 31329
HALT operation received from [0][2][0] at cycle 31333
HALT operation received from [0][4][0] at cycle 31483
Simulation finished, cycleCount = 31484
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 3122612
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30919
HALT operation received from [0][3][0] at cycle 30921
HALT operation received from [0][7][0] at cycle 30923
HALT operation received from [0][0][0] at cycle 30929
HALT operation received from [0][2][0] at cycle 30931
HALT operation received from [0][4][0] at cycle 30963
HALT operation received from [0][6][0] at cycle 30983
HALT operation received from [0][5][0] at cycle 31057
Simulation finished, cycleCount = 31058
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 3153670
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 31073
HALT operation received from [0][4][0] at cycle 31127
HALT operation received from [0][2][0] at cycle 31157
HALT operation received from [0][1][0] at cycle 31231
HALT operation received from [0][0][0] at cycle 31251
HALT operation received from [0][5][0] at cycle 31321
HALT operation received from [0][6][0] at cycle 31401
HALT operation received from [0][3][0] at cycle 31467
Simulation finished, cycleCount = 31468
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 3185138
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30865
HALT operation received from [0][6][0] at cycle 30881
HALT operation received from [0][1][0] at cycle 30893
HALT operation received from [0][0][0] at cycle 30899
HALT operation received from [0][5][0] at cycle 30925
HALT operation received from [0][3][0] at cycle 30929
HALT operation received from [0][2][0] at cycle 30935
HALT operation received from [0][4][0] at cycle 30939
Simulation finished, cycleCount = 30940
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 3216078
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30827
HALT operation received from [0][2][0] at cycle 30829
HALT operation received from [0][3][0] at cycle 30829
HALT operation received from [0][5][0] at cycle 30839
HALT operation received from [0][6][0] at cycle 30865
HALT operation received from [0][7][0] at cycle 30871
HALT operation received from [0][4][0] at cycle 30879
HALT operation received from [0][1][0] at cycle 30893
Simulation finished, cycleCount = 30894
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 3246972
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30855
HALT operation received from [0][7][0] at cycle 30863
HALT operation received from [0][2][0] at cycle 30875
HALT operation received from [0][6][0] at cycle 30899
HALT operation received from [0][4][0] at cycle 30913
HALT operation received from [0][3][0] at cycle 30999
HALT operation received from [0][0][0] at cycle 31049
HALT operation received from [0][1][0] at cycle 31075
Simulation finished, cycleCount = 31076
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 3278048
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30817
HALT operation received from [0][4][0] at cycle 30817
HALT operation received from [0][7][0] at cycle 30817
HALT operation received from [0][0][0] at cycle 30819
HALT operation received from [0][2][0] at cycle 30819
HALT operation received from [0][5][0] at cycle 30819
HALT operation received from [0][3][0] at cycle 30821
HALT operation received from [0][6][0] at cycle 30821
Simulation finished, cycleCount = 30822
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 3308870
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30817
HALT operation received from [0][3][0] at cycle 30817
HALT operation received from [0][5][0] at cycle 30817
HALT operation received from [0][7][0] at cycle 30819
HALT operation received from [0][6][0] at cycle 30823
HALT operation received from [0][1][0] at cycle 30977
HALT operation received from [0][4][0] at cycle 30991
HALT operation received from [0][2][0] at cycle 31025
Simulation finished, cycleCount = 31026
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 3339896
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30859
HALT operation received from [0][2][0] at cycle 30859
HALT operation received from [0][6][0] at cycle 30859
HALT operation received from [0][5][0] at cycle 30867
HALT operation received from [0][1][0] at cycle 30871
HALT operation received from [0][7][0] at cycle 30889
HALT operation received from [0][3][0] at cycle 30933
HALT operation received from [0][4][0] at cycle 31103
Simulation finished, cycleCount = 31104
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 3371000
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30847
HALT operation received from [0][3][0] at cycle 30851
HALT operation received from [0][4][0] at cycle 30851
HALT operation received from [0][6][0] at cycle 30855
HALT operation received from [0][0][0] at cycle 30859
HALT operation received from [0][5][0] at cycle 30897
HALT operation received from [0][1][0] at cycle 30901
HALT operation received from [0][2][0] at cycle 30917
Simulation finished, cycleCount = 30918
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 3401918
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 30869
HALT operation received from [0][1][0] at cycle 30871
HALT operation received from [0][2][0] at cycle 30873
HALT operation received from [0][0][0] at cycle 30897
HALT operation received from [0][4][0] at cycle 30897
HALT operation received from [0][3][0] at cycle 30899
HALT operation received from [0][7][0] at cycle 30901
HALT operation received from [0][5][0] at cycle 30941
Simulation finished, cycleCount = 30942
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 3432860
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30849
HALT operation received from [0][0][0] at cycle 30853
HALT operation received from [0][3][0] at cycle 30855
HALT operation received from [0][6][0] at cycle 30855
HALT operation received from [0][7][0] at cycle 30855
HALT operation received from [0][2][0] at cycle 30857
HALT operation received from [0][4][0] at cycle 30871
HALT operation received from [0][5][0] at cycle 30871
Simulation finished, cycleCount = 30872
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 3463732
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30849
HALT operation received from [0][7][0] at cycle 30903
HALT operation received from [0][6][0] at cycle 31039
HALT operation received from [0][4][0] at cycle 31083
HALT operation received from [0][5][0] at cycle 31175
HALT operation received from [0][1][0] at cycle 31223
HALT operation received from [0][0][0] at cycle 31251
HALT operation received from [0][3][0] at cycle 31257
Simulation finished, cycleCount = 31258
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 3494990
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30841
HALT operation received from [0][0][0] at cycle 30843
HALT operation received from [0][7][0] at cycle 30845
HALT operation received from [0][1][0] at cycle 30851
HALT operation received from [0][4][0] at cycle 30853
HALT operation received from [0][3][0] at cycle 30857
HALT operation received from [0][6][0] at cycle 30865
HALT operation received from [0][2][0] at cycle 30887
Simulation finished, cycleCount = 30888
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 3525878
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30817
HALT operation received from [0][1][0] at cycle 30817
HALT operation received from [0][2][0] at cycle 30817
HALT operation received from [0][3][0] at cycle 30817
HALT operation received from [0][4][0] at cycle 30817
HALT operation received from [0][5][0] at cycle 30817
HALT operation received from [0][6][0] at cycle 30817
HALT operation received from [0][7][0] at cycle 30817
Simulation finished, cycleCount = 30818
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 3556696
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30855
HALT operation received from [0][4][0] at cycle 30855
HALT operation received from [0][7][0] at cycle 30855
HALT operation received from [0][5][0] at cycle 30857
HALT operation received from [0][0][0] at cycle 30859
HALT operation received from [0][2][0] at cycle 30863
HALT operation received from [0][3][0] at cycle 30865
HALT operation received from [0][6][0] at cycle 30879
Simulation finished, cycleCount = 30880
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 3587576
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30817
HALT operation received from [0][2][0] at cycle 30817
HALT operation received from [0][3][0] at cycle 30817
HALT operation received from [0][6][0] at cycle 30817
HALT operation received from [0][4][0] at cycle 30823
HALT operation received from [0][5][0] at cycle 30823
HALT operation received from [0][7][0] at cycle 30823
HALT operation received from [0][1][0] at cycle 30829
Simulation finished, cycleCount = 30830
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 3618406
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30835
HALT operation received from [0][7][0] at cycle 30837
HALT operation received from [0][2][0] at cycle 30845
HALT operation received from [0][4][0] at cycle 30855
HALT operation received from [0][5][0] at cycle 30861
HALT operation received from [0][6][0] at cycle 30863
HALT operation received from [0][0][0] at cycle 30931
HALT operation received from [0][1][0] at cycle 31101
Simulation finished, cycleCount = 31102
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 3649508
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30819
HALT operation received from [0][5][0] at cycle 30819
HALT operation received from [0][0][0] at cycle 30821
HALT operation received from [0][6][0] at cycle 30823
HALT operation received from [0][4][0] at cycle 30825
HALT operation received from [0][2][0] at cycle 30831
HALT operation received from [0][7][0] at cycle 30837
HALT operation received from [0][1][0] at cycle 31041
Simulation finished, cycleCount = 31042
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 3680550
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30871
HALT operation received from [0][3][0] at cycle 30871
HALT operation received from [0][0][0] at cycle 30873
HALT operation received from [0][2][0] at cycle 30875
HALT operation received from [0][7][0] at cycle 30909
HALT operation received from [0][4][0] at cycle 31045
HALT operation received from [0][5][0] at cycle 31059
HALT operation received from [0][6][0] at cycle 31225
Simulation finished, cycleCount = 31226
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 3711776
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30901
HALT operation received from [0][2][0] at cycle 30905
HALT operation received from [0][3][0] at cycle 30919
HALT operation received from [0][0][0] at cycle 30963
HALT operation received from [0][4][0] at cycle 30981
HALT operation received from [0][7][0] at cycle 31003
HALT operation received from [0][6][0] at cycle 31249
HALT operation received from [0][5][0] at cycle 31251
Simulation finished, cycleCount = 31252
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 3743028
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 30817
HALT operation received from [0][4][0] at cycle 30817
HALT operation received from [0][5][0] at cycle 30817
HALT operation received from [0][0][0] at cycle 30821
HALT operation received from [0][2][0] at cycle 30825
HALT operation received from [0][7][0] at cycle 30827
HALT operation received from [0][3][0] at cycle 30835
HALT operation received from [0][6][0] at cycle 30855
Simulation finished, cycleCount = 30856
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 3773884
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30817
HALT operation received from [0][1][0] at cycle 30817
HALT operation received from [0][3][0] at cycle 30817
HALT operation received from [0][4][0] at cycle 30817
HALT operation received from [0][5][0] at cycle 30817
HALT operation received from [0][6][0] at cycle 30817
HALT operation received from [0][7][0] at cycle 30817
HALT operation received from [0][2][0] at cycle 30867
Simulation finished, cycleCount = 30868
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 3804752
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30819
HALT operation received from [0][1][0] at cycle 30829
HALT operation received from [0][3][0] at cycle 30829
HALT operation received from [0][2][0] at cycle 30861
HALT operation received from [0][4][0] at cycle 30869
HALT operation received from [0][6][0] at cycle 30897
HALT operation received from [0][5][0] at cycle 31027
HALT operation received from [0][7][0] at cycle 31035
Simulation finished, cycleCount = 31036
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 3835788
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 30827
HALT operation received from [0][4][0] at cycle 30827
HALT operation received from [0][3][0] at cycle 30835
HALT operation received from [0][6][0] at cycle 30839
HALT operation received from [0][0][0] at cycle 30841
HALT operation received from [0][1][0] at cycle 30841
HALT operation received from [0][7][0] at cycle 30847
HALT operation received from [0][5][0] at cycle 30857
Simulation finished, cycleCount = 30858
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 3866646
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 30821
HALT operation received from [0][5][0] at cycle 30823
HALT operation received from [0][2][0] at cycle 30827
HALT operation received from [0][0][0] at cycle 30829
HALT operation received from [0][4][0] at cycle 30831
HALT operation received from [0][7][0] at cycle 30835
HALT operation received from [0][6][0] at cycle 30857
HALT operation received from [0][1][0] at cycle 31055
Simulation finished, cycleCount = 31056
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 3897702
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 30931
HALT operation received from [0][2][0] at cycle 30951
HALT operation received from [0][0][0] at cycle 30961
HALT operation received from [0][1][0] at cycle 30973
HALT operation received from [0][5][0] at cycle 30979
HALT operation received from [0][4][0] at cycle 31009
HALT operation received from [0][3][0] at cycle 31045
HALT operation received from [0][6][0] at cycle 31429
Simulation finished, cycleCount = 31430
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 3929132
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 30975
HALT operation received from [0][6][0] at cycle 30991
HALT operation received from [0][7][0] at cycle 31009
HALT operation received from [0][3][0] at cycle 31011
HALT operation received from [0][4][0] at cycle 31041
HALT operation received from [0][1][0] at cycle 31063
HALT operation received from [0][0][0] at cycle 31087
HALT operation received from [0][2][0] at cycle 31115
Simulation finished, cycleCount = 31116
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 3960248
Device: 8 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 30829
HALT operation received from [0][6][0] at cycle 30833
HALT operation received from [0][7][0] at cycle 30835
HALT operation received from [0][4][0] at cycle 30839
HALT operation received from [0][5][0] at cycle 30845
HALT operation received from [0][1][0] at cycle 30899
HALT operation received from [0][2][0] at cycle 30935
HALT operation received from [0][3][0] at cycle 31083
Simulation finished, cycleCount = 31084
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 3991332

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
4096958200 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fd7b4d5c180
Device 1 : LE1 Device ID is 0x7fd7b4d5c290
Device 2 : LE1 Device ID is 0x7fd7b4d5c3a0
Device 3 : LE1 Device ID is 0x7fd7b4d5c4b0
Device 4 : LE1 Device ID is 0x7fd7b4d5c5c0
Device 5 : LE1 Device ID is 0x7fd7b4d5c6d0
Device 6 : LE1 Device ID is 0x7fd7b4d5c7e0
Device 7 : LE1 Device ID is 0x7fd7b4d5c8f0
Device 8 : LE1 Device ID is 0x7fd7b4d5ca00
Device 9 : LE1 Device ID is 0x7fd7b4d5cb10
Device 10 : LE1 Device ID is 0x7fd7b4d5cc20
Device 11 : LE1 Device ID is 0x7fd7b4d5cd30
Device 12 : LE1 Device ID is 0x7fd7b4d5ce40
Device 13 : LE1 Device ID is 0x7fd7b4d5cf50
Device 14 : LE1 Device ID is 0x7fd7b4d5d060
Device 15 : LE1 Device ID is 0x7fd7b4d5d170
Device 16 : LE1 Device ID is 0x7fd7b4d5d280
Device 17 : LE1 Device ID is 0x7fd7b4d5d390
Device 18 : LE1 Device ID is 0x7fd7b4d5d4a0
Device 19 : LE1 Device ID is 0x7fd7b4d5d5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15681
HALT operation received from [0][7][0] at cycle 15735
HALT operation received from [0][9][0] at cycle 15753
HALT operation received from [0][10][0] at cycle 15757
HALT operation received from [0][2][0] at cycle 15771
HALT operation received from [0][8][0] at cycle 15775
HALT operation received from [0][14][0] at cycle 15775
HALT operation received from [0][12][0] at cycle 15809
HALT operation received from [0][11][0] at cycle 15813
HALT operation received from [0][1][0] at cycle 15823
HALT operation received from [0][6][0] at cycle 15841
HALT operation received from [0][0][0] at cycle 15847
HALT operation received from [0][4][0] at cycle 15889
HALT operation received from [0][3][0] at cycle 15893
HALT operation received from [0][13][0] at cycle 15971
HALT operation received from [0][5][0] at cycle 15999
Simulation finished, cycleCount = 16000
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 16000
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15567
HALT operation received from [0][9][0] at cycle 15603
HALT operation received from [0][3][0] at cycle 15629
HALT operation received from [0][5][0] at cycle 15637
HALT operation received from [0][2][0] at cycle 15659
HALT operation received from [0][7][0] at cycle 15703
HALT operation received from [0][0][0] at cycle 15707
HALT operation received from [0][11][0] at cycle 15713
HALT operation received from [0][6][0] at cycle 15717
HALT operation received from [0][13][0] at cycle 15717
HALT operation received from [0][10][0] at cycle 15751
HALT operation received from [0][15][0] at cycle 15761
HALT operation received from [0][4][0] at cycle 15773
HALT operation received from [0][8][0] at cycle 15775
HALT operation received from [0][14][0] at cycle 15797
HALT operation received from [0][12][0] at cycle 15881
Simulation finished, cycleCount = 15882
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 31882
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15641
HALT operation received from [0][0][0] at cycle 15679
HALT operation received from [0][3][0] at cycle 15709
HALT operation received from [0][6][0] at cycle 15715
HALT operation received from [0][2][0] at cycle 15733
HALT operation received from [0][1][0] at cycle 15735
HALT operation received from [0][13][0] at cycle 15741
HALT operation received from [0][4][0] at cycle 15747
HALT operation received from [0][8][0] at cycle 15749
HALT operation received from [0][7][0] at cycle 15757
HALT operation received from [0][15][0] at cycle 15771
HALT operation received from [0][14][0] at cycle 15775
HALT operation received from [0][11][0] at cycle 15779
HALT operation received from [0][10][0] at cycle 15795
HALT operation received from [0][9][0] at cycle 15799
HALT operation received from [0][12][0] at cycle 15825
Simulation finished, cycleCount = 15826
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 47708
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15711
HALT operation received from [0][9][0] at cycle 15723
HALT operation received from [0][12][0] at cycle 15723
HALT operation received from [0][4][0] at cycle 15731
HALT operation received from [0][3][0] at cycle 15803
HALT operation received from [0][6][0] at cycle 15803
HALT operation received from [0][0][0] at cycle 15815
HALT operation received from [0][14][0] at cycle 15817
HALT operation received from [0][11][0] at cycle 15827
HALT operation received from [0][5][0] at cycle 15829
HALT operation received from [0][8][0] at cycle 15833
HALT operation received from [0][2][0] at cycle 15881
HALT operation received from [0][13][0] at cycle 15881
HALT operation received from [0][10][0] at cycle 15883
HALT operation received from [0][7][0] at cycle 15927
HALT operation received from [0][15][0] at cycle 15985
Simulation finished, cycleCount = 15986
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 63694
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15525
HALT operation received from [0][9][0] at cycle 15557
HALT operation received from [0][2][0] at cycle 15565
HALT operation received from [0][5][0] at cycle 15581
HALT operation received from [0][7][0] at cycle 15597
HALT operation received from [0][3][0] at cycle 15601
HALT operation received from [0][10][0] at cycle 15607
HALT operation received from [0][0][0] at cycle 15623
HALT operation received from [0][13][0] at cycle 15625
HALT operation received from [0][11][0] at cycle 15631
HALT operation received from [0][6][0] at cycle 15633
HALT operation received from [0][15][0] at cycle 15649
HALT operation received from [0][8][0] at cycle 15659
HALT operation received from [0][14][0] at cycle 15667
HALT operation received from [0][4][0] at cycle 15679
HALT operation received from [0][12][0] at cycle 15681
Simulation finished, cycleCount = 15682
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 79376
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][14][0] at cycle 15627
HALT operation received from [0][6][0] at cycle 15633
HALT operation received from [0][0][0] at cycle 15643
HALT operation received from [0][8][0] at cycle 15643
HALT operation received from [0][3][0] at cycle 15681
HALT operation received from [0][5][0] at cycle 15693
HALT operation received from [0][13][0] at cycle 15711
HALT operation received from [0][11][0] at cycle 15717
HALT operation received from [0][15][0] at cycle 15751
HALT operation received from [0][9][0] at cycle 15769
HALT operation received from [0][1][0] at cycle 15785
HALT operation received from [0][12][0] at cycle 15789
HALT operation received from [0][7][0] at cycle 15797
HALT operation received from [0][4][0] at cycle 15821
HALT operation received from [0][10][0] at cycle 15861
HALT operation received from [0][2][0] at cycle 15873
Simulation finished, cycleCount = 15874
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 95250
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15521
HALT operation received from [0][10][0] at cycle 15523
HALT operation received from [0][0][0] at cycle 15527
HALT operation received from [0][13][0] at cycle 15533
HALT operation received from [0][5][0] at cycle 15535
HALT operation received from [0][6][0] at cycle 15547
HALT operation received from [0][14][0] at cycle 15547
HALT operation received from [0][7][0] at cycle 15559
HALT operation received from [0][9][0] at cycle 15561
HALT operation received from [0][1][0] at cycle 15565
HALT operation received from [0][2][0] at cycle 15567
HALT operation received from [0][15][0] at cycle 15569
HALT operation received from [0][12][0] at cycle 15603
HALT operation received from [0][3][0] at cycle 15617
HALT operation received from [0][11][0] at cycle 15635
HALT operation received from [0][4][0] at cycle 15641
Simulation finished, cycleCount = 15642
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 110892
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15483
HALT operation received from [0][3][0] at cycle 15485
HALT operation received from [0][11][0] at cycle 15485
HALT operation received from [0][7][0] at cycle 15511
HALT operation received from [0][8][0] at cycle 15517
HALT operation received from [0][12][0] at cycle 15533
HALT operation received from [0][0][0] at cycle 15549
HALT operation received from [0][13][0] at cycle 15549
HALT operation received from [0][9][0] at cycle 15559
HALT operation received from [0][5][0] at cycle 15567
HALT operation received from [0][4][0] at cycle 15585
HALT operation received from [0][10][0] at cycle 15637
HALT operation received from [0][1][0] at cycle 15643
HALT operation received from [0][14][0] at cycle 15649
HALT operation received from [0][6][0] at cycle 15669
HALT operation received from [0][2][0] at cycle 15705
Simulation finished, cycleCount = 15706
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 126598
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15635
HALT operation received from [0][11][0] at cycle 15643
HALT operation received from [0][5][0] at cycle 15689
HALT operation received from [0][13][0] at cycle 15701
HALT operation received from [0][2][0] at cycle 15733
HALT operation received from [0][15][0] at cycle 15751
HALT operation received from [0][7][0] at cycle 15759
HALT operation received from [0][4][0] at cycle 15769
HALT operation received from [0][12][0] at cycle 15769
HALT operation received from [0][10][0] at cycle 15781
HALT operation received from [0][14][0] at cycle 15819
HALT operation received from [0][1][0] at cycle 15821
HALT operation received from [0][9][0] at cycle 15825
HALT operation received from [0][6][0] at cycle 15829
HALT operation received from [0][0][0] at cycle 15847
HALT operation received from [0][8][0] at cycle 15853
Simulation finished, cycleCount = 15854
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 142452
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][13][0] at cycle 15487
HALT operation received from [0][5][0] at cycle 15489
HALT operation received from [0][9][0] at cycle 15491
HALT operation received from [0][1][0] at cycle 15501
HALT operation received from [0][0][0] at cycle 15523
HALT operation received from [0][15][0] at cycle 15527
HALT operation received from [0][8][0] at cycle 15529
HALT operation received from [0][7][0] at cycle 15553
HALT operation received from [0][14][0] at cycle 15587
HALT operation received from [0][6][0] at cycle 15607
HALT operation received from [0][10][0] at cycle 15607
HALT operation received from [0][2][0] at cycle 15615
HALT operation received from [0][11][0] at cycle 15643
HALT operation received from [0][12][0] at cycle 15655
HALT operation received from [0][3][0] at cycle 15671
HALT operation received from [0][4][0] at cycle 15677
Simulation finished, cycleCount = 15678
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 158130
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15515
HALT operation received from [0][4][0] at cycle 15537
HALT operation received from [0][2][0] at cycle 15539
HALT operation received from [0][5][0] at cycle 15539
HALT operation received from [0][11][0] at cycle 15565
HALT operation received from [0][1][0] at cycle 15569
HALT operation received from [0][9][0] at cycle 15599
HALT operation received from [0][13][0] at cycle 15599
HALT operation received from [0][12][0] at cycle 15601
HALT operation received from [0][6][0] at cycle 15605
HALT operation received from [0][10][0] at cycle 15609
HALT operation received from [0][0][0] at cycle 15621
HALT operation received from [0][14][0] at cycle 15641
HALT operation received from [0][8][0] at cycle 15645
HALT operation received from [0][7][0] at cycle 15717
HALT operation received from [0][15][0] at cycle 15781
Simulation finished, cycleCount = 15782
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 173912
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15459
HALT operation received from [0][0][0] at cycle 15463
HALT operation received from [0][7][0] at cycle 15471
HALT operation received from [0][6][0] at cycle 15485
HALT operation received from [0][5][0] at cycle 15493
HALT operation received from [0][2][0] at cycle 15495
HALT operation received from [0][1][0] at cycle 15521
HALT operation received from [0][8][0] at cycle 15593
HALT operation received from [0][12][0] at cycle 15607
HALT operation received from [0][3][0] at cycle 15609
HALT operation received from [0][15][0] at cycle 15611
HALT operation received from [0][9][0] at cycle 15655
HALT operation received from [0][13][0] at cycle 15663
HALT operation received from [0][10][0] at cycle 15669
HALT operation received from [0][14][0] at cycle 15685
HALT operation received from [0][11][0] at cycle 15865
Simulation finished, cycleCount = 15866
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 189778
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15435
HALT operation received from [0][8][0] at cycle 15449
HALT operation received from [0][4][0] at cycle 15453
HALT operation received from [0][2][0] at cycle 15459
HALT operation received from [0][7][0] at cycle 15471
HALT operation received from [0][3][0] at cycle 15489
HALT operation received from [0][6][0] at cycle 15489
HALT operation received from [0][15][0] at cycle 15491
HALT operation received from [0][10][0] at cycle 15497
HALT operation received from [0][11][0] at cycle 15505
HALT operation received from [0][12][0] at cycle 15509
HALT operation received from [0][14][0] at cycle 15519
HALT operation received from [0][1][0] at cycle 15529
HALT operation received from [0][5][0] at cycle 15539
HALT operation received from [0][9][0] at cycle 15585
HALT operation received from [0][13][0] at cycle 15627
Simulation finished, cycleCount = 15628
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 205406
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][6][0] at cycle 15503
HALT operation received from [0][4][0] at cycle 15513
HALT operation received from [0][3][0] at cycle 15521
HALT operation received from [0][12][0] at cycle 15521
HALT operation received from [0][11][0] at cycle 15523
HALT operation received from [0][14][0] at cycle 15531
HALT operation received from [0][15][0] at cycle 15537
HALT operation received from [0][0][0] at cycle 15541
HALT operation received from [0][7][0] at cycle 15549
HALT operation received from [0][8][0] at cycle 15555
HALT operation received from [0][10][0] at cycle 15563
HALT operation received from [0][2][0] at cycle 15575
HALT operation received from [0][1][0] at cycle 15597
HALT operation received from [0][13][0] at cycle 15605
HALT operation received from [0][9][0] at cycle 15609
HALT operation received from [0][5][0] at cycle 15615
Simulation finished, cycleCount = 15616
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 221022
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15479
HALT operation received from [0][9][0] at cycle 15513
HALT operation received from [0][6][0] at cycle 15519
HALT operation received from [0][1][0] at cycle 15525
HALT operation received from [0][14][0] at cycle 15531
HALT operation received from [0][3][0] at cycle 15535
HALT operation received from [0][15][0] at cycle 15535
HALT operation received from [0][2][0] at cycle 15539
HALT operation received from [0][4][0] at cycle 15545
HALT operation received from [0][0][0] at cycle 15551
HALT operation received from [0][10][0] at cycle 15559
HALT operation received from [0][11][0] at cycle 15565
HALT operation received from [0][12][0] at cycle 15571
HALT operation received from [0][8][0] at cycle 15577
HALT operation received from [0][5][0] at cycle 15597
HALT operation received from [0][13][0] at cycle 15625
Simulation finished, cycleCount = 15626
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 236648
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15679
HALT operation received from [0][12][0] at cycle 15691
HALT operation received from [0][5][0] at cycle 15699
HALT operation received from [0][2][0] at cycle 15721
HALT operation received from [0][14][0] at cycle 15735
HALT operation received from [0][13][0] at cycle 15739
HALT operation received from [0][9][0] at cycle 15743
HALT operation received from [0][6][0] at cycle 15763
HALT operation received from [0][10][0] at cycle 15777
HALT operation received from [0][1][0] at cycle 15779
HALT operation received from [0][0][0] at cycle 15929
HALT operation received from [0][8][0] at cycle 15935
HALT operation received from [0][7][0] at cycle 15949
HALT operation received from [0][15][0] at cycle 15969
HALT operation received from [0][11][0] at cycle 16007
HALT operation received from [0][3][0] at cycle 16089
Simulation finished, cycleCount = 16090
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 252738
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15635
HALT operation received from [0][13][0] at cycle 15663
HALT operation received from [0][11][0] at cycle 15673
HALT operation received from [0][9][0] at cycle 15709
HALT operation received from [0][2][0] at cycle 15727
HALT operation received from [0][12][0] at cycle 15743
HALT operation received from [0][5][0] at cycle 15767
HALT operation received from [0][14][0] at cycle 15797
HALT operation received from [0][3][0] at cycle 15803
HALT operation received from [0][8][0] at cycle 15813
HALT operation received from [0][15][0] at cycle 15833
HALT operation received from [0][1][0] at cycle 15845
HALT operation received from [0][4][0] at cycle 15933
HALT operation received from [0][6][0] at cycle 15953
HALT operation received from [0][7][0] at cycle 15963
HALT operation received from [0][0][0] at cycle 15985
Simulation finished, cycleCount = 15986
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 268724
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15421
HALT operation received from [0][12][0] at cycle 15429
HALT operation received from [0][0][0] at cycle 15441
HALT operation received from [0][6][0] at cycle 15441
HALT operation received from [0][7][0] at cycle 15445
HALT operation received from [0][3][0] at cycle 15447
HALT operation received from [0][8][0] at cycle 15453
HALT operation received from [0][15][0] at cycle 15457
HALT operation received from [0][11][0] at cycle 15461
HALT operation received from [0][14][0] at cycle 15469
HALT operation received from [0][5][0] at cycle 15473
HALT operation received from [0][13][0] at cycle 15473
HALT operation received from [0][10][0] at cycle 15505
HALT operation received from [0][2][0] at cycle 15513
HALT operation received from [0][9][0] at cycle 15559
HALT operation received from [0][1][0] at cycle 15567
Simulation finished, cycleCount = 15568
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 284292
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15491
HALT operation received from [0][3][0] at cycle 15491
HALT operation received from [0][5][0] at cycle 15493
HALT operation received from [0][14][0] at cycle 15497
HALT operation received from [0][6][0] at cycle 15499
HALT operation received from [0][13][0] at cycle 15499
HALT operation received from [0][2][0] at cycle 15505
HALT operation received from [0][11][0] at cycle 15507
HALT operation received from [0][4][0] at cycle 15509
HALT operation received from [0][10][0] at cycle 15513
HALT operation received from [0][9][0] at cycle 15515
HALT operation received from [0][12][0] at cycle 15515
HALT operation received from [0][0][0] at cycle 15519
HALT operation received from [0][7][0] at cycle 15521
HALT operation received from [0][8][0] at cycle 15523
HALT operation received from [0][15][0] at cycle 15533
Simulation finished, cycleCount = 15534
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 299826
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15447
HALT operation received from [0][3][0] at cycle 15449
HALT operation received from [0][15][0] at cycle 15465
HALT operation received from [0][1][0] at cycle 15469
HALT operation received from [0][9][0] at cycle 15471
HALT operation received from [0][11][0] at cycle 15471
HALT operation received from [0][0][0] at cycle 15473
HALT operation received from [0][6][0] at cycle 15477
HALT operation received from [0][8][0] at cycle 15479
HALT operation received from [0][2][0] at cycle 15491
HALT operation received from [0][10][0] at cycle 15509
HALT operation received from [0][14][0] at cycle 15515
HALT operation received from [0][4][0] at cycle 15519
HALT operation received from [0][12][0] at cycle 15543
HALT operation received from [0][5][0] at cycle 15589
HALT operation received from [0][13][0] at cycle 15595
Simulation finished, cycleCount = 15596
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 315422
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][9][0] at cycle 15487
HALT operation received from [0][10][0] at cycle 15497
HALT operation received from [0][15][0] at cycle 15513
HALT operation received from [0][11][0] at cycle 15529
HALT operation received from [0][14][0] at cycle 15547
HALT operation received from [0][7][0] at cycle 15569
HALT operation received from [0][1][0] at cycle 15571
HALT operation received from [0][2][0] at cycle 15581
HALT operation received from [0][13][0] at cycle 15585
HALT operation received from [0][8][0] at cycle 15607
HALT operation received from [0][6][0] at cycle 15609
HALT operation received from [0][3][0] at cycle 15613
HALT operation received from [0][12][0] at cycle 15625
HALT operation received from [0][5][0] at cycle 15629
HALT operation received from [0][0][0] at cycle 15651
HALT operation received from [0][4][0] at cycle 15669
Simulation finished, cycleCount = 15670
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 331092
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15433
HALT operation received from [0][2][0] at cycle 15437
HALT operation received from [0][6][0] at cycle 15439
HALT operation received from [0][4][0] at cycle 15461
HALT operation received from [0][1][0] at cycle 15463
HALT operation received from [0][3][0] at cycle 15473
HALT operation received from [0][15][0] at cycle 15475
HALT operation received from [0][0][0] at cycle 15477
HALT operation received from [0][5][0] at cycle 15487
HALT operation received from [0][10][0] at cycle 15493
HALT operation received from [0][14][0] at cycle 15525
HALT operation received from [0][12][0] at cycle 15543
HALT operation received from [0][9][0] at cycle 15547
HALT operation received from [0][8][0] at cycle 15549
HALT operation received from [0][11][0] at cycle 15549
HALT operation received from [0][13][0] at cycle 15591
Simulation finished, cycleCount = 15592
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 346684
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][0][0] at cycle 15419
HALT operation received from [0][4][0] at cycle 15419
HALT operation received from [0][6][0] at cycle 15419
HALT operation received from [0][13][0] at cycle 15423
HALT operation received from [0][2][0] at cycle 15429
HALT operation received from [0][12][0] at cycle 15429
HALT operation received from [0][7][0] at cycle 15441
HALT operation received from [0][8][0] at cycle 15441
HALT operation received from [0][14][0] at cycle 15445
HALT operation received from [0][10][0] at cycle 15447
HALT operation received from [0][11][0] at cycle 15461
HALT operation received from [0][3][0] at cycle 15465
HALT operation received from [0][15][0] at cycle 15465
HALT operation received from [0][1][0] at cycle 15471
HALT operation received from [0][9][0] at cycle 15497
Simulation finished, cycleCount = 15498
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 362182
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15445
HALT operation received from [0][1][0] at cycle 15453
HALT operation received from [0][2][0] at cycle 15485
HALT operation received from [0][7][0] at cycle 15487
HALT operation received from [0][9][0] at cycle 15491
HALT operation received from [0][3][0] at cycle 15499
HALT operation received from [0][13][0] at cycle 15501
HALT operation received from [0][15][0] at cycle 15551
HALT operation received from [0][6][0] at cycle 15555
HALT operation received from [0][10][0] at cycle 15557
HALT operation received from [0][0][0] at cycle 15561
HALT operation received from [0][11][0] at cycle 15563
HALT operation received from [0][4][0] at cycle 15585
HALT operation received from [0][8][0] at cycle 15623
HALT operation received from [0][14][0] at cycle 15641
HALT operation received from [0][12][0] at cycle 15667
Simulation finished, cycleCount = 15668
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 377850
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][13][0] at cycle 15445
HALT operation received from [0][10][0] at cycle 15477
HALT operation received from [0][5][0] at cycle 15489
HALT operation received from [0][12][0] at cycle 15505
HALT operation received from [0][9][0] at cycle 15507
HALT operation received from [0][15][0] at cycle 15507
HALT operation received from [0][8][0] at cycle 15529
HALT operation received from [0][2][0] at cycle 15533
HALT operation received from [0][1][0] at cycle 15535
HALT operation received from [0][14][0] at cycle 15535
HALT operation received from [0][11][0] at cycle 15539
HALT operation received from [0][6][0] at cycle 15571
HALT operation received from [0][7][0] at cycle 15573
HALT operation received from [0][4][0] at cycle 15585
HALT operation received from [0][0][0] at cycle 15595
HALT operation received from [0][3][0] at cycle 15625
Simulation finished, cycleCount = 15626
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 393476
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][14][0] at cycle 15503
HALT operation received from [0][6][0] at cycle 15509
HALT operation received from [0][15][0] at cycle 15605
HALT operation received from [0][10][0] at cycle 15619
HALT operation received from [0][7][0] at cycle 15625
HALT operation received from [0][2][0] at cycle 15653
HALT operation received from [0][11][0] at cycle 15655
HALT operation received from [0][8][0] at cycle 15665
HALT operation received from [0][12][0] at cycle 15697
HALT operation received from [0][9][0] at cycle 15701
HALT operation received from [0][13][0] at cycle 15701
HALT operation received from [0][0][0] at cycle 15705
HALT operation received from [0][3][0] at cycle 15719
HALT operation received from [0][1][0] at cycle 15739
HALT operation received from [0][5][0] at cycle 15743
HALT operation received from [0][4][0] at cycle 15749
Simulation finished, cycleCount = 15750
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 409226
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][11][0] at cycle 15421
HALT operation received from [0][8][0] at cycle 15439
HALT operation received from [0][2][0] at cycle 15443
HALT operation received from [0][5][0] at cycle 15455
HALT operation received from [0][7][0] at cycle 15457
HALT operation received from [0][10][0] at cycle 15475
HALT operation received from [0][15][0] at cycle 15483
HALT operation received from [0][1][0] at cycle 15501
HALT operation received from [0][4][0] at cycle 15505
HALT operation received from [0][13][0] at cycle 15521
HALT operation received from [0][12][0] at cycle 15523
HALT operation received from [0][9][0] at cycle 15527
HALT operation received from [0][6][0] at cycle 15535
HALT operation received from [0][14][0] at cycle 15575
Simulation finished, cycleCount = 15576
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 424802
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15479
HALT operation received from [0][3][0] at cycle 15493
HALT operation received from [0][5][0] at cycle 15499
HALT operation received from [0][4][0] at cycle 15517
HALT operation received from [0][6][0] at cycle 15527
HALT operation received from [0][0][0] at cycle 15529
HALT operation received from [0][1][0] at cycle 15529
HALT operation received from [0][2][0] at cycle 15539
HALT operation received from [0][15][0] at cycle 15567
HALT operation received from [0][9][0] at cycle 15587
HALT operation received from [0][14][0] at cycle 15589
HALT operation received from [0][12][0] at cycle 15611
HALT operation received from [0][8][0] at cycle 15613
HALT operation received from [0][11][0] at cycle 15613
HALT operation received from [0][13][0] at cycle 15635
HALT operation received from [0][10][0] at cycle 15661
Simulation finished, cycleCount = 15662
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 440464
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15551
HALT operation received from [0][3][0] at cycle 15573
HALT operation received from [0][4][0] at cycle 15619
HALT operation received from [0][7][0] at cycle 15631
HALT operation received from [0][13][0] at cycle 15635
HALT operation received from [0][11][0] at cycle 15657
HALT operation received from [0][2][0] at cycle 15663
HALT operation received from [0][0][0] at cycle 15693
HALT operation received from [0][1][0] at cycle 15701
HALT operation received from [0][6][0] at cycle 15713
HALT operation received from [0][12][0] at cycle 15723
HALT operation received from [0][9][0] at cycle 15743
HALT operation received from [0][10][0] at cycle 15761
HALT operation received from [0][15][0] at cycle 15765
HALT operation received from [0][8][0] at cycle 15783
HALT operation received from [0][14][0] at cycle 15803
Simulation finished, cycleCount = 15804
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 456268
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][12][0] at cycle 15429
HALT operation received from [0][4][0] at cycle 15445
HALT operation received from [0][15][0] at cycle 15449
HALT operation received from [0][7][0] at cycle 15453
HALT operation received from [0][9][0] at cycle 15455
HALT operation received from [0][1][0] at cycle 15457
HALT operation received from [0][14][0] at cycle 15481
HALT operation received from [0][8][0] at cycle 15491
HALT operation received from [0][13][0] at cycle 15493
HALT operation received from [0][0][0] at cycle 15499
HALT operation received from [0][6][0] at cycle 15503
HALT operation received from [0][5][0] at cycle 15505
HALT operation received from [0][3][0] at cycle 15511
HALT operation received from [0][11][0] at cycle 15511
HALT operation received from [0][10][0] at cycle 15531
HALT operation received from [0][2][0] at cycle 15553
Simulation finished, cycleCount = 15554
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 471822
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15431
HALT operation received from [0][0][0] at cycle 15437
HALT operation received from [0][13][0] at cycle 15439
HALT operation received from [0][4][0] at cycle 15441
HALT operation received from [0][7][0] at cycle 15441
HALT operation received from [0][12][0] at cycle 15449
HALT operation received from [0][8][0] at cycle 15459
HALT operation received from [0][15][0] at cycle 15461
HALT operation received from [0][3][0] at cycle 15477
HALT operation received from [0][11][0] at cycle 15477
HALT operation received from [0][9][0] at cycle 15479
HALT operation received from [0][1][0] at cycle 15493
HALT operation received from [0][14][0] at cycle 15505
HALT operation received from [0][6][0] at cycle 15507
HALT operation received from [0][2][0] at cycle 15557
HALT operation received from [0][10][0] at cycle 15573
Simulation finished, cycleCount = 15574
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 487396
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][11][0] at cycle 15497
HALT operation received from [0][15][0] at cycle 15509
HALT operation received from [0][12][0] at cycle 15513
HALT operation received from [0][14][0] at cycle 15523
HALT operation received from [0][10][0] at cycle 15525
HALT operation received from [0][3][0] at cycle 15533
HALT operation received from [0][4][0] at cycle 15533
HALT operation received from [0][7][0] at cycle 15537
HALT operation received from [0][8][0] at cycle 15539
HALT operation received from [0][13][0] at cycle 15545
HALT operation received from [0][6][0] at cycle 15555
HALT operation received from [0][5][0] at cycle 15565
HALT operation received from [0][0][0] at cycle 15567
HALT operation received from [0][2][0] at cycle 15571
HALT operation received from [0][9][0] at cycle 15571
HALT operation received from [0][1][0] at cycle 15605
Simulation finished, cycleCount = 15606
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 503002
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15445
HALT operation received from [0][12][0] at cycle 15445
HALT operation received from [0][13][0] at cycle 15449
HALT operation received from [0][11][0] at cycle 15451
HALT operation received from [0][14][0] at cycle 15451
HALT operation received from [0][9][0] at cycle 15453
HALT operation received from [0][2][0] at cycle 15455
HALT operation received from [0][8][0] at cycle 15455
HALT operation received from [0][5][0] at cycle 15459
HALT operation received from [0][15][0] at cycle 15459
HALT operation received from [0][6][0] at cycle 15463
HALT operation received from [0][7][0] at cycle 15471
HALT operation received from [0][1][0] at cycle 15473
HALT operation received from [0][3][0] at cycle 15473
HALT operation received from [0][4][0] at cycle 15483
HALT operation received from [0][0][0] at cycle 15487
Simulation finished, cycleCount = 15488
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 518490
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15429
HALT operation received from [0][12][0] at cycle 15431
HALT operation received from [0][8][0] at cycle 15433
HALT operation received from [0][0][0] at cycle 15445
HALT operation received from [0][14][0] at cycle 15463
HALT operation received from [0][6][0] at cycle 15469
HALT operation received from [0][15][0] at cycle 15475
HALT operation received from [0][9][0] at cycle 15501
HALT operation received from [0][7][0] at cycle 15507
HALT operation received from [0][1][0] at cycle 15509
HALT operation received from [0][5][0] at cycle 15517
HALT operation received from [0][13][0] at cycle 15519
HALT operation received from [0][11][0] at cycle 15527
HALT operation received from [0][3][0] at cycle 15529
HALT operation received from [0][10][0] at cycle 15551
HALT operation received from [0][2][0] at cycle 15553
Simulation finished, cycleCount = 15554
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 534044
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15431
HALT operation received from [0][2][0] at cycle 15437
HALT operation received from [0][6][0] at cycle 15441
HALT operation received from [0][10][0] at cycle 15449
HALT operation received from [0][14][0] at cycle 15463
HALT operation received from [0][3][0] at cycle 15465
HALT operation received from [0][12][0] at cycle 15465
HALT operation received from [0][1][0] at cycle 15479
HALT operation received from [0][0][0] at cycle 15495
HALT operation received from [0][5][0] at cycle 15505
HALT operation received from [0][7][0] at cycle 15505
HALT operation received from [0][9][0] at cycle 15511
HALT operation received from [0][11][0] at cycle 15511
HALT operation received from [0][13][0] at cycle 15511
HALT operation received from [0][8][0] at cycle 15531
HALT operation received from [0][15][0] at cycle 15539
Simulation finished, cycleCount = 15540
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 549584
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15519
HALT operation received from [0][7][0] at cycle 15547
HALT operation received from [0][4][0] at cycle 15549
HALT operation received from [0][3][0] at cycle 15563
HALT operation received from [0][1][0] at cycle 15593
HALT operation received from [0][13][0] at cycle 15597
HALT operation received from [0][6][0] at cycle 15617
HALT operation received from [0][2][0] at cycle 15633
HALT operation received from [0][11][0] at cycle 15657
HALT operation received from [0][0][0] at cycle 15667
HALT operation received from [0][9][0] at cycle 15703
HALT operation received from [0][15][0] at cycle 15725
HALT operation received from [0][12][0] at cycle 15729
HALT operation received from [0][10][0] at cycle 15787
HALT operation received from [0][14][0] at cycle 15791
HALT operation received from [0][8][0] at cycle 15847
Simulation finished, cycleCount = 15848
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 565432
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][14][0] at cycle 15531
HALT operation received from [0][2][0] at cycle 15533
HALT operation received from [0][10][0] at cycle 15545
HALT operation received from [0][6][0] at cycle 15553
HALT operation received from [0][3][0] at cycle 15593
HALT operation received from [0][4][0] at cycle 15615
HALT operation received from [0][12][0] at cycle 15617
HALT operation received from [0][11][0] at cycle 15633
HALT operation received from [0][5][0] at cycle 15659
HALT operation received from [0][8][0] at cycle 15671
HALT operation received from [0][13][0] at cycle 15671
HALT operation received from [0][0][0] at cycle 15675
HALT operation received from [0][7][0] at cycle 15699
HALT operation received from [0][15][0] at cycle 15725
HALT operation received from [0][9][0] at cycle 15793
HALT operation received from [0][1][0] at cycle 15829
Simulation finished, cycleCount = 15830
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 581262
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15637
HALT operation received from [0][13][0] at cycle 15683
HALT operation received from [0][12][0] at cycle 15735
HALT operation received from [0][2][0] at cycle 15761
HALT operation received from [0][8][0] at cycle 15763
HALT operation received from [0][11][0] at cycle 15767
HALT operation received from [0][5][0] at cycle 15789
HALT operation received from [0][15][0] at cycle 15821
HALT operation received from [0][14][0] at cycle 15863
HALT operation received from [0][4][0] at cycle 15865
HALT operation received from [0][3][0] at cycle 15879
HALT operation received from [0][7][0] at cycle 15909
HALT operation received from [0][0][0] at cycle 15917
HALT operation received from [0][6][0] at cycle 15979
HALT operation received from [0][9][0] at cycle 15999
HALT operation received from [0][1][0] at cycle 16163
Simulation finished, cycleCount = 16164
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 597426
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][2][0] at cycle 15481
HALT operation received from [0][8][0] at cycle 15485
HALT operation received from [0][0][0] at cycle 15489
HALT operation received from [0][10][0] at cycle 15489
HALT operation received from [0][12][0] at cycle 15491
HALT operation received from [0][14][0] at cycle 15491
HALT operation received from [0][4][0] at cycle 15495
HALT operation received from [0][6][0] at cycle 15497
HALT operation received from [0][11][0] at cycle 15503
HALT operation received from [0][3][0] at cycle 15505
HALT operation received from [0][7][0] at cycle 15537
HALT operation received from [0][15][0] at cycle 15543
HALT operation received from [0][1][0] at cycle 15579
HALT operation received from [0][9][0] at cycle 15581
HALT operation received from [0][5][0] at cycle 15641
HALT operation received from [0][13][0] at cycle 15653
Simulation finished, cycleCount = 15654
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 613080
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15433
HALT operation received from [0][3][0] at cycle 15435
HALT operation received from [0][6][0] at cycle 15437
HALT operation received from [0][5][0] at cycle 15439
HALT operation received from [0][2][0] at cycle 15441
HALT operation received from [0][4][0] at cycle 15443
HALT operation received from [0][11][0] at cycle 15443
HALT operation received from [0][1][0] at cycle 15445
HALT operation received from [0][0][0] at cycle 15447
HALT operation received from [0][8][0] at cycle 15449
HALT operation received from [0][12][0] at cycle 15449
HALT operation received from [0][14][0] at cycle 15451
HALT operation received from [0][15][0] at cycle 15451
HALT operation received from [0][9][0] at cycle 15455
HALT operation received from [0][13][0] at cycle 15457
HALT operation received from [0][10][0] at cycle 15465
Simulation finished, cycleCount = 15466
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 628546
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15495
HALT operation received from [0][15][0] at cycle 15541
HALT operation received from [0][8][0] at cycle 15549
HALT operation received from [0][9][0] at cycle 15553
HALT operation received from [0][14][0] at cycle 15561
HALT operation received from [0][13][0] at cycle 15565
HALT operation received from [0][2][0] at cycle 15585
HALT operation received from [0][11][0] at cycle 15591
HALT operation received from [0][6][0] at cycle 15639
HALT operation received from [0][5][0] at cycle 15643
HALT operation received from [0][7][0] at cycle 15647
HALT operation received from [0][1][0] at cycle 15653
HALT operation received from [0][12][0] at cycle 15657
HALT operation received from [0][0][0] at cycle 15659
HALT operation received from [0][3][0] at cycle 15659
HALT operation received from [0][4][0] at cycle 15741
Simulation finished, cycleCount = 15742
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 644288
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15437
HALT operation received from [0][9][0] at cycle 15441
HALT operation received from [0][8][0] at cycle 15447
HALT operation received from [0][13][0] at cycle 15455
HALT operation received from [0][14][0] at cycle 15455
HALT operation received from [0][7][0] at cycle 15471
HALT operation received from [0][1][0] at cycle 15481
HALT operation received from [0][12][0] at cycle 15481
HALT operation received from [0][5][0] at cycle 15483
HALT operation received from [0][6][0] at cycle 15487
HALT operation received from [0][0][0] at cycle 15493
HALT operation received from [0][10][0] at cycle 15501
HALT operation received from [0][4][0] at cycle 15531
HALT operation received from [0][2][0] at cycle 15551
HALT operation received from [0][11][0] at cycle 15581
HALT operation received from [0][3][0] at cycle 15611
Simulation finished, cycleCount = 15612
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 659900
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][11][0] at cycle 15455
HALT operation received from [0][15][0] at cycle 15457
HALT operation received from [0][14][0] at cycle 15469
HALT operation received from [0][3][0] at cycle 15475
HALT operation received from [0][7][0] at cycle 15477
HALT operation received from [0][6][0] at cycle 15483
HALT operation received from [0][9][0] at cycle 15495
HALT operation received from [0][1][0] at cycle 15503
HALT operation received from [0][12][0] at cycle 15507
HALT operation received from [0][8][0] at cycle 15509
HALT operation received from [0][10][0] at cycle 15511
HALT operation received from [0][0][0] at cycle 15521
HALT operation received from [0][4][0] at cycle 15523
HALT operation received from [0][2][0] at cycle 15527
HALT operation received from [0][5][0] at cycle 15549
HALT operation received from [0][13][0] at cycle 15559
Simulation finished, cycleCount = 15560
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 675460
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15469
HALT operation received from [0][5][0] at cycle 15481
HALT operation received from [0][2][0] at cycle 15515
HALT operation received from [0][7][0] at cycle 15541
HALT operation received from [0][4][0] at cycle 15551
HALT operation received from [0][13][0] at cycle 15555
HALT operation received from [0][9][0] at cycle 15559
HALT operation received from [0][0][0] at cycle 15569
HALT operation received from [0][10][0] at cycle 15575
HALT operation received from [0][6][0] at cycle 15591
HALT operation received from [0][12][0] at cycle 15607
HALT operation received from [0][3][0] at cycle 15615
HALT operation received from [0][15][0] at cycle 15623
HALT operation received from [0][8][0] at cycle 15627
HALT operation received from [0][14][0] at cycle 15639
HALT operation received from [0][11][0] at cycle 15673
Simulation finished, cycleCount = 15674
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 691134
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15449
HALT operation received from [0][1][0] at cycle 15455
HALT operation received from [0][12][0] at cycle 15461
HALT operation received from [0][2][0] at cycle 15463
HALT operation received from [0][9][0] at cycle 15463
HALT operation received from [0][10][0] at cycle 15463
HALT operation received from [0][7][0] at cycle 15479
HALT operation received from [0][15][0] at cycle 15493
HALT operation received from [0][0][0] at cycle 15503
HALT operation received from [0][6][0] at cycle 15509
HALT operation received from [0][8][0] at cycle 15511
HALT operation received from [0][14][0] at cycle 15525
HALT operation received from [0][3][0] at cycle 15529
HALT operation received from [0][5][0] at cycle 15529
HALT operation received from [0][13][0] at cycle 15539
HALT operation received from [0][11][0] at cycle 15553
Simulation finished, cycleCount = 15554
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 706688
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15433
HALT operation received from [0][6][0] at cycle 15435
HALT operation received from [0][2][0] at cycle 15461
HALT operation received from [0][10][0] at cycle 15469
HALT operation received from [0][9][0] at cycle 15481
HALT operation received from [0][14][0] at cycle 15481
HALT operation received from [0][3][0] at cycle 15485
HALT operation received from [0][7][0] at cycle 15489
HALT operation received from [0][4][0] at cycle 15491
HALT operation received from [0][11][0] at cycle 15515
HALT operation received from [0][0][0] at cycle 15517
HALT operation received from [0][5][0] at cycle 15519
HALT operation received from [0][15][0] at cycle 15531
HALT operation received from [0][12][0] at cycle 15533
HALT operation received from [0][13][0] at cycle 15549
HALT operation received from [0][8][0] at cycle 15595
Simulation finished, cycleCount = 15596
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 722284
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15445
HALT operation received from [0][15][0] at cycle 15445
HALT operation received from [0][0][0] at cycle 15455
HALT operation received from [0][8][0] at cycle 15455
HALT operation received from [0][6][0] at cycle 15459
HALT operation received from [0][14][0] at cycle 15463
HALT operation received from [0][4][0] at cycle 15479
HALT operation received from [0][5][0] at cycle 15479
HALT operation received from [0][1][0] at cycle 15483
HALT operation received from [0][13][0] at cycle 15487
HALT operation received from [0][9][0] at cycle 15489
HALT operation received from [0][12][0] at cycle 15491
HALT operation received from [0][3][0] at cycle 15503
HALT operation received from [0][11][0] at cycle 15511
HALT operation received from [0][2][0] at cycle 15543
HALT operation received from [0][10][0] at cycle 15543
Simulation finished, cycleCount = 15544
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 737828
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][6][0] at cycle 15469
HALT operation received from [0][14][0] at cycle 15469
HALT operation received from [0][7][0] at cycle 15487
HALT operation received from [0][11][0] at cycle 15487
HALT operation received from [0][3][0] at cycle 15491
HALT operation received from [0][15][0] at cycle 15491
HALT operation received from [0][9][0] at cycle 15493
HALT operation received from [0][1][0] at cycle 15505
HALT operation received from [0][4][0] at cycle 15509
HALT operation received from [0][12][0] at cycle 15517
HALT operation received from [0][10][0] at cycle 15523
HALT operation received from [0][0][0] at cycle 15527
HALT operation received from [0][2][0] at cycle 15531
HALT operation received from [0][5][0] at cycle 15531
HALT operation received from [0][8][0] at cycle 15537
HALT operation received from [0][13][0] at cycle 15563
Simulation finished, cycleCount = 15564
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 753392
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15523
HALT operation received from [0][2][0] at cycle 15531
HALT operation received from [0][6][0] at cycle 15551
HALT operation received from [0][10][0] at cycle 15563
HALT operation received from [0][1][0] at cycle 15597
HALT operation received from [0][12][0] at cycle 15599
HALT operation received from [0][5][0] at cycle 15607
HALT operation received from [0][0][0] at cycle 15613
HALT operation received from [0][7][0] at cycle 15613
HALT operation received from [0][3][0] at cycle 15631
HALT operation received from [0][13][0] at cycle 15671
HALT operation received from [0][14][0] at cycle 15673
HALT operation received from [0][8][0] at cycle 15699
HALT operation received from [0][9][0] at cycle 15705
HALT operation received from [0][11][0] at cycle 15725
HALT operation received from [0][15][0] at cycle 15761
Simulation finished, cycleCount = 15762
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 769154
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15415
HALT operation received from [0][3][0] at cycle 15417
HALT operation received from [0][5][0] at cycle 15417
HALT operation received from [0][4][0] at cycle 15423
HALT operation received from [0][6][0] at cycle 15425
HALT operation received from [0][10][0] at cycle 15429
HALT operation received from [0][13][0] at cycle 15433
HALT operation received from [0][11][0] at cycle 15437
HALT operation received from [0][8][0] at cycle 15447
HALT operation received from [0][9][0] at cycle 15453
HALT operation received from [0][15][0] at cycle 15453
HALT operation received from [0][12][0] at cycle 15457
HALT operation received from [0][14][0] at cycle 15471
Simulation finished, cycleCount = 15472
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 784626
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15511
HALT operation received from [0][15][0] at cycle 15513
HALT operation received from [0][5][0] at cycle 15565
HALT operation received from [0][13][0] at cycle 15565
HALT operation received from [0][11][0] at cycle 15605
HALT operation received from [0][3][0] at cycle 15607
HALT operation received from [0][14][0] at cycle 15619
HALT operation received from [0][6][0] at cycle 15631
HALT operation received from [0][9][0] at cycle 15661
HALT operation received from [0][1][0] at cycle 15665
HALT operation received from [0][0][0] at cycle 15689
HALT operation received from [0][8][0] at cycle 15697
HALT operation received from [0][12][0] at cycle 15703
HALT operation received from [0][4][0] at cycle 15709
HALT operation received from [0][2][0] at cycle 15711
HALT operation received from [0][10][0] at cycle 15719
Simulation finished, cycleCount = 15720
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 800346
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15437
HALT operation received from [0][6][0] at cycle 15439
HALT operation received from [0][5][0] at cycle 15453
HALT operation received from [0][4][0] at cycle 15457
HALT operation received from [0][10][0] at cycle 15467
HALT operation received from [0][2][0] at cycle 15469
HALT operation received from [0][12][0] at cycle 15477
HALT operation received from [0][14][0] at cycle 15481
HALT operation received from [0][1][0] at cycle 15487
HALT operation received from [0][15][0] at cycle 15489
HALT operation received from [0][13][0] at cycle 15501
HALT operation received from [0][0][0] at cycle 15507
HALT operation received from [0][9][0] at cycle 15523
HALT operation received from [0][8][0] at cycle 15537
HALT operation received from [0][3][0] at cycle 15539
HALT operation received from [0][11][0] at cycle 15585
Simulation finished, cycleCount = 15586
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 815932
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15445
HALT operation received from [0][14][0] at cycle 15469
HALT operation received from [0][12][0] at cycle 15473
HALT operation received from [0][7][0] at cycle 15475
HALT operation received from [0][11][0] at cycle 15485
HALT operation received from [0][9][0] at cycle 15497
HALT operation received from [0][3][0] at cycle 15505
HALT operation received from [0][8][0] at cycle 15507
HALT operation received from [0][6][0] at cycle 15511
HALT operation received from [0][4][0] at cycle 15521
HALT operation received from [0][0][0] at cycle 15523
HALT operation received from [0][1][0] at cycle 15527
HALT operation received from [0][13][0] at cycle 15591
HALT operation received from [0][5][0] at cycle 15633
HALT operation received from [0][10][0] at cycle 15689
HALT operation received from [0][2][0] at cycle 15701
Simulation finished, cycleCount = 15702
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 831634
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15413
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][15][0] at cycle 15419
HALT operation received from [0][8][0] at cycle 15423
HALT operation received from [0][0][0] at cycle 15425
HALT operation received from [0][10][0] at cycle 15425
HALT operation received from [0][2][0] at cycle 15427
HALT operation received from [0][14][0] at cycle 15429
HALT operation received from [0][6][0] at cycle 15439
HALT operation received from [0][9][0] at cycle 15449
HALT operation received from [0][1][0] at cycle 15461
HALT operation received from [0][13][0] at cycle 15527
HALT operation received from [0][5][0] at cycle 15543
HALT operation received from [0][12][0] at cycle 15557
HALT operation received from [0][4][0] at cycle 15569
Simulation finished, cycleCount = 15570
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 847204
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][11][0] at cycle 15421
HALT operation received from [0][14][0] at cycle 15423
HALT operation received from [0][13][0] at cycle 15427
HALT operation received from [0][8][0] at cycle 15429
HALT operation received from [0][5][0] at cycle 15435
HALT operation received from [0][9][0] at cycle 15437
HALT operation received from [0][3][0] at cycle 15439
HALT operation received from [0][6][0] at cycle 15441
HALT operation received from [0][0][0] at cycle 15447
HALT operation received from [0][1][0] at cycle 15453
HALT operation received from [0][10][0] at cycle 15471
HALT operation received from [0][12][0] at cycle 15473
HALT operation received from [0][4][0] at cycle 15477
HALT operation received from [0][2][0] at cycle 15483
HALT operation received from [0][15][0] at cycle 15495
HALT operation received from [0][7][0] at cycle 15519
Simulation finished, cycleCount = 15520
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 862724
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][6][0] at cycle 15579
HALT operation received from [0][14][0] at cycle 15603
HALT operation received from [0][8][0] at cycle 15689
HALT operation received from [0][0][0] at cycle 15713
HALT operation received from [0][11][0] at cycle 15725
HALT operation received from [0][12][0] at cycle 15757
HALT operation received from [0][3][0] at cycle 15759
HALT operation received from [0][7][0] at cycle 15759
HALT operation received from [0][15][0] at cycle 15765
HALT operation received from [0][4][0] at cycle 15779
HALT operation received from [0][1][0] at cycle 15787
HALT operation received from [0][9][0] at cycle 15821
HALT operation received from [0][13][0] at cycle 15823
HALT operation received from [0][5][0] at cycle 15831
HALT operation received from [0][10][0] at cycle 15865
HALT operation received from [0][2][0] at cycle 15881
Simulation finished, cycleCount = 15882
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 878606
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][10][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15419
HALT operation received from [0][15][0] at cycle 15421
HALT operation received from [0][11][0] at cycle 15423
HALT operation received from [0][13][0] at cycle 15423
HALT operation received from [0][14][0] at cycle 15423
HALT operation received from [0][6][0] at cycle 15425
HALT operation received from [0][4][0] at cycle 15427
HALT operation received from [0][1][0] at cycle 15429
HALT operation received from [0][2][0] at cycle 15431
HALT operation received from [0][5][0] at cycle 15433
HALT operation received from [0][7][0] at cycle 15433
HALT operation received from [0][0][0] at cycle 15435
HALT operation received from [0][3][0] at cycle 15443
Simulation finished, cycleCount = 15444
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 894050
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15429
HALT operation received from [0][11][0] at cycle 15437
HALT operation received from [0][2][0] at cycle 15443
HALT operation received from [0][8][0] at cycle 15445
HALT operation received from [0][12][0] at cycle 15451
HALT operation received from [0][3][0] at cycle 15453
HALT operation received from [0][4][0] at cycle 15461
HALT operation received from [0][0][0] at cycle 15467
HALT operation received from [0][5][0] at cycle 15475
HALT operation received from [0][13][0] at cycle 15475
HALT operation received from [0][1][0] at cycle 15487
HALT operation received from [0][9][0] at cycle 15499
HALT operation received from [0][7][0] at cycle 15529
HALT operation received from [0][14][0] at cycle 15539
HALT operation received from [0][15][0] at cycle 15539
HALT operation received from [0][6][0] at cycle 15553
Simulation finished, cycleCount = 15554
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 909604
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][14][0] at cycle 15565
HALT operation received from [0][12][0] at cycle 15569
HALT operation received from [0][11][0] at cycle 15573
HALT operation received from [0][15][0] at cycle 15579
HALT operation received from [0][13][0] at cycle 15583
HALT operation received from [0][7][0] at cycle 15585
HALT operation received from [0][6][0] at cycle 15593
HALT operation received from [0][4][0] at cycle 15599
HALT operation received from [0][3][0] at cycle 15605
HALT operation received from [0][9][0] at cycle 15607
HALT operation received from [0][5][0] at cycle 15617
HALT operation received from [0][1][0] at cycle 15659
HALT operation received from [0][8][0] at cycle 15759
HALT operation received from [0][10][0] at cycle 15759
HALT operation received from [0][2][0] at cycle 15791
HALT operation received from [0][0][0] at cycle 15795
Simulation finished, cycleCount = 15796
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 925400
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15415
HALT operation received from [0][3][0] at cycle 15419
HALT operation received from [0][7][0] at cycle 15419
HALT operation received from [0][2][0] at cycle 15421
HALT operation received from [0][5][0] at cycle 15421
HALT operation received from [0][12][0] at cycle 15421
HALT operation received from [0][11][0] at cycle 15435
HALT operation received from [0][15][0] at cycle 15435
HALT operation received from [0][13][0] at cycle 15437
HALT operation received from [0][0][0] at cycle 15443
HALT operation received from [0][10][0] at cycle 15443
HALT operation received from [0][6][0] at cycle 15455
HALT operation received from [0][8][0] at cycle 15459
HALT operation received from [0][14][0] at cycle 15463
HALT operation received from [0][9][0] at cycle 15469
HALT operation received from [0][1][0] at cycle 15477
Simulation finished, cycleCount = 15478
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 940878
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15509
HALT operation received from [0][4][0] at cycle 15525
HALT operation received from [0][11][0] at cycle 15529
HALT operation received from [0][13][0] at cycle 15529
HALT operation received from [0][12][0] at cycle 15537
HALT operation received from [0][5][0] at cycle 15545
HALT operation received from [0][7][0] at cycle 15559
HALT operation received from [0][15][0] at cycle 15573
HALT operation received from [0][9][0] at cycle 15575
HALT operation received from [0][0][0] at cycle 15577
HALT operation received from [0][1][0] at cycle 15583
HALT operation received from [0][8][0] at cycle 15583
HALT operation received from [0][14][0] at cycle 15631
HALT operation received from [0][10][0] at cycle 15637
HALT operation received from [0][6][0] at cycle 15649
HALT operation received from [0][2][0] at cycle 15657
Simulation finished, cycleCount = 15658
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 956536
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15581
HALT operation received from [0][14][0] at cycle 15583
HALT operation received from [0][13][0] at cycle 15591
HALT operation received from [0][8][0] at cycle 15619
HALT operation received from [0][12][0] at cycle 15645
HALT operation received from [0][6][0] at cycle 15651
HALT operation received from [0][10][0] at cycle 15659
HALT operation received from [0][9][0] at cycle 15667
HALT operation received from [0][7][0] at cycle 15669
HALT operation received from [0][5][0] at cycle 15697
HALT operation received from [0][0][0] at cycle 15727
HALT operation received from [0][11][0] at cycle 15739
HALT operation received from [0][1][0] at cycle 15751
HALT operation received from [0][4][0] at cycle 15755
HALT operation received from [0][2][0] at cycle 15757
HALT operation received from [0][3][0] at cycle 15891
Simulation finished, cycleCount = 15892
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 972428
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15421
HALT operation received from [0][5][0] at cycle 15421
HALT operation received from [0][4][0] at cycle 15423
HALT operation received from [0][0][0] at cycle 15425
HALT operation received from [0][3][0] at cycle 15429
HALT operation received from [0][2][0] at cycle 15435
HALT operation received from [0][9][0] at cycle 15437
HALT operation received from [0][7][0] at cycle 15441
HALT operation received from [0][8][0] at cycle 15441
HALT operation received from [0][11][0] at cycle 15443
HALT operation received from [0][10][0] at cycle 15445
HALT operation received from [0][12][0] at cycle 15445
HALT operation received from [0][13][0] at cycle 15447
HALT operation received from [0][6][0] at cycle 15449
HALT operation received from [0][14][0] at cycle 15449
HALT operation received from [0][15][0] at cycle 15457
Simulation finished, cycleCount = 15458
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 987886
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][13][0] at cycle 15429
HALT operation received from [0][11][0] at cycle 15431
HALT operation received from [0][3][0] at cycle 15437
HALT operation received from [0][5][0] at cycle 15437
HALT operation received from [0][0][0] at cycle 15445
HALT operation received from [0][14][0] at cycle 15445
HALT operation received from [0][4][0] at cycle 15447
HALT operation received from [0][8][0] at cycle 15447
HALT operation received from [0][12][0] at cycle 15449
HALT operation received from [0][6][0] at cycle 15451
HALT operation received from [0][7][0] at cycle 15451
HALT operation received from [0][10][0] at cycle 15459
HALT operation received from [0][15][0] at cycle 15459
HALT operation received from [0][2][0] at cycle 15467
HALT operation received from [0][9][0] at cycle 15477
HALT operation received from [0][1][0] at cycle 15485
Simulation finished, cycleCount = 15486
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 1003372
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][6][0] at cycle 15487
HALT operation received from [0][14][0] at cycle 15501
HALT operation received from [0][9][0] at cycle 15513
HALT operation received from [0][7][0] at cycle 15519
HALT operation received from [0][15][0] at cycle 15523
HALT operation received from [0][1][0] at cycle 15525
HALT operation received from [0][4][0] at cycle 15525
HALT operation received from [0][3][0] at cycle 15527
HALT operation received from [0][11][0] at cycle 15533
HALT operation received from [0][12][0] at cycle 15533
HALT operation received from [0][5][0] at cycle 15577
HALT operation received from [0][13][0] at cycle 15587
HALT operation received from [0][2][0] at cycle 15595
HALT operation received from [0][10][0] at cycle 15597
HALT operation received from [0][0][0] at cycle 15623
HALT operation received from [0][8][0] at cycle 15649
Simulation finished, cycleCount = 15650
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 1019022
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][2][0] at cycle 15415
HALT operation received from [0][10][0] at cycle 15423
HALT operation received from [0][0][0] at cycle 15437
HALT operation received from [0][4][0] at cycle 15445
HALT operation received from [0][1][0] at cycle 15451
HALT operation received from [0][8][0] at cycle 15453
HALT operation received from [0][5][0] at cycle 15455
HALT operation received from [0][12][0] at cycle 15461
HALT operation received from [0][13][0] at cycle 15471
HALT operation received from [0][9][0] at cycle 15475
HALT operation received from [0][6][0] at cycle 15519
HALT operation received from [0][14][0] at cycle 15523
HALT operation received from [0][3][0] at cycle 15527
HALT operation received from [0][11][0] at cycle 15535
HALT operation received from [0][7][0] at cycle 15575
HALT operation received from [0][15][0] at cycle 15583
Simulation finished, cycleCount = 15584
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 1034606
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15417
HALT operation received from [0][2][0] at cycle 15417
HALT operation received from [0][1][0] at cycle 15419
HALT operation received from [0][4][0] at cycle 15425
HALT operation received from [0][6][0] at cycle 15425
HALT operation received from [0][5][0] at cycle 15429
HALT operation received from [0][7][0] at cycle 15429
HALT operation received from [0][3][0] at cycle 15433
HALT operation received from [0][10][0] at cycle 15443
HALT operation received from [0][15][0] at cycle 15449
HALT operation received from [0][8][0] at cycle 15453
HALT operation received from [0][11][0] at cycle 15461
HALT operation received from [0][14][0] at cycle 15461
HALT operation received from [0][12][0] at cycle 15465
HALT operation received from [0][13][0] at cycle 15469
HALT operation received from [0][9][0] at cycle 15473
Simulation finished, cycleCount = 15474
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 1050080
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15415
HALT operation received from [0][3][0] at cycle 15417
HALT operation received from [0][0][0] at cycle 15421
HALT operation received from [0][5][0] at cycle 15423
HALT operation received from [0][9][0] at cycle 15435
HALT operation received from [0][11][0] at cycle 15439
HALT operation received from [0][13][0] at cycle 15441
HALT operation received from [0][8][0] at cycle 15443
HALT operation received from [0][2][0] at cycle 15447
HALT operation received from [0][4][0] at cycle 15453
HALT operation received from [0][7][0] at cycle 15453
HALT operation received from [0][12][0] at cycle 15461
HALT operation received from [0][15][0] at cycle 15473
HALT operation received from [0][6][0] at cycle 15477
HALT operation received from [0][10][0] at cycle 15479
HALT operation received from [0][14][0] at cycle 15503
Simulation finished, cycleCount = 15504
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 1065584
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15431
HALT operation received from [0][10][0] at cycle 15431
HALT operation received from [0][12][0] at cycle 15433
HALT operation received from [0][11][0] at cycle 15437
HALT operation received from [0][13][0] at cycle 15437
HALT operation received from [0][2][0] at cycle 15455
HALT operation received from [0][0][0] at cycle 15459
HALT operation received from [0][4][0] at cycle 15461
HALT operation received from [0][15][0] at cycle 15469
HALT operation received from [0][3][0] at cycle 15471
HALT operation received from [0][5][0] at cycle 15473
HALT operation received from [0][7][0] at cycle 15483
HALT operation received from [0][14][0] at cycle 15491
HALT operation received from [0][6][0] at cycle 15517
HALT operation received from [0][9][0] at cycle 15603
HALT operation received from [0][1][0] at cycle 15645
Simulation finished, cycleCount = 15646
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 1081230
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][2][0] at cycle 15437
HALT operation received from [0][1][0] at cycle 15445
HALT operation received from [0][6][0] at cycle 15445
HALT operation received from [0][3][0] at cycle 15447
HALT operation received from [0][0][0] at cycle 15449
HALT operation received from [0][5][0] at cycle 15449
HALT operation received from [0][4][0] at cycle 15451
HALT operation received from [0][7][0] at cycle 15453
HALT operation received from [0][12][0] at cycle 15453
HALT operation received from [0][14][0] at cycle 15453
HALT operation received from [0][10][0] at cycle 15455
HALT operation received from [0][15][0] at cycle 15459
HALT operation received from [0][11][0] at cycle 15461
HALT operation received from [0][13][0] at cycle 15461
HALT operation received from [0][9][0] at cycle 15469
HALT operation received from [0][8][0] at cycle 15477
Simulation finished, cycleCount = 15478
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 1096708
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15433
HALT operation received from [0][2][0] at cycle 15439
HALT operation received from [0][0][0] at cycle 15441
HALT operation received from [0][10][0] at cycle 15441
HALT operation received from [0][12][0] at cycle 15443
HALT operation received from [0][4][0] at cycle 15453
HALT operation received from [0][13][0] at cycle 15455
HALT operation received from [0][11][0] at cycle 15469
HALT operation received from [0][5][0] at cycle 15471
HALT operation received from [0][3][0] at cycle 15473
HALT operation received from [0][7][0] at cycle 15555
HALT operation received from [0][15][0] at cycle 15557
HALT operation received from [0][14][0] at cycle 15585
HALT operation received from [0][9][0] at cycle 15587
HALT operation received from [0][6][0] at cycle 15603
HALT operation received from [0][1][0] at cycle 15609
Simulation finished, cycleCount = 15610
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 1112318
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15423
HALT operation received from [0][12][0] at cycle 15449
HALT operation received from [0][14][0] at cycle 15449
HALT operation received from [0][8][0] at cycle 15463
HALT operation received from [0][7][0] at cycle 15469
HALT operation received from [0][11][0] at cycle 15475
HALT operation received from [0][1][0] at cycle 15481
HALT operation received from [0][4][0] at cycle 15505
HALT operation received from [0][6][0] at cycle 15509
HALT operation received from [0][0][0] at cycle 15523
HALT operation received from [0][3][0] at cycle 15541
HALT operation received from [0][13][0] at cycle 15553
HALT operation received from [0][5][0] at cycle 15567
HALT operation received from [0][10][0] at cycle 15653
HALT operation received from [0][2][0] at cycle 15707
Simulation finished, cycleCount = 15708
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 1128026
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15723
HALT operation received from [0][0][0] at cycle 15733
HALT operation received from [0][13][0] at cycle 15747
HALT operation received from [0][5][0] at cycle 15753
HALT operation received from [0][6][0] at cycle 15757
HALT operation received from [0][8][0] at cycle 15769
HALT operation received from [0][12][0] at cycle 15779
HALT operation received from [0][7][0] at cycle 15785
HALT operation received from [0][2][0] at cycle 15795
HALT operation received from [0][15][0] at cycle 15809
HALT operation received from [0][14][0] at cycle 15819
HALT operation received from [0][3][0] at cycle 15829
HALT operation received from [0][10][0] at cycle 15859
HALT operation received from [0][11][0] at cycle 15863
HALT operation received from [0][1][0] at cycle 15911
HALT operation received from [0][9][0] at cycle 15957
Simulation finished, cycleCount = 15958
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 1143984
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15443
HALT operation received from [0][5][0] at cycle 15467
HALT operation received from [0][12][0] at cycle 15475
HALT operation received from [0][13][0] at cycle 15479
HALT operation received from [0][1][0] at cycle 15485
HALT operation received from [0][6][0] at cycle 15485
HALT operation received from [0][2][0] at cycle 15503
HALT operation received from [0][3][0] at cycle 15503
HALT operation received from [0][9][0] at cycle 15507
HALT operation received from [0][7][0] at cycle 15511
HALT operation received from [0][11][0] at cycle 15511
HALT operation received from [0][14][0] at cycle 15519
HALT operation received from [0][15][0] at cycle 15531
HALT operation received from [0][10][0] at cycle 15533
HALT operation received from [0][0][0] at cycle 15561
HALT operation received from [0][8][0] at cycle 15571
Simulation finished, cycleCount = 15572
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 1159556
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][11][0] at cycle 15427
HALT operation received from [0][3][0] at cycle 15429
HALT operation received from [0][13][0] at cycle 15431
HALT operation received from [0][9][0] at cycle 15435
HALT operation received from [0][14][0] at cycle 15437
HALT operation received from [0][5][0] at cycle 15439
HALT operation received from [0][6][0] at cycle 15439
HALT operation received from [0][12][0] at cycle 15439
HALT operation received from [0][1][0] at cycle 15441
HALT operation received from [0][2][0] at cycle 15441
HALT operation received from [0][15][0] at cycle 15443
HALT operation received from [0][4][0] at cycle 15445
HALT operation received from [0][10][0] at cycle 15445
HALT operation received from [0][7][0] at cycle 15449
HALT operation received from [0][8][0] at cycle 15473
HALT operation received from [0][0][0] at cycle 15477
Simulation finished, cycleCount = 15478
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 1175034
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15439
HALT operation received from [0][7][0] at cycle 15443
HALT operation received from [0][0][0] at cycle 15449
HALT operation received from [0][5][0] at cycle 15459
HALT operation received from [0][3][0] at cycle 15465
HALT operation received from [0][2][0] at cycle 15469
HALT operation received from [0][1][0] at cycle 15473
HALT operation received from [0][6][0] at cycle 15491
HALT operation received from [0][15][0] at cycle 15505
HALT operation received from [0][12][0] at cycle 15513
HALT operation received from [0][8][0] at cycle 15515
HALT operation received from [0][13][0] at cycle 15527
HALT operation received from [0][11][0] at cycle 15541
HALT operation received from [0][10][0] at cycle 15545
HALT operation received from [0][9][0] at cycle 15557
HALT operation received from [0][14][0] at cycle 15569
Simulation finished, cycleCount = 15570
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 1190604
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15449
HALT operation received from [0][2][0] at cycle 15449
HALT operation received from [0][5][0] at cycle 15453
HALT operation received from [0][8][0] at cycle 15463
HALT operation received from [0][6][0] at cycle 15465
HALT operation received from [0][13][0] at cycle 15471
HALT operation received from [0][10][0] at cycle 15473
HALT operation received from [0][3][0] at cycle 15475
HALT operation received from [0][14][0] at cycle 15491
HALT operation received from [0][4][0] at cycle 15495
HALT operation received from [0][11][0] at cycle 15503
HALT operation received from [0][1][0] at cycle 15507
HALT operation received from [0][12][0] at cycle 15515
HALT operation received from [0][7][0] at cycle 15541
HALT operation received from [0][9][0] at cycle 15543
HALT operation received from [0][15][0] at cycle 15551
Simulation finished, cycleCount = 15552
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 1206156
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15439
HALT operation received from [0][11][0] at cycle 15439
HALT operation received from [0][2][0] at cycle 15443
HALT operation received from [0][6][0] at cycle 15443
HALT operation received from [0][1][0] at cycle 15445
HALT operation received from [0][3][0] at cycle 15447
HALT operation received from [0][9][0] at cycle 15447
HALT operation received from [0][14][0] at cycle 15447
HALT operation received from [0][15][0] at cycle 15447
HALT operation received from [0][13][0] at cycle 15455
HALT operation received from [0][4][0] at cycle 15459
HALT operation received from [0][7][0] at cycle 15459
HALT operation received from [0][12][0] at cycle 15463
HALT operation received from [0][5][0] at cycle 15471
HALT operation received from [0][8][0] at cycle 15471
HALT operation received from [0][0][0] at cycle 15483
Simulation finished, cycleCount = 15484
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 1221640
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][9][0] at cycle 15495
HALT operation received from [0][15][0] at cycle 15497
HALT operation received from [0][14][0] at cycle 15507
HALT operation received from [0][1][0] at cycle 15511
HALT operation received from [0][6][0] at cycle 15517
HALT operation received from [0][12][0] at cycle 15519
HALT operation received from [0][4][0] at cycle 15527
HALT operation received from [0][7][0] at cycle 15543
HALT operation received from [0][13][0] at cycle 15545
HALT operation received from [0][5][0] at cycle 15563
HALT operation received from [0][10][0] at cycle 15563
HALT operation received from [0][8][0] at cycle 15573
HALT operation received from [0][2][0] at cycle 15583
HALT operation received from [0][0][0] at cycle 15611
HALT operation received from [0][11][0] at cycle 15677
HALT operation received from [0][3][0] at cycle 15721
Simulation finished, cycleCount = 15722
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 1237362
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][8][0] at cycle 15421
HALT operation received from [0][10][0] at cycle 15421
HALT operation received from [0][1][0] at cycle 15423
HALT operation received from [0][15][0] at cycle 15423
HALT operation received from [0][13][0] at cycle 15425
HALT operation received from [0][0][0] at cycle 15427
HALT operation received from [0][11][0] at cycle 15427
HALT operation received from [0][2][0] at cycle 15429
HALT operation received from [0][3][0] at cycle 15431
HALT operation received from [0][4][0] at cycle 15431
HALT operation received from [0][5][0] at cycle 15431
HALT operation received from [0][6][0] at cycle 15433
HALT operation received from [0][7][0] at cycle 15433
Simulation finished, cycleCount = 15434
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 1252796
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15425
HALT operation received from [0][13][0] at cycle 15425
HALT operation received from [0][15][0] at cycle 15427
HALT operation received from [0][9][0] at cycle 15429
HALT operation received from [0][12][0] at cycle 15431
HALT operation received from [0][8][0] at cycle 15433
HALT operation received from [0][14][0] at cycle 15437
HALT operation received from [0][11][0] at cycle 15441
HALT operation received from [0][2][0] at cycle 15485
HALT operation received from [0][7][0] at cycle 15485
HALT operation received from [0][4][0] at cycle 15493
HALT operation received from [0][0][0] at cycle 15503
HALT operation received from [0][5][0] at cycle 15503
HALT operation received from [0][6][0] at cycle 15503
HALT operation received from [0][1][0] at cycle 15505
HALT operation received from [0][3][0] at cycle 15525
Simulation finished, cycleCount = 15526
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 1268322
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][8][0] at cycle 15423
HALT operation received from [0][10][0] at cycle 15423
HALT operation received from [0][11][0] at cycle 15423
HALT operation received from [0][14][0] at cycle 15423
HALT operation received from [0][9][0] at cycle 15427
HALT operation received from [0][12][0] at cycle 15427
HALT operation received from [0][5][0] at cycle 15443
HALT operation received from [0][13][0] at cycle 15443
HALT operation received from [0][15][0] at cycle 15523
HALT operation received from [0][7][0] at cycle 15531
Simulation finished, cycleCount = 15532
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 1283854
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][13][0] at cycle 15601
HALT operation received from [0][5][0] at cycle 15615
HALT operation received from [0][0][0] at cycle 15619
HALT operation received from [0][14][0] at cycle 15619
HALT operation received from [0][8][0] at cycle 15625
HALT operation received from [0][6][0] at cycle 15635
HALT operation received from [0][10][0] at cycle 15645
HALT operation received from [0][15][0] at cycle 15645
HALT operation received from [0][9][0] at cycle 15649
HALT operation received from [0][2][0] at cycle 15653
HALT operation received from [0][7][0] at cycle 15675
HALT operation received from [0][11][0] at cycle 15679
HALT operation received from [0][1][0] at cycle 15711
HALT operation received from [0][3][0] at cycle 15717
HALT operation received from [0][12][0] at cycle 15731
HALT operation received from [0][4][0] at cycle 15747
Simulation finished, cycleCount = 15748
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 1299602
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15417
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][8][0] at cycle 15421
HALT operation received from [0][10][0] at cycle 15421
HALT operation received from [0][13][0] at cycle 15421
HALT operation received from [0][14][0] at cycle 15421
HALT operation received from [0][9][0] at cycle 15423
HALT operation received from [0][15][0] at cycle 15431
HALT operation received from [0][4][0] at cycle 15455
HALT operation received from [0][12][0] at cycle 15475
Simulation finished, cycleCount = 15476
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 1315078
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15417
HALT operation received from [0][2][0] at cycle 15419
HALT operation received from [0][3][0] at cycle 15425
HALT operation received from [0][0][0] at cycle 15429
HALT operation received from [0][6][0] at cycle 15431
HALT operation received from [0][5][0] at cycle 15433
HALT operation received from [0][4][0] at cycle 15439
HALT operation received from [0][13][0] at cycle 15457
HALT operation received from [0][10][0] at cycle 15463
HALT operation received from [0][15][0] at cycle 15465
HALT operation received from [0][11][0] at cycle 15471
HALT operation received from [0][14][0] at cycle 15475
HALT operation received from [0][1][0] at cycle 15477
HALT operation received from [0][8][0] at cycle 15479
HALT operation received from [0][12][0] at cycle 15479
HALT operation received from [0][9][0] at cycle 15503
Simulation finished, cycleCount = 15504
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 1330582
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15427
HALT operation received from [0][4][0] at cycle 15427
HALT operation received from [0][6][0] at cycle 15427
HALT operation received from [0][11][0] at cycle 15437
HALT operation received from [0][12][0] at cycle 15445
HALT operation received from [0][14][0] at cycle 15445
HALT operation received from [0][1][0] at cycle 15449
HALT operation received from [0][7][0] at cycle 15457
HALT operation received from [0][5][0] at cycle 15473
HALT operation received from [0][9][0] at cycle 15473
HALT operation received from [0][13][0] at cycle 15477
HALT operation received from [0][15][0] at cycle 15477
HALT operation received from [0][0][0] at cycle 15515
HALT operation received from [0][2][0] at cycle 15531
HALT operation received from [0][8][0] at cycle 15533
HALT operation received from [0][10][0] at cycle 15549
Simulation finished, cycleCount = 15550
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 1346132
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15427
HALT operation received from [0][9][0] at cycle 15429
HALT operation received from [0][13][0] at cycle 15429
HALT operation received from [0][12][0] at cycle 15431
HALT operation received from [0][14][0] at cycle 15431
HALT operation received from [0][10][0] at cycle 15433
HALT operation received from [0][8][0] at cycle 15439
HALT operation received from [0][11][0] at cycle 15439
HALT operation received from [0][1][0] at cycle 15445
HALT operation received from [0][6][0] at cycle 15445
HALT operation received from [0][5][0] at cycle 15461
HALT operation received from [0][4][0] at cycle 15463
HALT operation received from [0][7][0] at cycle 15467
HALT operation received from [0][2][0] at cycle 15471
HALT operation received from [0][3][0] at cycle 15475
HALT operation received from [0][0][0] at cycle 15481
Simulation finished, cycleCount = 15482
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 1361614
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15417
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][10][0] at cycle 15419
HALT operation received from [0][13][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][15][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15425
HALT operation received from [0][3][0] at cycle 15429
HALT operation received from [0][4][0] at cycle 15459
HALT operation received from [0][12][0] at cycle 15469
Simulation finished, cycleCount = 15470
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 1377084
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15419
HALT operation received from [0][0][0] at cycle 15425
HALT operation received from [0][2][0] at cycle 15429
HALT operation received from [0][5][0] at cycle 15433
HALT operation received from [0][11][0] at cycle 15435
HALT operation received from [0][4][0] at cycle 15439
HALT operation received from [0][8][0] at cycle 15443
HALT operation received from [0][7][0] at cycle 15447
HALT operation received from [0][10][0] at cycle 15447
HALT operation received from [0][15][0] at cycle 15459
HALT operation received from [0][13][0] at cycle 15467
HALT operation received from [0][12][0] at cycle 15475
HALT operation received from [0][1][0] at cycle 15505
HALT operation received from [0][9][0] at cycle 15507
HALT operation received from [0][14][0] at cycle 15517
HALT operation received from [0][6][0] at cycle 15521
Simulation finished, cycleCount = 15522
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 1392606
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15423
HALT operation received from [0][13][0] at cycle 15427
HALT operation received from [0][15][0] at cycle 15429
HALT operation received from [0][11][0] at cycle 15431
HALT operation received from [0][14][0] at cycle 15431
HALT operation received from [0][0][0] at cycle 15435
HALT operation received from [0][12][0] at cycle 15443
HALT operation received from [0][5][0] at cycle 15445
HALT operation received from [0][7][0] at cycle 15445
HALT operation received from [0][3][0] at cycle 15449
HALT operation received from [0][6][0] at cycle 15455
HALT operation received from [0][9][0] at cycle 15463
HALT operation received from [0][4][0] at cycle 15481
HALT operation received from [0][1][0] at cycle 15489
HALT operation received from [0][10][0] at cycle 15523
HALT operation received from [0][2][0] at cycle 15537
Simulation finished, cycleCount = 15538
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 1408144
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15421
HALT operation received from [0][2][0] at cycle 15421
HALT operation received from [0][3][0] at cycle 15423
HALT operation received from [0][7][0] at cycle 15423
HALT operation received from [0][15][0] at cycle 15423
HALT operation received from [0][10][0] at cycle 15425
HALT operation received from [0][9][0] at cycle 15427
HALT operation received from [0][11][0] at cycle 15427
HALT operation received from [0][13][0] at cycle 15427
HALT operation received from [0][5][0] at cycle 15431
HALT operation received from [0][14][0] at cycle 15445
HALT operation received from [0][6][0] at cycle 15463
HALT operation received from [0][12][0] at cycle 15497
HALT operation received from [0][4][0] at cycle 15519
HALT operation received from [0][8][0] at cycle 15541
HALT operation received from [0][0][0] at cycle 15551
Simulation finished, cycleCount = 15552
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 1423696
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15443
HALT operation received from [0][11][0] at cycle 15445
HALT operation received from [0][0][0] at cycle 15447
HALT operation received from [0][9][0] at cycle 15447
HALT operation received from [0][10][0] at cycle 15449
HALT operation received from [0][15][0] at cycle 15455
HALT operation received from [0][3][0] at cycle 15459
HALT operation received from [0][13][0] at cycle 15459
HALT operation received from [0][12][0] at cycle 15463
HALT operation received from [0][14][0] at cycle 15467
HALT operation received from [0][6][0] at cycle 15471
HALT operation received from [0][7][0] at cycle 15471
HALT operation received from [0][4][0] at cycle 15477
HALT operation received from [0][2][0] at cycle 15481
HALT operation received from [0][5][0] at cycle 15483
HALT operation received from [0][1][0] at cycle 15487
Simulation finished, cycleCount = 15488
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 1439184
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][13][0] at cycle 15531
HALT operation received from [0][11][0] at cycle 15555
HALT operation received from [0][5][0] at cycle 15559
HALT operation received from [0][14][0] at cycle 15585
HALT operation received from [0][3][0] at cycle 15587
HALT operation received from [0][6][0] at cycle 15595
HALT operation received from [0][8][0] at cycle 15595
HALT operation received from [0][0][0] at cycle 15631
HALT operation received from [0][10][0] at cycle 15633
HALT operation received from [0][9][0] at cycle 15635
HALT operation received from [0][15][0] at cycle 15645
HALT operation received from [0][2][0] at cycle 15653
HALT operation received from [0][1][0] at cycle 15665
HALT operation received from [0][7][0] at cycle 15667
HALT operation received from [0][12][0] at cycle 15729
HALT operation received from [0][4][0] at cycle 15749
Simulation finished, cycleCount = 15750
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 1454934
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15429
HALT operation received from [0][12][0] at cycle 15433
HALT operation received from [0][11][0] at cycle 15435
HALT operation received from [0][4][0] at cycle 15447
HALT operation received from [0][0][0] at cycle 15449
HALT operation received from [0][14][0] at cycle 15449
HALT operation received from [0][10][0] at cycle 15451
HALT operation received from [0][15][0] at cycle 15451
HALT operation received from [0][3][0] at cycle 15465
HALT operation received from [0][7][0] at cycle 15473
HALT operation received from [0][2][0] at cycle 15477
HALT operation received from [0][6][0] at cycle 15477
HALT operation received from [0][9][0] at cycle 15479
HALT operation received from [0][1][0] at cycle 15525
HALT operation received from [0][13][0] at cycle 15537
HALT operation received from [0][5][0] at cycle 15561
Simulation finished, cycleCount = 15562
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 1470496
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][13][0] at cycle 15421
HALT operation received from [0][10][0] at cycle 15423
HALT operation received from [0][8][0] at cycle 15429
HALT operation received from [0][12][0] at cycle 15429
HALT operation received from [0][5][0] at cycle 15435
HALT operation received from [0][11][0] at cycle 15435
HALT operation received from [0][15][0] at cycle 15435
HALT operation received from [0][0][0] at cycle 15441
HALT operation received from [0][2][0] at cycle 15443
HALT operation received from [0][4][0] at cycle 15443
HALT operation received from [0][3][0] at cycle 15445
HALT operation received from [0][7][0] at cycle 15451
HALT operation received from [0][9][0] at cycle 15469
HALT operation received from [0][1][0] at cycle 15479
HALT operation received from [0][6][0] at cycle 15501
HALT operation received from [0][14][0] at cycle 15501
Simulation finished, cycleCount = 15502
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 1485998
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15523
HALT operation received from [0][0][0] at cycle 15551
HALT operation received from [0][6][0] at cycle 15559
HALT operation received from [0][4][0] at cycle 15579
HALT operation received from [0][13][0] at cycle 15581
HALT operation received from [0][7][0] at cycle 15599
HALT operation received from [0][1][0] at cycle 15601
HALT operation received from [0][8][0] at cycle 15605
HALT operation received from [0][14][0] at cycle 15607
HALT operation received from [0][2][0] at cycle 15619
HALT operation received from [0][3][0] at cycle 15635
HALT operation received from [0][15][0] at cycle 15639
HALT operation received from [0][12][0] at cycle 15653
HALT operation received from [0][9][0] at cycle 15659
HALT operation received from [0][10][0] at cycle 15667
HALT operation received from [0][11][0] at cycle 15677
Simulation finished, cycleCount = 15678
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 1501676
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15415
HALT operation received from [0][7][0] at cycle 15415
HALT operation received from [0][0][0] at cycle 15417
HALT operation received from [0][6][0] at cycle 15417
HALT operation received from [0][3][0] at cycle 15425
HALT operation received from [0][10][0] at cycle 15437
HALT operation received from [0][9][0] at cycle 15441
HALT operation received from [0][15][0] at cycle 15445
HALT operation received from [0][12][0] at cycle 15453
HALT operation received from [0][14][0] at cycle 15453
HALT operation received from [0][8][0] at cycle 15455
HALT operation received from [0][11][0] at cycle 15469
HALT operation received from [0][5][0] at cycle 15509
HALT operation received from [0][13][0] at cycle 15547
Simulation finished, cycleCount = 15548
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 1517224
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][12][0] at cycle 15423
HALT operation received from [0][10][0] at cycle 15425
HALT operation received from [0][9][0] at cycle 15455
HALT operation received from [0][14][0] at cycle 15455
HALT operation received from [0][15][0] at cycle 15461
HALT operation received from [0][4][0] at cycle 15467
HALT operation received from [0][2][0] at cycle 15471
HALT operation received from [0][1][0] at cycle 15491
HALT operation received from [0][8][0] at cycle 15493
HALT operation received from [0][7][0] at cycle 15503
HALT operation received from [0][6][0] at cycle 15509
HALT operation received from [0][0][0] at cycle 15529
HALT operation received from [0][13][0] at cycle 15541
HALT operation received from [0][11][0] at cycle 15551
HALT operation received from [0][5][0] at cycle 15581
HALT operation received from [0][3][0] at cycle 15583
Simulation finished, cycleCount = 15584
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 1532808
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15471
HALT operation received from [0][15][0] at cycle 15475
HALT operation received from [0][6][0] at cycle 15501
HALT operation received from [0][12][0] at cycle 15501
HALT operation received from [0][4][0] at cycle 15507
HALT operation received from [0][14][0] at cycle 15511
HALT operation received from [0][9][0] at cycle 15515
HALT operation received from [0][10][0] at cycle 15525
HALT operation received from [0][1][0] at cycle 15527
HALT operation received from [0][2][0] at cycle 15537
HALT operation received from [0][13][0] at cycle 15551
HALT operation received from [0][5][0] at cycle 15557
HALT operation received from [0][8][0] at cycle 15557
HALT operation received from [0][0][0] at cycle 15559
HALT operation received from [0][11][0] at cycle 15619
HALT operation received from [0][3][0] at cycle 15623
Simulation finished, cycleCount = 15624
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 1548432
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15513
HALT operation received from [0][7][0] at cycle 15525
HALT operation received from [0][9][0] at cycle 15525
HALT operation received from [0][14][0] at cycle 15529
HALT operation received from [0][1][0] at cycle 15557
HALT operation received from [0][13][0] at cycle 15557
HALT operation received from [0][6][0] at cycle 15561
HALT operation received from [0][5][0] at cycle 15563
HALT operation received from [0][8][0] at cycle 15625
HALT operation received from [0][0][0] at cycle 15631
HALT operation received from [0][11][0] at cycle 15665
HALT operation received from [0][10][0] at cycle 15671
HALT operation received from [0][2][0] at cycle 15677
HALT operation received from [0][3][0] at cycle 15679
HALT operation received from [0][12][0] at cycle 15745
HALT operation received from [0][4][0] at cycle 15753
Simulation finished, cycleCount = 15754
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 1564186
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15439
HALT operation received from [0][7][0] at cycle 15441
HALT operation received from [0][0][0] at cycle 15443
HALT operation received from [0][3][0] at cycle 15443
HALT operation received from [0][2][0] at cycle 15445
HALT operation received from [0][4][0] at cycle 15459
HALT operation received from [0][6][0] at cycle 15465
HALT operation received from [0][11][0] at cycle 15493
HALT operation received from [0][9][0] at cycle 15495
HALT operation received from [0][15][0] at cycle 15497
HALT operation received from [0][8][0] at cycle 15501
HALT operation received from [0][10][0] at cycle 15501
HALT operation received from [0][5][0] at cycle 15509
HALT operation received from [0][12][0] at cycle 15519
HALT operation received from [0][14][0] at cycle 15533
HALT operation received from [0][13][0] at cycle 15563
Simulation finished, cycleCount = 15564
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 1579750
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 15525
HALT operation received from [0][12][0] at cycle 15545
HALT operation received from [0][7][0] at cycle 15563
HALT operation received from [0][10][0] at cycle 15563
HALT operation received from [0][4][0] at cycle 15597
HALT operation received from [0][2][0] at cycle 15609
HALT operation received from [0][9][0] at cycle 15615
HALT operation received from [0][1][0] at cycle 15631
HALT operation received from [0][8][0] at cycle 15631
HALT operation received from [0][0][0] at cycle 15635
HALT operation received from [0][5][0] at cycle 15665
HALT operation received from [0][13][0] at cycle 15671
HALT operation received from [0][6][0] at cycle 15707
HALT operation received from [0][14][0] at cycle 15709
HALT operation received from [0][3][0] at cycle 15741
HALT operation received from [0][11][0] at cycle 15741
Simulation finished, cycleCount = 15742
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 1595492
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15431
HALT operation received from [0][6][0] at cycle 15445
HALT operation received from [0][0][0] at cycle 15447
HALT operation received from [0][15][0] at cycle 15449
HALT operation received from [0][14][0] at cycle 15451
HALT operation received from [0][1][0] at cycle 15453
HALT operation received from [0][9][0] at cycle 15455
HALT operation received from [0][2][0] at cycle 15467
HALT operation received from [0][8][0] at cycle 15467
HALT operation received from [0][5][0] at cycle 15469
HALT operation received from [0][3][0] at cycle 15471
HALT operation received from [0][13][0] at cycle 15471
HALT operation received from [0][11][0] at cycle 15473
HALT operation received from [0][12][0] at cycle 15475
HALT operation received from [0][4][0] at cycle 15479
HALT operation received from [0][10][0] at cycle 15483
Simulation finished, cycleCount = 15484
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 1610976
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][10][0] at cycle 15421
HALT operation received from [0][0][0] at cycle 15423
HALT operation received from [0][2][0] at cycle 15423
HALT operation received from [0][3][0] at cycle 15425
HALT operation received from [0][5][0] at cycle 15425
HALT operation received from [0][13][0] at cycle 15429
HALT operation received from [0][14][0] at cycle 15435
HALT operation received from [0][15][0] at cycle 15439
HALT operation received from [0][12][0] at cycle 15443
HALT operation received from [0][6][0] at cycle 15445
HALT operation received from [0][7][0] at cycle 15447
HALT operation received from [0][4][0] at cycle 15451
HALT operation received from [0][9][0] at cycle 15453
HALT operation received from [0][1][0] at cycle 15455
Simulation finished, cycleCount = 15456
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 1626432
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 15425
HALT operation received from [0][7][0] at cycle 15427
HALT operation received from [0][2][0] at cycle 15433
HALT operation received from [0][6][0] at cycle 15437
HALT operation received from [0][13][0] at cycle 15445
HALT operation received from [0][4][0] at cycle 15451
HALT operation received from [0][15][0] at cycle 15451
HALT operation received from [0][10][0] at cycle 15457
HALT operation received from [0][12][0] at cycle 15477
HALT operation received from [0][14][0] at cycle 15477
HALT operation received from [0][3][0] at cycle 15505
HALT operation received from [0][11][0] at cycle 15509
HALT operation received from [0][0][0] at cycle 15513
HALT operation received from [0][1][0] at cycle 15539
HALT operation received from [0][8][0] at cycle 15551
HALT operation received from [0][9][0] at cycle 15551
Simulation finished, cycleCount = 15552
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 1641984
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15413
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15419
HALT operation received from [0][15][0] at cycle 15419
HALT operation received from [0][8][0] at cycle 15421
HALT operation received from [0][10][0] at cycle 15421
HALT operation received from [0][13][0] at cycle 15421
HALT operation received from [0][11][0] at cycle 15423
HALT operation received from [0][14][0] at cycle 15423
Simulation finished, cycleCount = 15424
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 1657408
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15415
HALT operation received from [0][6][0] at cycle 15419
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][13][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][15][0] at cycle 15419
HALT operation received from [0][1][0] at cycle 15495
HALT operation received from [0][9][0] at cycle 15497
HALT operation received from [0][4][0] at cycle 15503
HALT operation received from [0][12][0] at cycle 15503
HALT operation received from [0][2][0] at cycle 15513
HALT operation received from [0][10][0] at cycle 15527
Simulation finished, cycleCount = 15528
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 1672936
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15417
HALT operation received from [0][2][0] at cycle 15417
HALT operation received from [0][1][0] at cycle 15419
HALT operation received from [0][6][0] at cycle 15419
HALT operation received from [0][5][0] at cycle 15421
HALT operation received from [0][7][0] at cycle 15429
HALT operation received from [0][3][0] at cycle 15451
HALT operation received from [0][14][0] at cycle 15455
HALT operation received from [0][8][0] at cycle 15457
HALT operation received from [0][10][0] at cycle 15457
HALT operation received from [0][13][0] at cycle 15461
HALT operation received from [0][9][0] at cycle 15467
HALT operation received from [0][15][0] at cycle 15475
HALT operation received from [0][11][0] at cycle 15497
HALT operation received from [0][4][0] at cycle 15541
HALT operation received from [0][12][0] at cycle 15577
Simulation finished, cycleCount = 15578
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 1688514
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 15421
HALT operation received from [0][7][0] at cycle 15423
HALT operation received from [0][3][0] at cycle 15425
HALT operation received from [0][6][0] at cycle 15427
HALT operation received from [0][0][0] at cycle 15431
HALT operation received from [0][15][0] at cycle 15439
HALT operation received from [0][5][0] at cycle 15441
HALT operation received from [0][11][0] at cycle 15441
HALT operation received from [0][8][0] at cycle 15443
HALT operation received from [0][14][0] at cycle 15443
HALT operation received from [0][12][0] at cycle 15445
HALT operation received from [0][1][0] at cycle 15449
HALT operation received from [0][10][0] at cycle 15465
HALT operation received from [0][2][0] at cycle 15467
HALT operation received from [0][9][0] at cycle 15467
HALT operation received from [0][13][0] at cycle 15471
Simulation finished, cycleCount = 15472
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 1703986
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15423
HALT operation received from [0][2][0] at cycle 15423
HALT operation received from [0][6][0] at cycle 15423
HALT operation received from [0][4][0] at cycle 15433
HALT operation received from [0][0][0] at cycle 15437
HALT operation received from [0][3][0] at cycle 15437
HALT operation received from [0][7][0] at cycle 15445
HALT operation received from [0][5][0] at cycle 15459
HALT operation received from [0][14][0] at cycle 15461
HALT operation received from [0][9][0] at cycle 15463
HALT operation received from [0][10][0] at cycle 15465
HALT operation received from [0][15][0] at cycle 15471
HALT operation received from [0][8][0] at cycle 15475
HALT operation received from [0][11][0] at cycle 15477
HALT operation received from [0][12][0] at cycle 15479
HALT operation received from [0][13][0] at cycle 15497
Simulation finished, cycleCount = 15498
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 1719484
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][10][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15421
HALT operation received from [0][15][0] at cycle 15421
HALT operation received from [0][13][0] at cycle 15425
HALT operation received from [0][12][0] at cycle 15427
HALT operation received from [0][1][0] at cycle 15445
HALT operation received from [0][0][0] at cycle 15449
HALT operation received from [0][3][0] at cycle 15449
HALT operation received from [0][7][0] at cycle 15449
HALT operation received from [0][6][0] at cycle 15451
HALT operation received from [0][2][0] at cycle 15453
HALT operation received from [0][4][0] at cycle 15459
HALT operation received from [0][5][0] at cycle 15461
Simulation finished, cycleCount = 15462
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 1734946
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 15427
HALT operation received from [0][2][0] at cycle 15437
HALT operation received from [0][7][0] at cycle 15457
HALT operation received from [0][15][0] at cycle 15461
HALT operation received from [0][14][0] at cycle 15519
HALT operation received from [0][6][0] at cycle 15535
HALT operation received from [0][12][0] at cycle 15543
HALT operation received from [0][4][0] at cycle 15555
HALT operation received from [0][13][0] at cycle 15589
HALT operation received from [0][5][0] at cycle 15601
HALT operation received from [0][9][0] at cycle 15613
HALT operation received from [0][1][0] at cycle 15625
HALT operation received from [0][8][0] at cycle 15625
HALT operation received from [0][3][0] at cycle 15629
HALT operation received from [0][0][0] at cycle 15641
HALT operation received from [0][11][0] at cycle 15643
Simulation finished, cycleCount = 15644
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 1750590
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15419
HALT operation received from [0][7][0] at cycle 15419
HALT operation received from [0][4][0] at cycle 15421
HALT operation received from [0][1][0] at cycle 15425
HALT operation received from [0][6][0] at cycle 15427
HALT operation received from [0][3][0] at cycle 15431
HALT operation received from [0][13][0] at cycle 15437
HALT operation received from [0][9][0] at cycle 15441
HALT operation received from [0][11][0] at cycle 15441
HALT operation received from [0][15][0] at cycle 15441
HALT operation received from [0][8][0] at cycle 15445
HALT operation received from [0][2][0] at cycle 15447
HALT operation received from [0][12][0] at cycle 15447
HALT operation received from [0][14][0] at cycle 15453
HALT operation received from [0][10][0] at cycle 15455
Simulation finished, cycleCount = 15456
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 1766046
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15413
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][10][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15419
HALT operation received from [0][13][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][15][0] at cycle 15419
Simulation finished, cycleCount = 15420
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 1781466
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15427
HALT operation received from [0][13][0] at cycle 15427
HALT operation received from [0][9][0] at cycle 15429
HALT operation received from [0][12][0] at cycle 15429
HALT operation received from [0][15][0] at cycle 15431
HALT operation received from [0][10][0] at cycle 15435
HALT operation received from [0][11][0] at cycle 15435
HALT operation received from [0][14][0] at cycle 15437
HALT operation received from [0][7][0] at cycle 15439
HALT operation received from [0][1][0] at cycle 15441
HALT operation received from [0][4][0] at cycle 15441
HALT operation received from [0][2][0] at cycle 15443
HALT operation received from [0][3][0] at cycle 15445
HALT operation received from [0][5][0] at cycle 15445
HALT operation received from [0][0][0] at cycle 15447
HALT operation received from [0][6][0] at cycle 15457
Simulation finished, cycleCount = 15458
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 1796924
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][2][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15415
HALT operation received from [0][5][0] at cycle 15415
HALT operation received from [0][7][0] at cycle 15415
HALT operation received from [0][1][0] at cycle 15417
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][10][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15423
HALT operation received from [0][13][0] at cycle 15423
HALT operation received from [0][15][0] at cycle 15423
HALT operation received from [0][9][0] at cycle 15427
Simulation finished, cycleCount = 15428
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 1812352
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15423
HALT operation received from [0][15][0] at cycle 15423
HALT operation received from [0][2][0] at cycle 15427
HALT operation received from [0][11][0] at cycle 15427
HALT operation received from [0][7][0] at cycle 15429
HALT operation received from [0][4][0] at cycle 15433
HALT operation received from [0][10][0] at cycle 15433
HALT operation received from [0][5][0] at cycle 15437
HALT operation received from [0][12][0] at cycle 15437
HALT operation received from [0][6][0] at cycle 15439
HALT operation received from [0][13][0] at cycle 15439
HALT operation received from [0][14][0] at cycle 15439
HALT operation received from [0][0][0] at cycle 15467
HALT operation received from [0][8][0] at cycle 15479
HALT operation received from [0][9][0] at cycle 15553
HALT operation received from [0][1][0] at cycle 15563
Simulation finished, cycleCount = 15564
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 1827916
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15415
HALT operation received from [0][3][0] at cycle 15415
HALT operation received from [0][5][0] at cycle 15415
HALT operation received from [0][6][0] at cycle 15417
HALT operation received from [0][4][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][13][0] at cycle 15419
HALT operation received from [0][2][0] at cycle 15421
HALT operation received from [0][8][0] at cycle 15421
HALT operation received from [0][12][0] at cycle 15421
HALT operation received from [0][14][0] at cycle 15421
HALT operation received from [0][7][0] at cycle 15425
HALT operation received from [0][10][0] at cycle 15425
HALT operation received from [0][15][0] at cycle 15427
HALT operation received from [0][1][0] at cycle 15527
HALT operation received from [0][9][0] at cycle 15529
Simulation finished, cycleCount = 15530
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 1843446
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15429
HALT operation received from [0][3][0] at cycle 15429
HALT operation received from [0][1][0] at cycle 15431
HALT operation received from [0][2][0] at cycle 15431
HALT operation received from [0][7][0] at cycle 15447
HALT operation received from [0][9][0] at cycle 15455
HALT operation received from [0][11][0] at cycle 15457
HALT operation received from [0][8][0] at cycle 15459
HALT operation received from [0][10][0] at cycle 15459
HALT operation received from [0][15][0] at cycle 15477
HALT operation received from [0][5][0] at cycle 15523
HALT operation received from [0][4][0] at cycle 15525
HALT operation received from [0][12][0] at cycle 15535
HALT operation received from [0][13][0] at cycle 15551
HALT operation received from [0][6][0] at cycle 15609
HALT operation received from [0][14][0] at cycle 15631
Simulation finished, cycleCount = 15632
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 1859078
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][2][0] at cycle 15433
HALT operation received from [0][1][0] at cycle 15437
HALT operation received from [0][3][0] at cycle 15445
HALT operation received from [0][0][0] at cycle 15469
HALT operation received from [0][4][0] at cycle 15469
HALT operation received from [0][9][0] at cycle 15479
HALT operation received from [0][10][0] at cycle 15487
HALT operation received from [0][11][0] at cycle 15489
HALT operation received from [0][7][0] at cycle 15501
HALT operation received from [0][8][0] at cycle 15509
HALT operation received from [0][15][0] at cycle 15517
HALT operation received from [0][12][0] at cycle 15527
HALT operation received from [0][5][0] at cycle 15611
HALT operation received from [0][6][0] at cycle 15615
HALT operation received from [0][14][0] at cycle 15649
HALT operation received from [0][13][0] at cycle 15655
Simulation finished, cycleCount = 15656
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 1874734
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][0][0] at cycle 15415
HALT operation received from [0][2][0] at cycle 15417
HALT operation received from [0][7][0] at cycle 15417
HALT operation received from [0][3][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15419
HALT operation received from [0][13][0] at cycle 15419
HALT operation received from [0][8][0] at cycle 15421
HALT operation received from [0][10][0] at cycle 15423
HALT operation received from [0][6][0] at cycle 15425
HALT operation received from [0][15][0] at cycle 15425
HALT operation received from [0][11][0] at cycle 15431
HALT operation received from [0][14][0] at cycle 15445
Simulation finished, cycleCount = 15446
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 1890180
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15413
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15413
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15419
HALT operation received from [0][13][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][15][0] at cycle 15419
HALT operation received from [0][2][0] at cycle 15439
HALT operation received from [0][10][0] at cycle 15443
Simulation finished, cycleCount = 15444
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 1905624
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15415
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][1][0] at cycle 15421
HALT operation received from [0][3][0] at cycle 15421
HALT operation received from [0][9][0] at cycle 15423
HALT operation received from [0][11][0] at cycle 15423
HALT operation received from [0][2][0] at cycle 15431
HALT operation received from [0][4][0] at cycle 15441
HALT operation received from [0][12][0] at cycle 15443
HALT operation received from [0][10][0] at cycle 15445
HALT operation received from [0][14][0] at cycle 15453
HALT operation received from [0][6][0] at cycle 15459
HALT operation received from [0][13][0] at cycle 15509
HALT operation received from [0][7][0] at cycle 15525
HALT operation received from [0][15][0] at cycle 15525
HALT operation received from [0][5][0] at cycle 15533
Simulation finished, cycleCount = 15534
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 1921158
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 15419
HALT operation received from [0][9][0] at cycle 15419
HALT operation received from [0][10][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15419
HALT operation received from [0][14][0] at cycle 15419
HALT operation received from [0][2][0] at cycle 15423
HALT operation received from [0][4][0] at cycle 15423
HALT operation received from [0][3][0] at cycle 15425
HALT operation received from [0][11][0] at cycle 15425
HALT operation received from [0][13][0] at cycle 15429
HALT operation received from [0][15][0] at cycle 15429
HALT operation received from [0][7][0] at cycle 15433
HALT operation received from [0][6][0] at cycle 15435
HALT operation received from [0][0][0] at cycle 15437
HALT operation received from [0][1][0] at cycle 15437
HALT operation received from [0][5][0] at cycle 15443
Simulation finished, cycleCount = 15444
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 1936602
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][0][0] at cycle 15417
HALT operation received from [0][2][0] at cycle 15417
HALT operation received from [0][4][0] at cycle 15417
HALT operation received from [0][7][0] at cycle 15421
HALT operation received from [0][11][0] at cycle 15423
HALT operation received from [0][10][0] at cycle 15425
HALT operation received from [0][13][0] at cycle 15425
HALT operation received from [0][6][0] at cycle 15427
HALT operation received from [0][8][0] at cycle 15427
HALT operation received from [0][12][0] at cycle 15429
HALT operation received from [0][15][0] at cycle 15429
HALT operation received from [0][14][0] at cycle 15445
HALT operation received from [0][1][0] at cycle 15531
HALT operation received from [0][9][0] at cycle 15539
Simulation finished, cycleCount = 15540
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 1952142
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 15463
HALT operation received from [0][0][0] at cycle 15477
HALT operation received from [0][5][0] at cycle 15479
HALT operation received from [0][2][0] at cycle 15483
HALT operation received from [0][10][0] at cycle 15483
HALT operation received from [0][15][0] at cycle 15483
HALT operation received from [0][1][0] at cycle 15485
HALT operation received from [0][8][0] at cycle 15499
HALT operation received from [0][4][0] at cycle 15503
HALT operation received from [0][9][0] at cycle 15503
HALT operation received from [0][13][0] at cycle 15515
HALT operation received from [0][12][0] at cycle 15521
HALT operation received from [0][3][0] at cycle 15529
HALT operation received from [0][11][0] at cycle 15531
HALT operation received from [0][14][0] at cycle 15715
HALT operation received from [0][6][0] at cycle 15729
Simulation finished, cycleCount = 15730
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 1967872
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][14][0] at cycle 15447
HALT operation received from [0][13][0] at cycle 15449
HALT operation received from [0][11][0] at cycle 15463
HALT operation received from [0][15][0] at cycle 15473
HALT operation received from [0][12][0] at cycle 15487
HALT operation received from [0][9][0] at cycle 15497
HALT operation received from [0][10][0] at cycle 15521
HALT operation received from [0][8][0] at cycle 15523
HALT operation received from [0][5][0] at cycle 15541
HALT operation received from [0][7][0] at cycle 15551
HALT operation received from [0][6][0] at cycle 15559
HALT operation received from [0][3][0] at cycle 15563
HALT operation received from [0][4][0] at cycle 15569
HALT operation received from [0][0][0] at cycle 15579
HALT operation received from [0][1][0] at cycle 15581
HALT operation received from [0][2][0] at cycle 15609
Simulation finished, cycleCount = 15610
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 1983482
Device: 16 core scalar
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][4][0] at cycle 15413
HALT operation received from [0][5][0] at cycle 15413
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][7][0] at cycle 15413
HALT operation received from [0][1][0] at cycle 15427
HALT operation received from [0][8][0] at cycle 15431
HALT operation received from [0][14][0] at cycle 15435
HALT operation received from [0][15][0] at cycle 15437
HALT operation received from [0][12][0] at cycle 15441
HALT operation received from [0][13][0] at cycle 15447
HALT operation received from [0][2][0] at cycle 15449
HALT operation received from [0][9][0] at cycle 15487
HALT operation received from [0][10][0] at cycle 15501
HALT operation received from [0][3][0] at cycle 15535
HALT operation received from [0][11][0] at cycle 15563
Simulation finished, cycleCount = 15564
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 1999046

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
2982321912 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fd2cfa0c180
Device 1 : LE1 Device ID is 0x7fd2cfa0c290
Device 2 : LE1 Device ID is 0x7fd2cfa0c3a0
Device 3 : LE1 Device ID is 0x7fd2cfa0c4b0
Device 4 : LE1 Device ID is 0x7fd2cfa0c5c0
Device 5 : LE1 Device ID is 0x7fd2cfa0c6d0
Device 6 : LE1 Device ID is 0x7fd2cfa0c7e0
Device 7 : LE1 Device ID is 0x7fd2cfa0c8f0
Device 8 : LE1 Device ID is 0x7fd2cfa0ca00
Device 9 : LE1 Device ID is 0x7fd2cfa0cb10
Device 10 : LE1 Device ID is 0x7fd2cfa0cc20
Device 11 : LE1 Device ID is 0x7fd2cfa0cd30
Device 12 : LE1 Device ID is 0x7fd2cfa0ce40
Device 13 : LE1 Device ID is 0x7fd2cfa0cf50
Device 14 : LE1 Device ID is 0x7fd2cfa0d060
Device 15 : LE1 Device ID is 0x7fd2cfa0d170
Device 16 : LE1 Device ID is 0x7fd2cfa0d280
Device 17 : LE1 Device ID is 0x7fd2cfa0d390
Device 18 : LE1 Device ID is 0x7fd2cfa0d4a0
Device 19 : LE1 Device ID is 0x7fd2cfa0d5b0
Executing kernel for 1 iterations
-------------------------------------------
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 248233
Simulation finished, cycleCount = 248234
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 248234
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 246491
Simulation finished, cycleCount = 246492
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 494726
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 247051
Simulation finished, cycleCount = 247052
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 741778
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 248273
Simulation finished, cycleCount = 248274
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 990052
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244981
Simulation finished, cycleCount = 244982
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 1235034
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 246895
Simulation finished, cycleCount = 246896
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 1481930
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244151
Simulation finished, cycleCount = 244152
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 1726082
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244227
Simulation finished, cycleCount = 244228
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 1970310
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 247325
Simulation finished, cycleCount = 247326
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 2217636
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244263
Simulation finished, cycleCount = 244264
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 2461900
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244783
Simulation finished, cycleCount = 244784
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 2706684
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244445
Simulation finished, cycleCount = 244446
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 2951130
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243147
Simulation finished, cycleCount = 243148
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 3194278
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243959
Simulation finished, cycleCount = 243960
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 3438238
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243867
Simulation finished, cycleCount = 243868
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 3682106
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 248305
Simulation finished, cycleCount = 248306
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 3930412
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 247943
Simulation finished, cycleCount = 247944
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 4178356
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242655
Simulation finished, cycleCount = 242656
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 4421012
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243231
Simulation finished, cycleCount = 243232
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 4664244
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243063
Simulation finished, cycleCount = 243064
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 4907308
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244383
Simulation finished, cycleCount = 244384
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 5151692
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243043
Simulation finished, cycleCount = 243044
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 5394736
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242185
Simulation finished, cycleCount = 242186
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 5636922
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243765
Simulation finished, cycleCount = 243766
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 5880688
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243651
Simulation finished, cycleCount = 243652
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 6124340
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245689
Simulation finished, cycleCount = 245690
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 6370030
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242787
Simulation finished, cycleCount = 242788
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 6612818
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244089
Simulation finished, cycleCount = 244090
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 6856908
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 246115
Simulation finished, cycleCount = 246116
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 7103024
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242867
Simulation finished, cycleCount = 242868
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 7345892
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242727
Simulation finished, cycleCount = 242728
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 7588620
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243789
Simulation finished, cycleCount = 243790
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 7832410
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242473
Simulation finished, cycleCount = 242474
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 8074884
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242959
Simulation finished, cycleCount = 242960
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 8317844
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242839
Simulation finished, cycleCount = 242840
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 8560684
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245625
Simulation finished, cycleCount = 245626
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 8806310
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245443
Simulation finished, cycleCount = 245444
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 9051754
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 248631
Simulation finished, cycleCount = 248632
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 9300386
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243561
Simulation finished, cycleCount = 243562
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 9543948
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242241
Simulation finished, cycleCount = 242242
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 9786190
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244839
Simulation finished, cycleCount = 244840
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 10031030
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243007
Simulation finished, cycleCount = 243008
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 10274038
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243121
Simulation finished, cycleCount = 243122
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 10517160
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244291
Simulation finished, cycleCount = 244292
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 10761452
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243025
Simulation finished, cycleCount = 243026
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 11004478
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243085
Simulation finished, cycleCount = 243086
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 11247564
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242831
Simulation finished, cycleCount = 242832
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 11490396
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243231
Simulation finished, cycleCount = 243232
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 11733628
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245163
Simulation finished, cycleCount = 245164
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 11978792
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242017
Simulation finished, cycleCount = 242018
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 12220810
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245271
Simulation finished, cycleCount = 245272
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 12466082
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242949
Simulation finished, cycleCount = 242950
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 12709032
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243653
Simulation finished, cycleCount = 243654
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 12952686
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242439
Simulation finished, cycleCount = 242440
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 13195126
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242371
Simulation finished, cycleCount = 242372
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 13437498
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 247237
Simulation finished, cycleCount = 247238
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 13684736
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241923
Simulation finished, cycleCount = 241924
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 13926660
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242783
Simulation finished, cycleCount = 242784
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 14169444
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245339
Simulation finished, cycleCount = 245340
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 14414784
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242133
Simulation finished, cycleCount = 242134
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 14656918
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244299
Simulation finished, cycleCount = 244300
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 14901218
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 246083
Simulation finished, cycleCount = 246084
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 15147302
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242109
Simulation finished, cycleCount = 242110
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 15389412
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242317
Simulation finished, cycleCount = 242318
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 15631730
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243915
Simulation finished, cycleCount = 243916
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 15875646
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242849
Simulation finished, cycleCount = 242850
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 16118496
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242169
Simulation finished, cycleCount = 242170
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 16360666
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242281
Simulation finished, cycleCount = 242282
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 16602948
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242797
Simulation finished, cycleCount = 242798
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 16845746
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242365
Simulation finished, cycleCount = 242366
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 17088112
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243115
Simulation finished, cycleCount = 243116
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 17331228
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243287
Simulation finished, cycleCount = 243288
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 17574516
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 247989
Simulation finished, cycleCount = 247990
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 17822506
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243185
Simulation finished, cycleCount = 243186
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 18065692
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242191
Simulation finished, cycleCount = 242192
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 18307884
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243061
Simulation finished, cycleCount = 243062
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 18550946
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242945
Simulation finished, cycleCount = 242946
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 18793892
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242359
Simulation finished, cycleCount = 242360
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 19036252
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244053
Simulation finished, cycleCount = 244054
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 19280306
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241913
Simulation finished, cycleCount = 241914
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 19522220
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242551
Simulation finished, cycleCount = 242552
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 19764772
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242065
Simulation finished, cycleCount = 242066
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 20006838
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245667
Simulation finished, cycleCount = 245668
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 20252506
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241883
Simulation finished, cycleCount = 241884
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 20494390
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242363
Simulation finished, cycleCount = 242364
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 20736754
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242643
Simulation finished, cycleCount = 242644
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 20979398
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242267
Simulation finished, cycleCount = 242268
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 21221666
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241879
Simulation finished, cycleCount = 241880
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 21463546
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242469
Simulation finished, cycleCount = 242470
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 21706016
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242407
Simulation finished, cycleCount = 242408
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 21948424
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242365
Simulation finished, cycleCount = 242366
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 22190790
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242505
Simulation finished, cycleCount = 242506
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 22433296
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245115
Simulation finished, cycleCount = 245116
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 22678412
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242639
Simulation finished, cycleCount = 242640
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 22921052
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242281
Simulation finished, cycleCount = 242282
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 23163334
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244855
Simulation finished, cycleCount = 244856
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 23408190
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242225
Simulation finished, cycleCount = 242226
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 23650416
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243039
Simulation finished, cycleCount = 243040
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 23893456
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243637
Simulation finished, cycleCount = 243638
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 24137094
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244877
Simulation finished, cycleCount = 244878
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 24381972
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242847
Simulation finished, cycleCount = 242848
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 24624820
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 245249
Simulation finished, cycleCount = 245250
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 24870070
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242487
Simulation finished, cycleCount = 242488
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 25112558
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242053
Simulation finished, cycleCount = 242054
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 25354612
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242749
Simulation finished, cycleCount = 242750
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 25597362
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241771
Simulation finished, cycleCount = 241772
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 25839134
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242307
Simulation finished, cycleCount = 242308
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 26081442
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242461
Simulation finished, cycleCount = 242462
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 26323904
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242199
Simulation finished, cycleCount = 242200
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 26566104
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242369
Simulation finished, cycleCount = 242370
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 26808474
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242087
Simulation finished, cycleCount = 242088
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 27050562
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 244001
Simulation finished, cycleCount = 244002
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 27294564
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242063
Simulation finished, cycleCount = 242064
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 27536628
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241757
Simulation finished, cycleCount = 241758
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 27778386
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242109
Simulation finished, cycleCount = 242110
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 28020496
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241787
Simulation finished, cycleCount = 241788
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 28262284
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242349
Simulation finished, cycleCount = 242350
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 28504634
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242037
Simulation finished, cycleCount = 242038
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 28746672
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242949
Simulation finished, cycleCount = 242950
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 28989622
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243393
Simulation finished, cycleCount = 243394
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 29233016
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241835
Simulation finished, cycleCount = 241836
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 29474852
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241807
Simulation finished, cycleCount = 241808
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 29716660
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242387
Simulation finished, cycleCount = 242388
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 29959048
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 241935
Simulation finished, cycleCount = 241936
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 30200984
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242099
Simulation finished, cycleCount = 242100
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 30443084
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243499
Simulation finished, cycleCount = 243500
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 30686584
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 243513
Simulation finished, cycleCount = 243514
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 30930098
Device: 1 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 242319
Simulation finished, cycleCount = 242320
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 31172418

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
3431833336 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.016
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f1da4d94180
Device 1 : LE1 Device ID is 0x7f1da4d94290
Device 2 : LE1 Device ID is 0x7f1da4d943a0
Device 3 : LE1 Device ID is 0x7f1da4d944b0
Device 4 : LE1 Device ID is 0x7f1da4d945c0
Device 5 : LE1 Device ID is 0x7f1da4d946d0
Device 6 : LE1 Device ID is 0x7f1da4d947e0
Device 7 : LE1 Device ID is 0x7f1da4d948f0
Device 8 : LE1 Device ID is 0x7f1da4d94a00
Device 9 : LE1 Device ID is 0x7f1da4d94b10
Device 10 : LE1 Device ID is 0x7f1da4d94c20
Device 11 : LE1 Device ID is 0x7f1da4d94d30
Device 12 : LE1 Device ID is 0x7f1da4d94e40
Device 13 : LE1 Device ID is 0x7f1da4d94f50
Device 14 : LE1 Device ID is 0x7f1da4d95060
Device 15 : LE1 Device ID is 0x7f1da4d95170
Device 16 : LE1 Device ID is 0x7f1da4d95280
Device 17 : LE1 Device ID is 0x7f1da4d95390
Device 18 : LE1 Device ID is 0x7f1da4d954a0
Device 19 : LE1 Device ID is 0x7f1da4d955b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 124021
HALT operation received from [0][1][0] at cycle 124225
Simulation finished, cycleCount = 124226
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 124226
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122887
HALT operation received from [0][0][0] at cycle 123617
Simulation finished, cycleCount = 123618
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 247844
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 123489
HALT operation received from [0][0][0] at cycle 123575
Simulation finished, cycleCount = 123576
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 371420
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 124043
HALT operation received from [0][1][0] at cycle 124243
Simulation finished, cycleCount = 124244
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 495664
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122323
HALT operation received from [0][0][0] at cycle 122671
Simulation finished, cycleCount = 122672
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 618336
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 123447
HALT operation received from [0][1][0] at cycle 123461
Simulation finished, cycleCount = 123462
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 741798
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122033
HALT operation received from [0][1][0] at cycle 122131
Simulation finished, cycleCount = 122132
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 863930
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121839
HALT operation received from [0][0][0] at cycle 122401
Simulation finished, cycleCount = 122402
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 986332
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 123381
HALT operation received from [0][0][0] at cycle 123957
Simulation finished, cycleCount = 123958
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 1110290
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121919
HALT operation received from [0][0][0] at cycle 122357
Simulation finished, cycleCount = 122358
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 1232648
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122355
HALT operation received from [0][1][0] at cycle 122441
Simulation finished, cycleCount = 122442
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 1355090
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122013
HALT operation received from [0][1][0] at cycle 122445
Simulation finished, cycleCount = 122446
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 1477536
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121367
HALT operation received from [0][1][0] at cycle 121793
Simulation finished, cycleCount = 121794
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 1599330
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121859
HALT operation received from [0][1][0] at cycle 122113
Simulation finished, cycleCount = 122114
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 1721444
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121931
HALT operation received from [0][0][0] at cycle 121949
Simulation finished, cycleCount = 121950
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 1843394
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 123787
HALT operation received from [0][1][0] at cycle 124531
Simulation finished, cycleCount = 124532
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 1967926
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 123813
HALT operation received from [0][0][0] at cycle 124143
Simulation finished, cycleCount = 124144
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 2092070
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121229
HALT operation received from [0][1][0] at cycle 121439
Simulation finished, cycleCount = 121440
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 2213510
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121607
HALT operation received from [0][0][0] at cycle 121637
Simulation finished, cycleCount = 121638
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 2335148
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121513
HALT operation received from [0][0][0] at cycle 121563
Simulation finished, cycleCount = 121564
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 2456712
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122053
HALT operation received from [0][0][0] at cycle 122343
Simulation finished, cycleCount = 122344
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 2579056
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121481
HALT operation received from [0][1][0] at cycle 121575
Simulation finished, cycleCount = 121576
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 2700632
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121005
HALT operation received from [0][1][0] at cycle 121193
Simulation finished, cycleCount = 121194
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 2821826
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121547
HALT operation received from [0][0][0] at cycle 122231
Simulation finished, cycleCount = 122232
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 2944058
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121777
HALT operation received from [0][0][0] at cycle 121887
Simulation finished, cycleCount = 121888
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 3065946
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122657
HALT operation received from [0][1][0] at cycle 123045
Simulation finished, cycleCount = 123046
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 3188992
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121335
HALT operation received from [0][0][0] at cycle 121465
Simulation finished, cycleCount = 121466
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 3310458
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121959
HALT operation received from [0][0][0] at cycle 122143
Simulation finished, cycleCount = 122144
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 3432602
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122813
HALT operation received from [0][0][0] at cycle 123315
Simulation finished, cycleCount = 123316
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 3555918
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121391
HALT operation received from [0][0][0] at cycle 121489
Simulation finished, cycleCount = 121490
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 3677408
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121255
HALT operation received from [0][0][0] at cycle 121485
Simulation finished, cycleCount = 121486
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 3798894
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121883
HALT operation received from [0][1][0] at cycle 121919
Simulation finished, cycleCount = 121920
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 3920814
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121241
HALT operation received from [0][1][0] at cycle 121245
Simulation finished, cycleCount = 121246
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 4042060
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121331
HALT operation received from [0][1][0] at cycle 121641
Simulation finished, cycleCount = 121642
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 4163702
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121269
HALT operation received from [0][1][0] at cycle 121583
Simulation finished, cycleCount = 121584
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 4285286
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122461
HALT operation received from [0][0][0] at cycle 123177
Simulation finished, cycleCount = 123178
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 4408464
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122297
HALT operation received from [0][1][0] at cycle 123159
Simulation finished, cycleCount = 123160
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 4531624
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 124077
HALT operation received from [0][1][0] at cycle 124567
Simulation finished, cycleCount = 124568
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 4656192
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121475
HALT operation received from [0][1][0] at cycle 122099
Simulation finished, cycleCount = 122100
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 4778292
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121115
HALT operation received from [0][0][0] at cycle 121139
Simulation finished, cycleCount = 121140
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 4899432
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122409
HALT operation received from [0][0][0] at cycle 122443
Simulation finished, cycleCount = 122444
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 5021876
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121503
HALT operation received from [0][1][0] at cycle 121517
Simulation finished, cycleCount = 121518
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 5143394
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121527
HALT operation received from [0][0][0] at cycle 121607
Simulation finished, cycleCount = 121608
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 5265002
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122073
HALT operation received from [0][0][0] at cycle 122231
Simulation finished, cycleCount = 122232
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 5387234
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121441
HALT operation received from [0][1][0] at cycle 121597
Simulation finished, cycleCount = 121598
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 5508832
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121539
HALT operation received from [0][1][0] at cycle 121559
Simulation finished, cycleCount = 121560
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 5630392
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121399
HALT operation received from [0][0][0] at cycle 121445
Simulation finished, cycleCount = 121446
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 5751838
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121605
HALT operation received from [0][0][0] at cycle 121639
Simulation finished, cycleCount = 121640
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 5873478
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122309
HALT operation received from [0][1][0] at cycle 122867
Simulation finished, cycleCount = 122868
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 5996346
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 120995
HALT operation received from [0][0][0] at cycle 121035
Simulation finished, cycleCount = 121036
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 6117382
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122249
HALT operation received from [0][0][0] at cycle 123035
Simulation finished, cycleCount = 123036
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 6240418
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121391
HALT operation received from [0][1][0] at cycle 121571
Simulation finished, cycleCount = 121572
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 6361990
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121715
HALT operation received from [0][0][0] at cycle 121951
Simulation finished, cycleCount = 121952
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 6483942
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121201
HALT operation received from [0][0][0] at cycle 121251
Simulation finished, cycleCount = 121252
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 6605194
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121183
HALT operation received from [0][0][0] at cycle 121201
Simulation finished, cycleCount = 121202
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 6726396
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 123423
HALT operation received from [0][1][0] at cycle 123827
Simulation finished, cycleCount = 123828
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 6850224
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120955
HALT operation received from [0][1][0] at cycle 120981
Simulation finished, cycleCount = 120982
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 6971206
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121345
HALT operation received from [0][1][0] at cycle 121451
Simulation finished, cycleCount = 121452
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 7092658
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122365
HALT operation received from [0][0][0] at cycle 122987
Simulation finished, cycleCount = 122988
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 7215646
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121069
HALT operation received from [0][0][0] at cycle 121077
Simulation finished, cycleCount = 121078
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 7336724
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121959
HALT operation received from [0][0][0] at cycle 122353
Simulation finished, cycleCount = 122354
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 7459078
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122953
HALT operation received from [0][1][0] at cycle 123143
Simulation finished, cycleCount = 123144
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 7582222
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121053
HALT operation received from [0][0][0] at cycle 121069
Simulation finished, cycleCount = 121070
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 7703292
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121163
HALT operation received from [0][0][0] at cycle 121167
Simulation finished, cycleCount = 121168
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 7824460
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121861
HALT operation received from [0][0][0] at cycle 122067
Simulation finished, cycleCount = 122068
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 7946528
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121233
HALT operation received from [0][1][0] at cycle 121629
Simulation finished, cycleCount = 121630
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 8068158
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121063
HALT operation received from [0][1][0] at cycle 121119
Simulation finished, cycleCount = 121120
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 8189278
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121053
HALT operation received from [0][0][0] at cycle 121241
Simulation finished, cycleCount = 121242
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 8310520
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121235
HALT operation received from [0][1][0] at cycle 121575
Simulation finished, cycleCount = 121576
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 8432096
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121177
HALT operation received from [0][1][0] at cycle 121201
Simulation finished, cycleCount = 121202
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 8553298
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121395
HALT operation received from [0][1][0] at cycle 121733
Simulation finished, cycleCount = 121734
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 8675032
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121485
HALT operation received from [0][0][0] at cycle 121815
Simulation finished, cycleCount = 121816
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 8796848
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 123791
HALT operation received from [0][1][0] at cycle 124211
Simulation finished, cycleCount = 124212
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 8921060
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121551
HALT operation received from [0][0][0] at cycle 121647
Simulation finished, cycleCount = 121648
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 9042708
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121051
HALT operation received from [0][0][0] at cycle 121153
Simulation finished, cycleCount = 121154
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 9163862
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121527
HALT operation received from [0][0][0] at cycle 121547
Simulation finished, cycleCount = 121548
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 9285410
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121357
HALT operation received from [0][1][0] at cycle 121601
Simulation finished, cycleCount = 121602
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 9407012
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121167
HALT operation received from [0][0][0] at cycle 121205
Simulation finished, cycleCount = 121206
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 9528218
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121957
HALT operation received from [0][1][0] at cycle 122109
Simulation finished, cycleCount = 122110
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 9650328
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120957
HALT operation received from [0][1][0] at cycle 120969
Simulation finished, cycleCount = 120970
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 9771298
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121267
HALT operation received from [0][1][0] at cycle 121297
Simulation finished, cycleCount = 121298
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 9892596
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120905
HALT operation received from [0][1][0] at cycle 121173
Simulation finished, cycleCount = 121174
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 10013770
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122831
HALT operation received from [0][1][0] at cycle 122849
Simulation finished, cycleCount = 122850
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 10136620
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 120907
HALT operation received from [0][0][0] at cycle 120989
Simulation finished, cycleCount = 120990
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 10257610
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121171
HALT operation received from [0][1][0] at cycle 121205
Simulation finished, cycleCount = 121206
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 10378816
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121227
HALT operation received from [0][0][0] at cycle 121429
Simulation finished, cycleCount = 121430
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 10500246
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121129
HALT operation received from [0][0][0] at cycle 121151
Simulation finished, cycleCount = 121152
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 10621398
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 120911
HALT operation received from [0][0][0] at cycle 120981
Simulation finished, cycleCount = 120982
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 10742380
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121229
HALT operation received from [0][0][0] at cycle 121253
Simulation finished, cycleCount = 121254
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 10863634
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121135
HALT operation received from [0][0][0] at cycle 121285
Simulation finished, cycleCount = 121286
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 10984920
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 120959
HALT operation received from [0][0][0] at cycle 121419
Simulation finished, cycleCount = 121420
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 11106340
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121255
HALT operation received from [0][1][0] at cycle 121263
Simulation finished, cycleCount = 121264
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 11227604
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122401
HALT operation received from [0][0][0] at cycle 122727
Simulation finished, cycleCount = 122728
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 11350332
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121169
HALT operation received from [0][1][0] at cycle 121483
Simulation finished, cycleCount = 121484
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 11471816
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121127
HALT operation received from [0][0][0] at cycle 121167
Simulation finished, cycleCount = 121168
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 11592984
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122397
HALT operation received from [0][1][0] at cycle 122471
Simulation finished, cycleCount = 122472
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 11715456
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121017
HALT operation received from [0][1][0] at cycle 121221
Simulation finished, cycleCount = 121222
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 11836678
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121329
HALT operation received from [0][1][0] at cycle 121723
Simulation finished, cycleCount = 121724
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 11958402
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121755
HALT operation received from [0][1][0] at cycle 121895
Simulation finished, cycleCount = 121896
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 12080298
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 122141
HALT operation received from [0][0][0] at cycle 122749
Simulation finished, cycleCount = 122750
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 12203048
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121423
HALT operation received from [0][1][0] at cycle 121437
Simulation finished, cycleCount = 121438
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 12324486
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 122553
HALT operation received from [0][1][0] at cycle 122709
Simulation finished, cycleCount = 122710
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 12447196
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121229
HALT operation received from [0][0][0] at cycle 121271
Simulation finished, cycleCount = 121272
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 12568468
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121017
HALT operation received from [0][1][0] at cycle 121049
Simulation finished, cycleCount = 121050
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 12689518
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121353
HALT operation received from [0][1][0] at cycle 121409
Simulation finished, cycleCount = 121410
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 12810928
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 120891
HALT operation received from [0][0][0] at cycle 120893
Simulation finished, cycleCount = 120894
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 12931822
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121047
HALT operation received from [0][0][0] at cycle 121273
Simulation finished, cycleCount = 121274
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 13053096
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121177
HALT operation received from [0][0][0] at cycle 121297
Simulation finished, cycleCount = 121298
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 13174394
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121099
HALT operation received from [0][1][0] at cycle 121113
Simulation finished, cycleCount = 121114
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 13295508
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121153
HALT operation received from [0][1][0] at cycle 121229
Simulation finished, cycleCount = 121230
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 13416738
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121047
HALT operation received from [0][0][0] at cycle 121053
Simulation finished, cycleCount = 121054
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 13537792
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121839
HALT operation received from [0][1][0] at cycle 122175
Simulation finished, cycleCount = 122176
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 13659968
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121011
HALT operation received from [0][0][0] at cycle 121065
Simulation finished, cycleCount = 121066
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 13781034
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120885
HALT operation received from [0][1][0] at cycle 120885
Simulation finished, cycleCount = 120886
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 13901920
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121049
HALT operation received from [0][0][0] at cycle 121073
Simulation finished, cycleCount = 121074
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 14022994
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120891
HALT operation received from [0][1][0] at cycle 120909
Simulation finished, cycleCount = 120910
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 14143904
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121111
HALT operation received from [0][1][0] at cycle 121251
Simulation finished, cycleCount = 121252
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 14265156
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120917
HALT operation received from [0][1][0] at cycle 121133
Simulation finished, cycleCount = 121134
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 14386290
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121327
HALT operation received from [0][0][0] at cycle 121635
Simulation finished, cycleCount = 121636
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 14507926
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121691
HALT operation received from [0][0][0] at cycle 121715
Simulation finished, cycleCount = 121716
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 14629642
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 120913
HALT operation received from [0][0][0] at cycle 120935
Simulation finished, cycleCount = 120936
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 14750578
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 120885
HALT operation received from [0][0][0] at cycle 120935
Simulation finished, cycleCount = 120936
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 14871514
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121063
HALT operation received from [0][1][0] at cycle 121337
Simulation finished, cycleCount = 121338
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 14992852
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120951
HALT operation received from [0][1][0] at cycle 120997
Simulation finished, cycleCount = 120998
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 15113850
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 120961
HALT operation received from [0][1][0] at cycle 121151
Simulation finished, cycleCount = 121152
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 15235002
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121545
HALT operation received from [0][0][0] at cycle 121967
Simulation finished, cycleCount = 121968
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 15356970
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 121675
HALT operation received from [0][0][0] at cycle 121851
Simulation finished, cycleCount = 121852
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 15478822
Device: 2 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 121053
HALT operation received from [0][1][0] at cycle 121279
Simulation finished, cycleCount = 121280
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 15600102

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
2714115832 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f86f4a4c180
Device 1 : LE1 Device ID is 0x7f86f4a4c290
Device 2 : LE1 Device ID is 0x7f86f4a4c3a0
Device 3 : LE1 Device ID is 0x7f86f4a4c4b0
Device 4 : LE1 Device ID is 0x7f86f4a4c5c0
Device 5 : LE1 Device ID is 0x7f86f4a4c6d0
Device 6 : LE1 Device ID is 0x7f86f4a4c7e0
Device 7 : LE1 Device ID is 0x7f86f4a4c8f0
Device 8 : LE1 Device ID is 0x7f86f4a4ca00
Device 9 : LE1 Device ID is 0x7f86f4a4cb10
Device 10 : LE1 Device ID is 0x7f86f4a4cc20
Device 11 : LE1 Device ID is 0x7f86f4a4cd30
Device 12 : LE1 Device ID is 0x7f86f4a4ce40
Device 13 : LE1 Device ID is 0x7f86f4a4cf50
Device 14 : LE1 Device ID is 0x7f86f4a4d060
Device 15 : LE1 Device ID is 0x7f86f4a4d170
Device 16 : LE1 Device ID is 0x7f86f4a4d280
Device 17 : LE1 Device ID is 0x7f86f4a4d390
Device 18 : LE1 Device ID is 0x7f86f4a4d4a0
Device 19 : LE1 Device ID is 0x7f86f4a4d5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 61907
HALT operation received from [0][2][0] at cycle 61929
HALT operation received from [0][0][0] at cycle 62105
HALT operation received from [0][1][0] at cycle 62331
Simulation finished, cycleCount = 62332
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 62332
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61309
HALT operation received from [0][3][0] at cycle 61591
HALT operation received from [0][2][0] at cycle 61709
HALT operation received from [0][0][0] at cycle 61921
Simulation finished, cycleCount = 61922
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 124254
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61701
HALT operation received from [0][0][0] at cycle 61785
HALT operation received from [0][3][0] at cycle 61801
HALT operation received from [0][2][0] at cycle 61803
Simulation finished, cycleCount = 61804
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 186058
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 61887
HALT operation received from [0][1][0] at cycle 61929
HALT operation received from [0][2][0] at cycle 62169
HALT operation received from [0][3][0] at cycle 62327
Simulation finished, cycleCount = 62328
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 248386
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61073
HALT operation received from [0][2][0] at cycle 61257
HALT operation received from [0][3][0] at cycle 61263
HALT operation received from [0][0][0] at cycle 61427
Simulation finished, cycleCount = 61428
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 309814
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 61681
HALT operation received from [0][3][0] at cycle 61731
HALT operation received from [0][1][0] at cycle 61743
HALT operation received from [0][2][0] at cycle 61779
Simulation finished, cycleCount = 61780
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 371594
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60969
HALT operation received from [0][1][0] at cycle 60979
HALT operation received from [0][0][0] at cycle 61077
HALT operation received from [0][3][0] at cycle 61165
Simulation finished, cycleCount = 61166
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 432760
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60749
HALT operation received from [0][0][0] at cycle 60969
HALT operation received from [0][1][0] at cycle 61103
HALT operation received from [0][2][0] at cycle 61445
Simulation finished, cycleCount = 61446
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 494206
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 61573
HALT operation received from [0][1][0] at cycle 61821
HALT operation received from [0][2][0] at cycle 61947
HALT operation received from [0][0][0] at cycle 62023
Simulation finished, cycleCount = 62024
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 556230
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60753
HALT operation received from [0][0][0] at cycle 61169
HALT operation received from [0][3][0] at cycle 61179
HALT operation received from [0][2][0] at cycle 61201
Simulation finished, cycleCount = 61202
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 617432
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61091
HALT operation received from [0][2][0] at cycle 61179
HALT operation received from [0][0][0] at cycle 61189
HALT operation received from [0][3][0] at cycle 61363
Simulation finished, cycleCount = 61364
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 678796
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60907
HALT operation received from [0][1][0] at cycle 61117
HALT operation received from [0][2][0] at cycle 61119
HALT operation received from [0][3][0] at cycle 61341
Simulation finished, cycleCount = 61342
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 740138
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60631
HALT operation received from [0][3][0] at cycle 60741
HALT operation received from [0][2][0] at cycle 60749
HALT operation received from [0][1][0] at cycle 61065
Simulation finished, cycleCount = 61066
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 801204
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60915
HALT operation received from [0][3][0] at cycle 60915
HALT operation received from [0][2][0] at cycle 60957
HALT operation received from [0][1][0] at cycle 61211
Simulation finished, cycleCount = 61212
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 862416
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60899
HALT operation received from [0][2][0] at cycle 60933
HALT operation received from [0][0][0] at cycle 61029
HALT operation received from [0][1][0] at cycle 61045
Simulation finished, cycleCount = 61046
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 923462
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61745
HALT operation received from [0][2][0] at cycle 61781
HALT operation received from [0][0][0] at cycle 62019
HALT operation received from [0][3][0] at cycle 62799
Simulation finished, cycleCount = 62800
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 986262
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61769
HALT operation received from [0][2][0] at cycle 61897
HALT operation received from [0][3][0] at cycle 62057
HALT operation received from [0][0][0] at cycle 62259
Simulation finished, cycleCount = 62260
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 1048522
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60529
HALT operation received from [0][3][0] at cycle 60595
HALT operation received from [0][2][0] at cycle 60713
HALT operation received from [0][1][0] at cycle 60857
Simulation finished, cycleCount = 60858
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 1109380
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60783
HALT operation received from [0][2][0] at cycle 60799
HALT operation received from [0][3][0] at cycle 60837
HALT operation received from [0][0][0] at cycle 60851
Simulation finished, cycleCount = 60852
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 1170232
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60617
HALT operation received from [0][2][0] at cycle 60777
HALT operation received from [0][0][0] at cycle 60799
HALT operation received from [0][1][0] at cycle 60909
Simulation finished, cycleCount = 60910
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 1231142
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 61009
HALT operation received from [0][2][0] at cycle 61019
HALT operation received from [0][1][0] at cycle 61057
HALT operation received from [0][0][0] at cycle 61337
Simulation finished, cycleCount = 61338
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 1292480
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60679
HALT operation received from [0][3][0] at cycle 60715
HALT operation received from [0][0][0] at cycle 60815
HALT operation received from [0][1][0] at cycle 60873
Simulation finished, cycleCount = 60874
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 1353354
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60493
HALT operation received from [0][2][0] at cycle 60525
HALT operation received from [0][1][0] at cycle 60589
HALT operation received from [0][3][0] at cycle 60617
Simulation finished, cycleCount = 60618
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 1413972
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60675
HALT operation received from [0][3][0] at cycle 60885
HALT operation received from [0][2][0] at cycle 61023
HALT operation received from [0][0][0] at cycle 61221
Simulation finished, cycleCount = 61222
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 1475194
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60761
HALT operation received from [0][2][0] at cycle 60901
HALT operation received from [0][0][0] at cycle 60999
HALT operation received from [0][3][0] at cycle 61029
Simulation finished, cycleCount = 61030
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 1536224
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 61069
HALT operation received from [0][3][0] at cycle 61389
HALT operation received from [0][0][0] at cycle 61601
HALT operation received from [0][1][0] at cycle 61669
Simulation finished, cycleCount = 61670
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 1597894
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60559
HALT operation received from [0][0][0] at cycle 60665
HALT operation received from [0][1][0] at cycle 60789
HALT operation received from [0][2][0] at cycle 60813
Simulation finished, cycleCount = 60814
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 1658708
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60937
HALT operation received from [0][1][0] at cycle 61035
HALT operation received from [0][0][0] at cycle 61055
HALT operation received from [0][2][0] at cycle 61101
Simulation finished, cycleCount = 61102
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 1719810
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 61411
HALT operation received from [0][1][0] at cycle 61415
HALT operation received from [0][0][0] at cycle 61603
HALT operation received from [0][2][0] at cycle 61725
Simulation finished, cycleCount = 61726
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 1781536
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60649
HALT operation received from [0][1][0] at cycle 60695
HALT operation received from [0][3][0] at cycle 60709
HALT operation received from [0][2][0] at cycle 60853
Simulation finished, cycleCount = 60854
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 1842390
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60571
HALT operation received from [0][1][0] at cycle 60627
HALT operation received from [0][3][0] at cycle 60641
HALT operation received from [0][2][0] at cycle 60927
Simulation finished, cycleCount = 60928
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 1903318
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60861
HALT operation received from [0][0][0] at cycle 60937
HALT operation received from [0][2][0] at cycle 60959
HALT operation received from [0][1][0] at cycle 61071
Simulation finished, cycleCount = 61072
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 1964390
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60599
HALT operation received from [0][1][0] at cycle 60619
HALT operation received from [0][3][0] at cycle 60639
HALT operation received from [0][0][0] at cycle 60655
Simulation finished, cycleCount = 60656
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 2025046
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60523
HALT operation received from [0][2][0] at cycle 60821
HALT operation received from [0][3][0] at cycle 60823
HALT operation received from [0][1][0] at cycle 60831
Simulation finished, cycleCount = 60832
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 2085878
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60575
HALT operation received from [0][0][0] at cycle 60707
HALT operation received from [0][1][0] at cycle 60791
HALT operation received from [0][3][0] at cycle 60805
Simulation finished, cycleCount = 60806
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 2146684
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61197
HALT operation received from [0][3][0] at cycle 61277
HALT operation received from [0][0][0] at cycle 61577
HALT operation received from [0][2][0] at cycle 61613
Simulation finished, cycleCount = 61614
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 2208298
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60947
HALT operation received from [0][0][0] at cycle 61363
HALT operation received from [0][3][0] at cycle 61435
HALT operation received from [0][1][0] at cycle 61737
Simulation finished, cycleCount = 61738
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 2270036
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 62025
HALT operation received from [0][0][0] at cycle 62065
HALT operation received from [0][3][0] at cycle 62161
HALT operation received from [0][1][0] at cycle 62419
Simulation finished, cycleCount = 62420
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 2332456
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60743
HALT operation received from [0][0][0] at cycle 60745
HALT operation received from [0][3][0] at cycle 60873
HALT operation received from [0][1][0] at cycle 61239
Simulation finished, cycleCount = 61240
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 2393696
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60547
HALT operation received from [0][0][0] at cycle 60573
HALT operation received from [0][2][0] at cycle 60579
HALT operation received from [0][1][0] at cycle 60581
Simulation finished, cycleCount = 60582
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 2454278
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 61065
HALT operation received from [0][1][0] at cycle 61199
HALT operation received from [0][3][0] at cycle 61223
HALT operation received from [0][0][0] at cycle 61391
Simulation finished, cycleCount = 61392
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 2515670
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60645
HALT operation received from [0][0][0] at cycle 60737
HALT operation received from [0][2][0] at cycle 60779
HALT operation received from [0][3][0] at cycle 60885
Simulation finished, cycleCount = 60886
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 2576556
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60649
HALT operation received from [0][2][0] at cycle 60775
HALT operation received from [0][0][0] at cycle 60845
HALT operation received from [0][1][0] at cycle 60891
Simulation finished, cycleCount = 60892
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 2637448
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60849
HALT operation received from [0][2][0] at cycle 61105
HALT operation received from [0][0][0] at cycle 61139
HALT operation received from [0][3][0] at cycle 61237
Simulation finished, cycleCount = 61238
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 2698686
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60709
HALT operation received from [0][2][0] at cycle 60745
HALT operation received from [0][1][0] at cycle 60771
HALT operation received from [0][3][0] at cycle 60839
Simulation finished, cycleCount = 60840
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 2759526
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60631
HALT operation received from [0][1][0] at cycle 60767
HALT operation received from [0][3][0] at cycle 60805
HALT operation received from [0][0][0] at cycle 60921
Simulation finished, cycleCount = 60922
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 2820448
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60665
HALT operation received from [0][3][0] at cycle 60689
HALT operation received from [0][1][0] at cycle 60723
HALT operation received from [0][2][0] at cycle 60793
Simulation finished, cycleCount = 60794
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 2881242
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60741
HALT operation received from [0][2][0] at cycle 60777
HALT operation received from [0][0][0] at cycle 60875
HALT operation received from [0][1][0] at cycle 60877
Simulation finished, cycleCount = 60878
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 2942120
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 61103
HALT operation received from [0][0][0] at cycle 61219
HALT operation received from [0][1][0] at cycle 61365
HALT operation received from [0][3][0] at cycle 61515
Simulation finished, cycleCount = 61516
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 3003636
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60503
HALT operation received from [0][3][0] at cycle 60505
HALT operation received from [0][2][0] at cycle 60523
HALT operation received from [0][0][0] at cycle 60525
Simulation finished, cycleCount = 60526
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 3064162
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 61021
HALT operation received from [0][1][0] at cycle 61241
HALT operation received from [0][2][0] at cycle 61465
HALT operation received from [0][0][0] at cycle 61583
Simulation finished, cycleCount = 61584
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 3125746
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60641
HALT operation received from [0][1][0] at cycle 60749
HALT operation received from [0][0][0] at cycle 60763
HALT operation received from [0][3][0] at cycle 60835
Simulation finished, cycleCount = 60836
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 3186582
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60695
HALT operation received from [0][0][0] at cycle 60809
HALT operation received from [0][1][0] at cycle 61033
HALT operation received from [0][2][0] at cycle 61155
Simulation finished, cycleCount = 61156
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 3247738
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60449
HALT operation received from [0][2][0] at cycle 60505
HALT operation received from [0][0][0] at cycle 60759
HALT operation received from [0][1][0] at cycle 60765
Simulation finished, cycleCount = 60766
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 3308504
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60537
HALT operation received from [0][2][0] at cycle 60603
HALT operation received from [0][0][0] at cycle 60611
HALT operation received from [0][3][0] at cycle 60659
Simulation finished, cycleCount = 60660
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 3369164
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 61713
HALT operation received from [0][0][0] at cycle 61723
HALT operation received from [0][3][0] at cycle 61793
HALT operation received from [0][1][0] at cycle 62047
Simulation finished, cycleCount = 62048
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 3431212
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60483
HALT operation received from [0][0][0] at cycle 60485
HALT operation received from [0][1][0] at cycle 60489
HALT operation received from [0][3][0] at cycle 60505
Simulation finished, cycleCount = 60506
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 3491718
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60609
HALT operation received from [0][1][0] at cycle 60721
HALT operation received from [0][3][0] at cycle 60743
HALT operation received from [0][2][0] at cycle 60749
Simulation finished, cycleCount = 60750
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 3552468
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 61127
HALT operation received from [0][1][0] at cycle 61251
HALT operation received from [0][2][0] at cycle 61493
HALT operation received from [0][0][0] at cycle 61507
Simulation finished, cycleCount = 61508
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 3613976
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60493
HALT operation received from [0][0][0] at cycle 60523
HALT operation received from [0][2][0] at cycle 60567
HALT operation received from [0][1][0] at cycle 60589
Simulation finished, cycleCount = 60590
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 3674566
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60955
HALT operation received from [0][0][0] at cycle 61007
HALT operation received from [0][1][0] at cycle 61017
HALT operation received from [0][2][0] at cycle 61359
Simulation finished, cycleCount = 61360
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 3735926
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 61435
HALT operation received from [0][1][0] at cycle 61491
HALT operation received from [0][0][0] at cycle 61531
HALT operation received from [0][3][0] at cycle 61665
Simulation finished, cycleCount = 61666
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 3797592
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60511
HALT operation received from [0][0][0] at cycle 60519
HALT operation received from [0][3][0] at cycle 60555
HALT operation received from [0][2][0] at cycle 60563
Simulation finished, cycleCount = 60564
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 3858156
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60563
HALT operation received from [0][0][0] at cycle 60573
HALT operation received from [0][2][0] at cycle 60607
HALT operation received from [0][1][0] at cycle 60613
Simulation finished, cycleCount = 60614
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 3918770
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60887
HALT operation received from [0][2][0] at cycle 60965
HALT operation received from [0][1][0] at cycle 60987
HALT operation received from [0][0][0] at cycle 61115
Simulation finished, cycleCount = 61116
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 3979886
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60581
HALT operation received from [0][1][0] at cycle 60637
HALT operation received from [0][2][0] at cycle 60665
HALT operation received from [0][3][0] at cycle 61005
Simulation finished, cycleCount = 61006
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 4040892
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60531
HALT operation received from [0][0][0] at cycle 60545
HALT operation received from [0][3][0] at cycle 60557
HALT operation received from [0][1][0] at cycle 60575
Simulation finished, cycleCount = 60576
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 4101468
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60499
HALT operation received from [0][0][0] at cycle 60563
HALT operation received from [0][3][0] at cycle 60567
HALT operation received from [0][2][0] at cycle 60691
Simulation finished, cycleCount = 60692
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 4162160
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60569
HALT operation received from [0][3][0] at cycle 60645
HALT operation received from [0][2][0] at cycle 60679
HALT operation received from [0][1][0] at cycle 60943
Simulation finished, cycleCount = 60944
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 4223104
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60575
HALT operation received from [0][3][0] at cycle 60605
HALT operation received from [0][1][0] at cycle 60609
HALT operation received from [0][0][0] at cycle 60615
Simulation finished, cycleCount = 60616
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 4283720
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60555
HALT operation received from [0][3][0] at cycle 60839
HALT operation received from [0][2][0] at cycle 60853
HALT operation received from [0][1][0] at cycle 60907
Simulation finished, cycleCount = 60908
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 4344628
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60689
HALT operation received from [0][0][0] at cycle 60725
HALT operation received from [0][1][0] at cycle 60809
HALT operation received from [0][2][0] at cycle 61103
Simulation finished, cycleCount = 61104
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 4405732
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 61789
HALT operation received from [0][2][0] at cycle 62015
HALT operation received from [0][3][0] at cycle 62071
HALT operation received from [0][1][0] at cycle 62153
Simulation finished, cycleCount = 62154
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 4467886
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60723
HALT operation received from [0][2][0] at cycle 60825
HALT operation received from [0][0][0] at cycle 60835
HALT operation received from [0][3][0] at cycle 60841
Simulation finished, cycleCount = 60842
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 4528728
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60531
HALT operation received from [0][3][0] at cycle 60533
HALT operation received from [0][2][0] at cycle 60547
HALT operation received from [0][0][0] at cycle 60619
Simulation finished, cycleCount = 60620
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 4589348
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60701
HALT operation received from [0][3][0] at cycle 60739
HALT operation received from [0][1][0] at cycle 60801
HALT operation received from [0][2][0] at cycle 60859
Simulation finished, cycleCount = 60860
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 4650208
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60663
HALT operation received from [0][0][0] at cycle 60707
HALT operation received from [0][1][0] at cycle 60759
HALT operation received from [0][3][0] at cycle 60855
Simulation finished, cycleCount = 60856
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 4711064
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60557
HALT operation received from [0][3][0] at cycle 60577
HALT operation received from [0][1][0] at cycle 60603
HALT operation received from [0][0][0] at cycle 60661
Simulation finished, cycleCount = 60662
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 4771726
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60899
HALT operation received from [0][2][0] at cycle 60955
HALT operation received from [0][0][0] at cycle 61015
HALT operation received from [0][3][0] at cycle 61223
Simulation finished, cycleCount = 61224
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 4832950
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60483
HALT operation received from [0][1][0] at cycle 60483
HALT operation received from [0][2][0] at cycle 60487
HALT operation received from [0][3][0] at cycle 60499
Simulation finished, cycleCount = 60500
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 4893450
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60635
HALT operation received from [0][0][0] at cycle 60645
HALT operation received from [0][1][0] at cycle 60647
HALT operation received from [0][3][0] at cycle 60663
Simulation finished, cycleCount = 60664
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 4954114
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60457
HALT operation received from [0][0][0] at cycle 60461
HALT operation received from [0][1][0] at cycle 60511
HALT operation received from [0][3][0] at cycle 60675
Simulation finished, cycleCount = 60676
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 5014790
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 61337
HALT operation received from [0][1][0] at cycle 61361
HALT operation received from [0][3][0] at cycle 61501
HALT operation received from [0][0][0] at cycle 61507
Simulation finished, cycleCount = 61508
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 5076298
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60453
HALT operation received from [0][1][0] at cycle 60455
HALT operation received from [0][3][0] at cycle 60465
HALT operation received from [0][0][0] at cycle 60549
Simulation finished, cycleCount = 60550
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 5136848
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60563
HALT operation received from [0][2][0] at cycle 60573
HALT operation received from [0][0][0] at cycle 60611
HALT operation received from [0][1][0] at cycle 60655
Simulation finished, cycleCount = 60656
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 5197504
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60583
HALT operation received from [0][1][0] at cycle 60657
HALT operation received from [0][0][0] at cycle 60705
HALT operation received from [0][2][0] at cycle 60737
Simulation finished, cycleCount = 60738
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 5258242
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60549
HALT operation received from [0][2][0] at cycle 60565
HALT operation received from [0][3][0] at cycle 60593
HALT operation received from [0][0][0] at cycle 60599
Simulation finished, cycleCount = 60600
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 5318842
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60449
HALT operation received from [0][2][0] at cycle 60449
HALT operation received from [0][3][0] at cycle 60475
HALT operation received from [0][0][0] at cycle 60545
Simulation finished, cycleCount = 60546
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 5379388
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60545
HALT operation received from [0][0][0] at cycle 60567
HALT operation received from [0][1][0] at cycle 60697
HALT operation received from [0][2][0] at cycle 60699
Simulation finished, cycleCount = 60700
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 5440088
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60539
HALT operation received from [0][0][0] at cycle 60567
HALT operation received from [0][1][0] at cycle 60609
HALT operation received from [0][2][0] at cycle 60731
Simulation finished, cycleCount = 60732
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 5500820
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60481
HALT operation received from [0][1][0] at cycle 60491
HALT operation received from [0][2][0] at cycle 60539
HALT operation received from [0][0][0] at cycle 60893
Simulation finished, cycleCount = 60894
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 5561714
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60615
HALT operation received from [0][3][0] at cycle 60615
HALT operation received from [0][2][0] at cycle 60653
HALT operation received from [0][1][0] at cycle 60661
Simulation finished, cycleCount = 60662
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 5622376
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61175
HALT operation received from [0][3][0] at cycle 61239
HALT operation received from [0][2][0] at cycle 61251
HALT operation received from [0][0][0] at cycle 61489
Simulation finished, cycleCount = 61490
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 5683866
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60543
HALT operation received from [0][3][0] at cycle 60609
HALT operation received from [0][2][0] at cycle 60639
HALT operation received from [0][1][0] at cycle 60887
Simulation finished, cycleCount = 60888
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 5744754
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60527
HALT operation received from [0][3][0] at cycle 60551
HALT operation received from [0][1][0] at cycle 60589
HALT operation received from [0][2][0] at cycle 60653
Simulation finished, cycleCount = 60654
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 5805408
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 61149
HALT operation received from [0][0][0] at cycle 61173
HALT operation received from [0][2][0] at cycle 61237
HALT operation received from [0][3][0] at cycle 61335
Simulation finished, cycleCount = 61336
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 5866744
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60505
HALT operation received from [0][0][0] at cycle 60525
HALT operation received from [0][3][0] at cycle 60539
HALT operation received from [0][1][0] at cycle 60695
Simulation finished, cycleCount = 60696
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 5927440
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60645
HALT operation received from [0][0][0] at cycle 60697
HALT operation received from [0][1][0] at cycle 60853
HALT operation received from [0][3][0] at cycle 60883
Simulation finished, cycleCount = 60884
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 5988324
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60859
HALT operation received from [0][0][0] at cycle 60909
HALT operation received from [0][1][0] at cycle 60935
HALT operation received from [0][3][0] at cycle 60973
Simulation finished, cycleCount = 60974
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 6049298
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60987
HALT operation received from [0][3][0] at cycle 61167
HALT operation received from [0][2][0] at cycle 61223
HALT operation received from [0][0][0] at cycle 61539
Simulation finished, cycleCount = 61540
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 6110838
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60659
HALT operation received from [0][0][0] at cycle 60707
HALT operation received from [0][2][0] at cycle 60729
HALT operation received from [0][1][0] at cycle 60791
Simulation finished, cycleCount = 60792
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 6171630
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 61193
HALT operation received from [0][3][0] at cycle 61355
HALT operation received from [0][1][0] at cycle 61367
HALT operation received from [0][2][0] at cycle 61373
Simulation finished, cycleCount = 61374
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 6233004
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60609
HALT operation received from [0][2][0] at cycle 60631
HALT operation received from [0][1][0] at cycle 60633
HALT operation received from [0][0][0] at cycle 60653
Simulation finished, cycleCount = 60654
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 6293658
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60509
HALT operation received from [0][3][0] at cycle 60515
HALT operation received from [0][0][0] at cycle 60521
HALT operation received from [0][1][0] at cycle 60547
Simulation finished, cycleCount = 60548
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 6354206
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60589
HALT operation received from [0][3][0] at cycle 60677
HALT operation received from [0][1][0] at cycle 60745
HALT operation received from [0][0][0] at cycle 60777
Simulation finished, cycleCount = 60778
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 6414984
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60451
HALT operation received from [0][1][0] at cycle 60451
HALT operation received from [0][3][0] at cycle 60453
HALT operation received from [0][2][0] at cycle 60455
Simulation finished, cycleCount = 60456
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 6475440
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60451
HALT operation received from [0][1][0] at cycle 60609
HALT operation received from [0][0][0] at cycle 60623
HALT operation received from [0][2][0] at cycle 60663
Simulation finished, cycleCount = 60664
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 6536104
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60533
HALT operation received from [0][1][0] at cycle 60553
HALT operation received from [0][3][0] at cycle 60637
HALT operation received from [0][0][0] at cycle 60777
Simulation finished, cycleCount = 60778
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 6596882
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60513
HALT operation received from [0][0][0] at cycle 60525
HALT operation received from [0][2][0] at cycle 60587
HALT operation received from [0][1][0] at cycle 60613
Simulation finished, cycleCount = 60614
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 6657496
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60557
HALT operation received from [0][0][0] at cycle 60609
HALT operation received from [0][3][0] at cycle 60615
HALT operation received from [0][1][0] at cycle 60627
Simulation finished, cycleCount = 60628
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 6718124
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60525
HALT operation received from [0][2][0] at cycle 60527
HALT operation received from [0][1][0] at cycle 60535
HALT operation received from [0][0][0] at cycle 60539
Simulation finished, cycleCount = 60540
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 6778664
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60703
HALT operation received from [0][3][0] at cycle 60975
HALT operation received from [0][0][0] at cycle 61149
HALT operation received from [0][1][0] at cycle 61213
Simulation finished, cycleCount = 61214
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 6839878
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60507
HALT operation received from [0][0][0] at cycle 60511
HALT operation received from [0][3][0] at cycle 60517
HALT operation received from [0][2][0] at cycle 60567
Simulation finished, cycleCount = 60568
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 6900446
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60449
HALT operation received from [0][1][0] at cycle 60449
HALT operation received from [0][2][0] at cycle 60449
HALT operation received from [0][3][0] at cycle 60449
Simulation finished, cycleCount = 60450
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 6960896
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60527
HALT operation received from [0][0][0] at cycle 60529
HALT operation received from [0][3][0] at cycle 60535
HALT operation received from [0][2][0] at cycle 60557
Simulation finished, cycleCount = 60558
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 7021454
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60449
HALT operation received from [0][0][0] at cycle 60455
HALT operation received from [0][3][0] at cycle 60455
HALT operation received from [0][1][0] at cycle 60467
Simulation finished, cycleCount = 60468
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 7081922
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60487
HALT operation received from [0][2][0] at cycle 60523
HALT operation received from [0][0][0] at cycle 60601
HALT operation received from [0][1][0] at cycle 60777
Simulation finished, cycleCount = 60778
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 7142700
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60461
HALT operation received from [0][2][0] at cycle 60469
HALT operation received from [0][3][0] at cycle 60471
HALT operation received from [0][1][0] at cycle 60675
Simulation finished, cycleCount = 60676
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 7203376
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60595
HALT operation received from [0][0][0] at cycle 60733
HALT operation received from [0][1][0] at cycle 60745
HALT operation received from [0][2][0] at cycle 60915
Simulation finished, cycleCount = 60916
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 7264292
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60737
HALT operation received from [0][0][0] at cycle 60759
HALT operation received from [0][1][0] at cycle 60967
HALT operation received from [0][2][0] at cycle 60969
Simulation finished, cycleCount = 60970
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 7325262
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60449
HALT operation received from [0][0][0] at cycle 60453
HALT operation received from [0][3][0] at cycle 60477
HALT operation received from [0][2][0] at cycle 60495
Simulation finished, cycleCount = 60496
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 7385758
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60449
HALT operation received from [0][1][0] at cycle 60449
HALT operation received from [0][3][0] at cycle 60449
HALT operation received from [0][2][0] at cycle 60499
Simulation finished, cycleCount = 60500
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 7446258
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60503
HALT operation received from [0][2][0] at cycle 60573
HALT operation received from [0][1][0] at cycle 60671
HALT operation received from [0][3][0] at cycle 60679
Simulation finished, cycleCount = 60680
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 7506938
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 60481
HALT operation received from [0][0][0] at cycle 60483
HALT operation received from [0][3][0] at cycle 60497
HALT operation received from [0][1][0] at cycle 60513
Simulation finished, cycleCount = 60514
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 7567452
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60471
HALT operation received from [0][0][0] at cycle 60475
HALT operation received from [0][2][0] at cycle 60499
HALT operation received from [0][1][0] at cycle 60693
Simulation finished, cycleCount = 60694
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 7628146
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 60767
HALT operation received from [0][0][0] at cycle 60785
HALT operation received from [0][3][0] at cycle 60791
HALT operation received from [0][2][0] at cycle 61195
Simulation finished, cycleCount = 61196
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 7689342
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 60835
HALT operation received from [0][1][0] at cycle 60853
HALT operation received from [0][2][0] at cycle 60921
HALT operation received from [0][0][0] at cycle 60943
Simulation finished, cycleCount = 60944
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 7750286
Device: 4 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 60483
HALT operation received from [0][1][0] at cycle 60559
HALT operation received from [0][2][0] at cycle 60583
HALT operation received from [0][3][0] at cycle 60733
Simulation finished, cycleCount = 60734
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 7811020

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
4052852472 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fa89ebb4180
Device 1 : LE1 Device ID is 0x7fa89ebb4290
Device 2 : LE1 Device ID is 0x7fa89ebb43a0
Device 3 : LE1 Device ID is 0x7fa89ebb44b0
Device 4 : LE1 Device ID is 0x7fa89ebb45c0
Device 5 : LE1 Device ID is 0x7fa89ebb46d0
Device 6 : LE1 Device ID is 0x7fa89ebb47e0
Device 7 : LE1 Device ID is 0x7fa89ebb48f0
Device 8 : LE1 Device ID is 0x7fa89ebb4a00
Device 9 : LE1 Device ID is 0x7fa89ebb4b10
Device 10 : LE1 Device ID is 0x7fa89ebb4c20
Device 11 : LE1 Device ID is 0x7fa89ebb4d30
Device 12 : LE1 Device ID is 0x7fa89ebb4e40
Device 13 : LE1 Device ID is 0x7fa89ebb4f50
Device 14 : LE1 Device ID is 0x7fa89ebb5060
Device 15 : LE1 Device ID is 0x7fa89ebb5170
Device 16 : LE1 Device ID is 0x7fa89ebb5280
Device 17 : LE1 Device ID is 0x7fa89ebb5390
Device 18 : LE1 Device ID is 0x7fa89ebb54a0
Device 19 : LE1 Device ID is 0x7fa89ebb55b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30815
HALT operation received from [0][2][0] at cycle 30927
HALT operation received from [0][1][0] at cycle 30975
HALT operation received from [0][6][0] at cycle 31015
HALT operation received from [0][0][0] at cycle 31021
HALT operation received from [0][4][0] at cycle 31097
HALT operation received from [0][3][0] at cycle 31105
HALT operation received from [0][5][0] at cycle 31369
Simulation finished, cycleCount = 31370
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 31370
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30569
HALT operation received from [0][3][0] at cycle 30741
HALT operation received from [0][5][0] at cycle 30753
HALT operation received from [0][2][0] at cycle 30809
HALT operation received from [0][7][0] at cycle 30863
HALT operation received from [0][0][0] at cycle 30881
HALT operation received from [0][6][0] at cycle 30913
HALT operation received from [0][4][0] at cycle 31053
Simulation finished, cycleCount = 31054
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 62424
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30781
HALT operation received from [0][0][0] at cycle 30827
HALT operation received from [0][3][0] at cycle 30887
HALT operation received from [0][6][0] at cycle 30889
HALT operation received from [0][2][0] at cycle 30927
HALT operation received from [0][7][0] at cycle 30927
HALT operation received from [0][1][0] at cycle 30933
HALT operation received from [0][4][0] at cycle 30971
Simulation finished, cycleCount = 30972
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 93396
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30833
HALT operation received from [0][4][0] at cycle 30853
HALT operation received from [0][6][0] at cycle 31019
HALT operation received from [0][3][0] at cycle 31029
HALT operation received from [0][0][0] at cycle 31047
HALT operation received from [0][5][0] at cycle 31109
HALT operation received from [0][2][0] at cycle 31163
HALT operation received from [0][7][0] at cycle 31311
Simulation finished, cycleCount = 31312
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 124708
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30481
HALT operation received from [0][2][0] at cycle 30571
HALT operation received from [0][5][0] at cycle 30605
HALT operation received from [0][3][0] at cycle 30631
HALT operation received from [0][7][0] at cycle 30645
HALT operation received from [0][0][0] at cycle 30681
HALT operation received from [0][6][0] at cycle 30699
HALT operation received from [0][4][0] at cycle 30759
Simulation finished, cycleCount = 30760
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 155468
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][6][0] at cycle 30659
HALT operation received from [0][0][0] at cycle 30685
HALT operation received from [0][3][0] at cycle 30797
HALT operation received from [0][5][0] at cycle 30803
HALT operation received from [0][7][0] at cycle 30947
HALT operation received from [0][1][0] at cycle 30953
HALT operation received from [0][4][0] at cycle 31009
HALT operation received from [0][2][0] at cycle 31133
Simulation finished, cycleCount = 31134
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 186602
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30447
HALT operation received from [0][5][0] at cycle 30467
HALT operation received from [0][2][0] at cycle 30489
HALT operation received from [0][6][0] at cycle 30493
HALT operation received from [0][1][0] at cycle 30525
HALT operation received from [0][7][0] at cycle 30527
HALT operation received from [0][4][0] at cycle 30643
HALT operation received from [0][3][0] at cycle 30651
Simulation finished, cycleCount = 30652
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 217254
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30369
HALT operation received from [0][7][0] at cycle 30393
HALT operation received from [0][0][0] at cycle 30465
HALT operation received from [0][5][0] at cycle 30515
HALT operation received from [0][4][0] at cycle 30517
HALT operation received from [0][1][0] at cycle 30601
HALT operation received from [0][6][0] at cycle 30717
HALT operation received from [0][2][0] at cycle 30741
Simulation finished, cycleCount = 30742
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 247996
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30677
HALT operation received from [0][5][0] at cycle 30789
HALT operation received from [0][7][0] at cycle 30909
HALT operation received from [0][2][0] at cycle 30913
HALT operation received from [0][4][0] at cycle 30937
HALT operation received from [0][1][0] at cycle 31045
HALT operation received from [0][6][0] at cycle 31047
HALT operation received from [0][0][0] at cycle 31099
Simulation finished, cycleCount = 31100
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 279096
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30375
HALT operation received from [0][1][0] at cycle 30391
HALT operation received from [0][0][0] at cycle 30451
HALT operation received from [0][7][0] at cycle 30479
HALT operation received from [0][6][0] at cycle 30593
HALT operation received from [0][2][0] at cycle 30621
HALT operation received from [0][3][0] at cycle 30713
HALT operation received from [0][4][0] at cycle 30731
Simulation finished, cycleCount = 30732
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 309828
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30479
HALT operation received from [0][4][0] at cycle 30537
HALT operation received from [0][5][0] at cycle 30537
HALT operation received from [0][2][0] at cycle 30547
HALT operation received from [0][1][0] at cycle 30567
HALT operation received from [0][6][0] at cycle 30645
HALT operation received from [0][0][0] at cycle 30665
HALT operation received from [0][7][0] at cycle 30897
Simulation finished, cycleCount = 30898
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 340726
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30455
HALT operation received from [0][4][0] at cycle 30465
HALT operation received from [0][7][0] at cycle 30481
HALT operation received from [0][5][0] at cycle 30555
HALT operation received from [0][2][0] at cycle 30563
HALT operation received from [0][6][0] at cycle 30569
HALT operation received from [0][1][0] at cycle 30575
HALT operation received from [0][3][0] at cycle 30873
Simulation finished, cycleCount = 30874
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 371600
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30283
HALT operation received from [0][2][0] at cycle 30355
HALT operation received from [0][4][0] at cycle 30361
HALT operation received from [0][7][0] at cycle 30361
HALT operation received from [0][3][0] at cycle 30393
HALT operation received from [0][6][0] at cycle 30407
HALT operation received from [0][1][0] at cycle 30513
HALT operation received from [0][5][0] at cycle 30565
Simulation finished, cycleCount = 30566
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 402166
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][4][0] at cycle 30433
HALT operation received from [0][6][0] at cycle 30433
HALT operation received from [0][3][0] at cycle 30443
HALT operation received from [0][7][0] at cycle 30485
HALT operation received from [0][0][0] at cycle 30495
HALT operation received from [0][2][0] at cycle 30537
HALT operation received from [0][1][0] at cycle 30605
HALT operation received from [0][5][0] at cycle 30619
Simulation finished, cycleCount = 30620
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 432786
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30413
HALT operation received from [0][1][0] at cycle 30437
HALT operation received from [0][6][0] at cycle 30449
HALT operation received from [0][2][0] at cycle 30497
HALT operation received from [0][3][0] at cycle 30499
HALT operation received from [0][4][0] at cycle 30515
HALT operation received from [0][0][0] at cycle 30527
HALT operation received from [0][5][0] at cycle 30621
Simulation finished, cycleCount = 30622
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 463408
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][4][0] at cycle 30769
HALT operation received from [0][5][0] at cycle 30837
HALT operation received from [0][2][0] at cycle 30897
HALT operation received from [0][6][0] at cycle 30897
HALT operation received from [0][1][0] at cycle 30921
HALT operation received from [0][0][0] at cycle 31263
HALT operation received from [0][7][0] at cycle 31317
HALT operation received from [0][3][0] at cycle 31495
Simulation finished, cycleCount = 31496
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 494904
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30761
HALT operation received from [0][5][0] at cycle 30829
HALT operation received from [0][3][0] at cycle 30875
HALT operation received from [0][1][0] at cycle 30953
HALT operation received from [0][4][0] at cycle 31075
HALT operation received from [0][6][0] at cycle 31149
HALT operation received from [0][7][0] at cycle 31195
HALT operation received from [0][0][0] at cycle 31197
Simulation finished, cycleCount = 31198
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 526102
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][4][0] at cycle 30249
HALT operation received from [0][0][0] at cycle 30293
HALT operation received from [0][7][0] at cycle 30301
HALT operation received from [0][3][0] at cycle 30307
HALT operation received from [0][6][0] at cycle 30309
HALT operation received from [0][5][0] at cycle 30345
HALT operation received from [0][2][0] at cycle 30417
HALT operation received from [0][1][0] at cycle 30525
Simulation finished, cycleCount = 30526
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 556628
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30391
HALT operation received from [0][6][0] at cycle 30395
HALT operation received from [0][3][0] at cycle 30397
HALT operation received from [0][1][0] at cycle 30405
HALT operation received from [0][2][0] at cycle 30417
HALT operation received from [0][4][0] at cycle 30423
HALT operation received from [0][0][0] at cycle 30441
HALT operation received from [0][7][0] at cycle 30453
Simulation finished, cycleCount = 30454
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 587082
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30311
HALT operation received from [0][3][0] at cycle 30319
HALT operation received from [0][1][0] at cycle 30339
HALT operation received from [0][0][0] at cycle 30351
HALT operation received from [0][6][0] at cycle 30391
HALT operation received from [0][2][0] at cycle 30399
HALT operation received from [0][4][0] at cycle 30461
HALT operation received from [0][5][0] at cycle 30583
Simulation finished, cycleCount = 30584
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 617666
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30457
HALT operation received from [0][2][0] at cycle 30477
HALT operation received from [0][7][0] at cycle 30481
HALT operation received from [0][3][0] at cycle 30541
HALT operation received from [0][6][0] at cycle 30555
HALT operation received from [0][5][0] at cycle 30613
HALT operation received from [0][0][0] at cycle 30657
HALT operation received from [0][4][0] at cycle 30693
Simulation finished, cycleCount = 30694
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 648360
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30307
HALT operation received from [0][2][0] at cycle 30329
HALT operation received from [0][6][0] at cycle 30363
HALT operation received from [0][4][0] at cycle 30403
HALT operation received from [0][1][0] at cycle 30409
HALT operation received from [0][3][0] at cycle 30421
HALT operation received from [0][0][0] at cycle 30425
HALT operation received from [0][5][0] at cycle 30477
Simulation finished, cycleCount = 30478
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 678838
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30235
HALT operation received from [0][4][0] at cycle 30247
HALT operation received from [0][0][0] at cycle 30259
HALT operation received from [0][6][0] at cycle 30263
HALT operation received from [0][2][0] at cycle 30275
HALT operation received from [0][7][0] at cycle 30305
HALT operation received from [0][3][0] at cycle 30325
HALT operation received from [0][1][0] at cycle 30367
Simulation finished, cycleCount = 30368
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 709206
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30343
HALT operation received from [0][5][0] at cycle 30345
HALT operation received from [0][7][0] at cycle 30437
HALT operation received from [0][2][0] at cycle 30441
HALT operation received from [0][3][0] at cycle 30461
HALT operation received from [0][0][0] at cycle 30583
HALT operation received from [0][6][0] at cycle 30595
HALT operation received from [0][4][0] at cycle 30651
Simulation finished, cycleCount = 30652
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 739858
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30333
HALT operation received from [0][2][0] at cycle 30409
HALT operation received from [0][1][0] at cycle 30441
HALT operation received from [0][7][0] at cycle 30479
HALT operation received from [0][4][0] at cycle 30489
HALT operation received from [0][6][0] at cycle 30505
HALT operation received from [0][0][0] at cycle 30523
HALT operation received from [0][3][0] at cycle 30563
Simulation finished, cycleCount = 30564
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 770422
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][6][0] at cycle 30411
HALT operation received from [0][7][0] at cycle 30629
HALT operation received from [0][2][0] at cycle 30671
HALT operation received from [0][0][0] at cycle 30769
HALT operation received from [0][3][0] at cycle 30773
HALT operation received from [0][1][0] at cycle 30839
HALT operation received from [0][5][0] at cycle 30843
HALT operation received from [0][4][0] at cycle 30845
Simulation finished, cycleCount = 30846
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 801268
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30233
HALT operation received from [0][0][0] at cycle 30251
HALT operation received from [0][2][0] at cycle 30317
HALT operation received from [0][7][0] at cycle 30339
HALT operation received from [0][5][0] at cycle 30375
HALT operation received from [0][1][0] at cycle 30427
HALT operation received from [0][4][0] at cycle 30427
HALT operation received from [0][6][0] at cycle 30509
Simulation finished, cycleCount = 30510
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 831778
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30445
HALT operation received from [0][3][0] at cycle 30505
HALT operation received from [0][1][0] at cycle 30515
HALT operation received from [0][6][0] at cycle 30515
HALT operation received from [0][4][0] at cycle 30527
HALT operation received from [0][5][0] at cycle 30533
HALT operation received from [0][0][0] at cycle 30541
HALT operation received from [0][2][0] at cycle 30599
Simulation finished, cycleCount = 30600
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 862378
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30585
HALT operation received from [0][3][0] at cycle 30629
HALT operation received from [0][4][0] at cycle 30741
HALT operation received from [0][7][0] at cycle 30795
HALT operation received from [0][2][0] at cycle 30823
HALT operation received from [0][1][0] at cycle 30843
HALT operation received from [0][0][0] at cycle 30875
HALT operation received from [0][6][0] at cycle 30915
Simulation finished, cycleCount = 30916
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 893294
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][4][0] at cycle 30273
HALT operation received from [0][7][0] at cycle 30301
HALT operation received from [0][1][0] at cycle 30311
HALT operation received from [0][6][0] at cycle 30383
HALT operation received from [0][0][0] at cycle 30389
HALT operation received from [0][5][0] at cycle 30397
HALT operation received from [0][3][0] at cycle 30421
HALT operation received from [0][2][0] at cycle 30483
Simulation finished, cycleCount = 30484
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 923778
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30269
HALT operation received from [0][4][0] at cycle 30289
HALT operation received from [0][0][0] at cycle 30295
HALT operation received from [0][7][0] at cycle 30301
HALT operation received from [0][3][0] at cycle 30353
HALT operation received from [0][1][0] at cycle 30371
HALT operation received from [0][6][0] at cycle 30411
HALT operation received from [0][2][0] at cycle 30529
Simulation finished, cycleCount = 30530
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 954308
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30429
HALT operation received from [0][4][0] at cycle 30445
HALT operation received from [0][7][0] at cycle 30445
HALT operation received from [0][6][0] at cycle 30477
HALT operation received from [0][2][0] at cycle 30495
HALT operation received from [0][0][0] at cycle 30505
HALT operation received from [0][5][0] at cycle 30509
HALT operation received from [0][1][0] at cycle 30575
Simulation finished, cycleCount = 30576
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 984884
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30299
HALT operation received from [0][5][0] at cycle 30307
HALT operation received from [0][6][0] at cycle 30313
HALT operation received from [0][3][0] at cycle 30323
HALT operation received from [0][1][0] at cycle 30325
HALT operation received from [0][4][0] at cycle 30327
HALT operation received from [0][7][0] at cycle 30329
HALT operation received from [0][0][0] at cycle 30341
Simulation finished, cycleCount = 30342
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 1015226
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][4][0] at cycle 30259
HALT operation received from [0][0][0] at cycle 30277
HALT operation received from [0][6][0] at cycle 30331
HALT operation received from [0][7][0] at cycle 30381
HALT operation received from [0][1][0] at cycle 30409
HALT operation received from [0][5][0] at cycle 30435
HALT operation received from [0][3][0] at cycle 30455
HALT operation received from [0][2][0] at cycle 30503
Simulation finished, cycleCount = 30504
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 1045730
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30285
HALT operation received from [0][4][0] at cycle 30295
HALT operation received from [0][6][0] at cycle 30303
HALT operation received from [0][3][0] at cycle 30375
HALT operation received from [0][1][0] at cycle 30389
HALT operation received from [0][5][0] at cycle 30415
HALT operation received from [0][0][0] at cycle 30425
HALT operation received from [0][7][0] at cycle 30443
Simulation finished, cycleCount = 30444
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 1076174
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30515
HALT operation received from [0][3][0] at cycle 30619
HALT operation received from [0][7][0] at cycle 30671
HALT operation received from [0][4][0] at cycle 30677
HALT operation received from [0][1][0] at cycle 30695
HALT operation received from [0][6][0] at cycle 30807
HALT operation received from [0][2][0] at cycle 30819
HALT operation received from [0][0][0] at cycle 30913
Simulation finished, cycleCount = 30914
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 1107088
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30477
HALT operation received from [0][6][0] at cycle 30483
HALT operation received from [0][3][0] at cycle 30625
HALT operation received from [0][4][0] at cycle 30631
HALT operation received from [0][5][0] at cycle 30729
HALT operation received from [0][0][0] at cycle 30745
HALT operation received from [0][7][0] at cycle 30823
HALT operation received from [0][1][0] at cycle 31021
Simulation finished, cycleCount = 31022
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 1138110
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30797
HALT operation received from [0][5][0] at cycle 30871
HALT operation received from [0][4][0] at cycle 30999
HALT operation received from [0][3][0] at cycle 31045
HALT operation received from [0][0][0] at cycle 31079
HALT operation received from [0][7][0] at cycle 31129
HALT operation received from [0][6][0] at cycle 31241
HALT operation received from [0][1][0] at cycle 31561
Simulation finished, cycleCount = 31562
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 1169672
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30369
HALT operation received from [0][0][0] at cycle 30373
HALT operation received from [0][4][0] at cycle 30385
HALT operation received from [0][6][0] at cycle 30387
HALT operation received from [0][3][0] at cycle 30407
HALT operation received from [0][7][0] at cycle 30479
HALT operation received from [0][1][0] at cycle 30559
HALT operation received from [0][5][0] at cycle 30693
Simulation finished, cycleCount = 30694
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 1200366
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30277
HALT operation received from [0][7][0] at cycle 30283
HALT operation received from [0][6][0] at cycle 30287
HALT operation received from [0][4][0] at cycle 30291
HALT operation received from [0][0][0] at cycle 30295
HALT operation received from [0][5][0] at cycle 30295
HALT operation received from [0][1][0] at cycle 30299
HALT operation received from [0][2][0] at cycle 30305
Simulation finished, cycleCount = 30306
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 1230672
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30479
HALT operation received from [0][7][0] at cycle 30587
HALT operation received from [0][6][0] at cycle 30599
HALT operation received from [0][1][0] at cycle 30605
HALT operation received from [0][0][0] at cycle 30607
HALT operation received from [0][5][0] at cycle 30607
HALT operation received from [0][3][0] at cycle 30649
HALT operation received from [0][4][0] at cycle 30797
Simulation finished, cycleCount = 30798
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 1261470
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30307
HALT operation received from [0][1][0] at cycle 30321
HALT operation received from [0][5][0] at cycle 30337
HALT operation received from [0][0][0] at cycle 30339
HALT operation received from [0][6][0] at cycle 30341
HALT operation received from [0][4][0] at cycle 30411
HALT operation received from [0][2][0] at cycle 30451
HALT operation received from [0][3][0] at cycle 30591
Simulation finished, cycleCount = 30592
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 1292062
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30329
HALT operation received from [0][7][0] at cycle 30333
HALT operation received from [0][6][0] at cycle 30351
HALT operation received from [0][1][0] at cycle 30397
HALT operation received from [0][0][0] at cycle 30429
HALT operation received from [0][4][0] at cycle 30429
HALT operation received from [0][2][0] at cycle 30437
HALT operation received from [0][5][0] at cycle 30507
Simulation finished, cycleCount = 30508
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 1322570
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30427
HALT operation received from [0][5][0] at cycle 30435
HALT operation received from [0][2][0] at cycle 30489
HALT operation received from [0][4][0] at cycle 30557
HALT operation received from [0][7][0] at cycle 30563
HALT operation received from [0][0][0] at cycle 30595
HALT operation received from [0][6][0] at cycle 30629
HALT operation received from [0][3][0] at cycle 30687
Simulation finished, cycleCount = 30688
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 1353258
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][4][0] at cycle 30309
HALT operation received from [0][1][0] at cycle 30317
HALT operation received from [0][2][0] at cycle 30325
HALT operation received from [0][7][0] at cycle 30371
HALT operation received from [0][0][0] at cycle 30413
HALT operation received from [0][6][0] at cycle 30433
HALT operation received from [0][5][0] at cycle 30467
HALT operation received from [0][3][0] at cycle 30481
Simulation finished, cycleCount = 30482
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 1383740
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30313
HALT operation received from [0][6][0] at cycle 30315
HALT operation received from [0][2][0] at cycle 30329
HALT operation received from [0][3][0] at cycle 30399
HALT operation received from [0][7][0] at cycle 30419
HALT operation received from [0][4][0] at cycle 30423
HALT operation received from [0][5][0] at cycle 30467
HALT operation received from [0][0][0] at cycle 30511
Simulation finished, cycleCount = 30512
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 1414252
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30289
HALT operation received from [0][0][0] at cycle 30309
HALT operation received from [0][6][0] at cycle 30321
HALT operation received from [0][5][0] at cycle 30365
HALT operation received from [0][4][0] at cycle 30369
HALT operation received from [0][1][0] at cycle 30371
HALT operation received from [0][3][0] at cycle 30413
HALT operation received from [0][2][0] at cycle 30485
Simulation finished, cycleCount = 30486
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 1444738
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][6][0] at cycle 30337
HALT operation received from [0][3][0] at cycle 30377
HALT operation received from [0][7][0] at cycle 30377
HALT operation received from [0][1][0] at cycle 30397
HALT operation received from [0][4][0] at cycle 30425
HALT operation received from [0][2][0] at cycle 30453
HALT operation received from [0][0][0] at cycle 30463
HALT operation received from [0][5][0] at cycle 30493
Simulation finished, cycleCount = 30494
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 1475232
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30493
HALT operation received from [0][4][0] at cycle 30521
HALT operation received from [0][6][0] at cycle 30623
HALT operation received from [0][5][0] at cycle 30677
HALT operation received from [0][1][0] at cycle 30701
HALT operation received from [0][0][0] at cycle 30711
HALT operation received from [0][3][0] at cycle 30755
HALT operation received from [0][7][0] at cycle 30773
Simulation finished, cycleCount = 30774
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 1506006
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30241
HALT operation received from [0][5][0] at cycle 30249
HALT operation received from [0][3][0] at cycle 30253
HALT operation received from [0][0][0] at cycle 30259
HALT operation received from [0][7][0] at cycle 30265
HALT operation received from [0][1][0] at cycle 30267
HALT operation received from [0][4][0] at cycle 30279
HALT operation received from [0][6][0] at cycle 30295
Simulation finished, cycleCount = 30296
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 1536302
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30423
HALT operation received from [0][5][0] at cycle 30529
HALT operation received from [0][3][0] at cycle 30611
HALT operation received from [0][6][0] at cycle 30649
HALT operation received from [0][1][0] at cycle 30725
HALT operation received from [0][0][0] at cycle 30785
HALT operation received from [0][4][0] at cycle 30811
HALT operation received from [0][2][0] at cycle 30829
Simulation finished, cycleCount = 30830
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 1567132
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][6][0] at cycle 30319
HALT operation received from [0][7][0] at cycle 30325
HALT operation received from [0][4][0] at cycle 30333
HALT operation received from [0][2][0] at cycle 30335
HALT operation received from [0][5][0] at cycle 30353
HALT operation received from [0][1][0] at cycle 30409
HALT operation received from [0][0][0] at cycle 30443
HALT operation received from [0][3][0] at cycle 30523
Simulation finished, cycleCount = 30524
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 1597656
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30319
HALT operation received from [0][6][0] at cycle 30379
HALT operation received from [0][3][0] at cycle 30389
HALT operation received from [0][4][0] at cycle 30393
HALT operation received from [0][1][0] at cycle 30423
HALT operation received from [0][0][0] at cycle 30429
HALT operation received from [0][5][0] at cycle 30623
HALT operation received from [0][2][0] at cycle 30789
Simulation finished, cycleCount = 30790
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 1628446
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30231
HALT operation received from [0][7][0] at cycle 30231
HALT operation received from [0][0][0] at cycle 30247
HALT operation received from [0][2][0] at cycle 30251
HALT operation received from [0][6][0] at cycle 30267
HALT operation received from [0][1][0] at cycle 30309
HALT operation received from [0][5][0] at cycle 30469
HALT operation received from [0][4][0] at cycle 30525
Simulation finished, cycleCount = 30526
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 1658972
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30259
HALT operation received from [0][5][0] at cycle 30261
HALT operation received from [0][6][0] at cycle 30263
HALT operation received from [0][0][0] at cycle 30275
HALT operation received from [0][1][0] at cycle 30289
HALT operation received from [0][4][0] at cycle 30349
HALT operation received from [0][2][0] at cycle 30353
HALT operation received from [0][7][0] at cycle 30413
Simulation finished, cycleCount = 30414
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 1689386
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][6][0] at cycle 30581
HALT operation received from [0][0][0] at cycle 30801
HALT operation received from [0][3][0] at cycle 30883
HALT operation received from [0][7][0] at cycle 30923
HALT operation received from [0][4][0] at cycle 30935
HALT operation received from [0][1][0] at cycle 31007
HALT operation received from [0][5][0] at cycle 31053
HALT operation received from [0][2][0] at cycle 31145
Simulation finished, cycleCount = 31146
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 1720532
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][4][0] at cycle 30245
HALT operation received from [0][1][0] at cycle 30247
HALT operation received from [0][6][0] at cycle 30247
HALT operation received from [0][2][0] at cycle 30249
HALT operation received from [0][0][0] at cycle 30253
HALT operation received from [0][7][0] at cycle 30253
HALT operation received from [0][5][0] at cycle 30255
HALT operation received from [0][3][0] at cycle 30265
Simulation finished, cycleCount = 30266
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 1750798
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30271
HALT operation received from [0][3][0] at cycle 30289
HALT operation received from [0][0][0] at cycle 30311
HALT operation received from [0][4][0] at cycle 30311
HALT operation received from [0][5][0] at cycle 30349
HALT operation received from [0][1][0] at cycle 30385
HALT operation received from [0][7][0] at cycle 30467
HALT operation received from [0][6][0] at cycle 30491
Simulation finished, cycleCount = 30492
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 1781290
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][6][0] at cycle 30557
HALT operation received from [0][7][0] at cycle 30563
HALT operation received from [0][4][0] at cycle 30567
HALT operation received from [0][3][0] at cycle 30577
HALT operation received from [0][5][0] at cycle 30599
HALT operation received from [0][1][0] at cycle 30665
HALT operation received from [0][2][0] at cycle 30949
HALT operation received from [0][0][0] at cycle 30953
Simulation finished, cycleCount = 30954
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 1812244
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][4][0] at cycle 30235
HALT operation received from [0][3][0] at cycle 30253
HALT operation received from [0][7][0] at cycle 30253
HALT operation received from [0][5][0] at cycle 30257
HALT operation received from [0][2][0] at cycle 30263
HALT operation received from [0][0][0] at cycle 30301
HALT operation received from [0][6][0] at cycle 30317
HALT operation received from [0][1][0] at cycle 30345
Simulation finished, cycleCount = 30346
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 1842590
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30437
HALT operation received from [0][4][0] at cycle 30461
HALT operation received from [0][5][0] at cycle 30473
HALT operation received from [0][7][0] at cycle 30531
HALT operation received from [0][1][0] at cycle 30557
HALT operation received from [0][0][0] at cycle 30559
HALT operation received from [0][6][0] at cycle 30679
HALT operation received from [0][2][0] at cycle 30693
Simulation finished, cycleCount = 30694
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 1873284
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][6][0] at cycle 30633
HALT operation received from [0][7][0] at cycle 30649
HALT operation received from [0][5][0] at cycle 30687
HALT operation received from [0][0][0] at cycle 30745
HALT operation received from [0][4][0] at cycle 30799
HALT operation received from [0][2][0] at cycle 30815
HALT operation received from [0][1][0] at cycle 30817
HALT operation received from [0][3][0] at cycle 31029
Simulation finished, cycleCount = 31030
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 1904314
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30257
HALT operation received from [0][0][0] at cycle 30265
HALT operation received from [0][4][0] at cycle 30267
HALT operation received from [0][5][0] at cycle 30267
HALT operation received from [0][3][0] at cycle 30271
HALT operation received from [0][2][0] at cycle 30279
HALT operation received from [0][6][0] at cycle 30297
HALT operation received from [0][7][0] at cycle 30297
Simulation finished, cycleCount = 30298
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 1934612
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30265
HALT operation received from [0][3][0] at cycle 30267
HALT operation received from [0][0][0] at cycle 30291
HALT operation received from [0][4][0] at cycle 30295
HALT operation received from [0][6][0] at cycle 30295
HALT operation received from [0][7][0] at cycle 30309
HALT operation received from [0][2][0] at cycle 30325
HALT operation received from [0][1][0] at cycle 30361
Simulation finished, cycleCount = 30362
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 1964974
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][6][0] at cycle 30387
HALT operation received from [0][1][0] at cycle 30437
HALT operation received from [0][7][0] at cycle 30441
HALT operation received from [0][4][0] at cycle 30457
HALT operation received from [0][3][0] at cycle 30459
HALT operation received from [0][5][0] at cycle 30563
HALT operation received from [0][2][0] at cycle 30591
HALT operation received from [0][0][0] at cycle 30671
Simulation finished, cycleCount = 30672
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 1995646
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30237
HALT operation received from [0][0][0] at cycle 30289
HALT operation received from [0][4][0] at cycle 30305
HALT operation received from [0][1][0] at cycle 30325
HALT operation received from [0][5][0] at cycle 30325
HALT operation received from [0][6][0] at cycle 30441
HALT operation received from [0][3][0] at cycle 30461
HALT operation received from [0][7][0] at cycle 30557
Simulation finished, cycleCount = 30558
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 2026204
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30259
HALT operation received from [0][0][0] at cycle 30269
HALT operation received from [0][7][0] at cycle 30277
HALT operation received from [0][6][0] at cycle 30285
HALT operation received from [0][4][0] at cycle 30289
HALT operation received from [0][1][0] at cycle 30291
HALT operation received from [0][3][0] at cycle 30293
HALT operation received from [0][5][0] at cycle 30297
Simulation finished, cycleCount = 30298
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 2056502
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30249
HALT operation received from [0][3][0] at cycle 30255
HALT operation received from [0][0][0] at cycle 30263
HALT operation received from [0][5][0] at cycle 30263
HALT operation received from [0][4][0] at cycle 30313
HALT operation received from [0][2][0] at cycle 30325
HALT operation received from [0][7][0] at cycle 30325
HALT operation received from [0][6][0] at cycle 30379
Simulation finished, cycleCount = 30380
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 2086882
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30285
HALT operation received from [0][0][0] at cycle 30289
HALT operation received from [0][4][0] at cycle 30293
HALT operation received from [0][3][0] at cycle 30307
HALT operation received from [0][5][0] at cycle 30309
HALT operation received from [0][7][0] at cycle 30351
HALT operation received from [0][6][0] at cycle 30407
HALT operation received from [0][1][0] at cycle 30647
Simulation finished, cycleCount = 30648
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 2117530
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30291
HALT operation received from [0][6][0] at cycle 30297
HALT operation received from [0][4][0] at cycle 30303
HALT operation received from [0][3][0] at cycle 30307
HALT operation received from [0][5][0] at cycle 30309
HALT operation received from [0][7][0] at cycle 30311
HALT operation received from [0][1][0] at cycle 30313
HALT operation received from [0][0][0] at cycle 30325
Simulation finished, cycleCount = 30326
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 2147856
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30273
HALT operation received from [0][2][0] at cycle 30279
HALT operation received from [0][4][0] at cycle 30295
HALT operation received from [0][5][0] at cycle 30325
HALT operation received from [0][3][0] at cycle 30341
HALT operation received from [0][7][0] at cycle 30511
HALT operation received from [0][6][0] at cycle 30587
HALT operation received from [0][1][0] at cycle 30595
Simulation finished, cycleCount = 30596
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 2178452
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30287
HALT operation received from [0][1][0] at cycle 30303
HALT operation received from [0][4][0] at cycle 30353
HALT operation received from [0][6][0] at cycle 30357
HALT operation received from [0][0][0] at cycle 30385
HALT operation received from [0][3][0] at cycle 30415
HALT operation received from [0][5][0] at cycle 30519
HALT operation received from [0][2][0] at cycle 30759
Simulation finished, cycleCount = 30760
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 2209212
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30899
HALT operation received from [0][0][0] at cycle 30901
HALT operation received from [0][4][0] at cycle 30901
HALT operation received from [0][6][0] at cycle 30975
HALT operation received from [0][7][0] at cycle 30993
HALT operation received from [0][2][0] at cycle 31053
HALT operation received from [0][3][0] at cycle 31091
HALT operation received from [0][1][0] at cycle 31267
Simulation finished, cycleCount = 31268
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 2240480
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][4][0] at cycle 30317
HALT operation received from [0][5][0] at cycle 30345
HALT operation received from [0][1][0] at cycle 30391
HALT operation received from [0][6][0] at cycle 30403
HALT operation received from [0][3][0] at cycle 30413
HALT operation received from [0][2][0] at cycle 30435
HALT operation received from [0][7][0] at cycle 30441
HALT operation received from [0][0][0] at cycle 30531
Simulation finished, cycleCount = 30532
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 2271012
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30255
HALT operation received from [0][5][0] at cycle 30269
HALT operation received from [0][1][0] at cycle 30275
HALT operation received from [0][6][0] at cycle 30275
HALT operation received from [0][4][0] at cycle 30283
HALT operation received from [0][2][0] at cycle 30285
HALT operation received from [0][7][0] at cycle 30291
HALT operation received from [0][0][0] at cycle 30349
Simulation finished, cycleCount = 30350
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 2301362
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30347
HALT operation received from [0][4][0] at cycle 30351
HALT operation received from [0][0][0] at cycle 30363
HALT operation received from [0][5][0] at cycle 30385
HALT operation received from [0][3][0] at cycle 30405
HALT operation received from [0][2][0] at cycle 30413
HALT operation received from [0][1][0] at cycle 30429
HALT operation received from [0][6][0] at cycle 30459
Simulation finished, cycleCount = 30460
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 2331822
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30311
HALT operation received from [0][2][0] at cycle 30321
HALT operation received from [0][5][0] at cycle 30323
HALT operation received from [0][6][0] at cycle 30355
HALT operation received from [0][3][0] at cycle 30377
HALT operation received from [0][4][0] at cycle 30409
HALT operation received from [0][1][0] at cycle 30449
HALT operation received from [0][7][0] at cycle 30491
Simulation finished, cycleCount = 30492
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 2362314
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30281
HALT operation received from [0][3][0] at cycle 30285
HALT operation received from [0][6][0] at cycle 30289
HALT operation received from [0][1][0] at cycle 30291
HALT operation received from [0][7][0] at cycle 30305
HALT operation received from [0][4][0] at cycle 30321
HALT operation received from [0][5][0] at cycle 30325
HALT operation received from [0][0][0] at cycle 30353
Simulation finished, cycleCount = 30354
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 2392668
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30405
HALT operation received from [0][6][0] at cycle 30423
HALT operation received from [0][7][0] at cycle 30439
HALT operation received from [0][4][0] at cycle 30445
HALT operation received from [0][5][0] at cycle 30507
HALT operation received from [0][2][0] at cycle 30545
HALT operation received from [0][0][0] at cycle 30583
HALT operation received from [0][3][0] at cycle 30797
Simulation finished, cycleCount = 30798
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 2423466
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30241
HALT operation received from [0][0][0] at cycle 30247
HALT operation received from [0][2][0] at cycle 30249
HALT operation received from [0][4][0] at cycle 30249
HALT operation received from [0][6][0] at cycle 30251
HALT operation received from [0][5][0] at cycle 30255
HALT operation received from [0][7][0] at cycle 30255
HALT operation received from [0][3][0] at cycle 30257
Simulation finished, cycleCount = 30258
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 2453724
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30309
HALT operation received from [0][7][0] at cycle 30311
HALT operation received from [0][4][0] at cycle 30323
HALT operation received from [0][5][0] at cycle 30327
HALT operation received from [0][1][0] at cycle 30333
HALT operation received from [0][0][0] at cycle 30335
HALT operation received from [0][6][0] at cycle 30339
HALT operation received from [0][3][0] at cycle 30365
Simulation finished, cycleCount = 30366
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 2484090
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30235
HALT operation received from [0][2][0] at cycle 30235
HALT operation received from [0][3][0] at cycle 30235
HALT operation received from [0][6][0] at cycle 30235
HALT operation received from [0][1][0] at cycle 30239
HALT operation received from [0][4][0] at cycle 30239
HALT operation received from [0][5][0] at cycle 30285
HALT operation received from [0][7][0] at cycle 30453
Simulation finished, cycleCount = 30454
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 2514544
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30615
HALT operation received from [0][0][0] at cycle 30643
HALT operation received from [0][6][0] at cycle 30653
HALT operation received from [0][2][0] at cycle 30697
HALT operation received from [0][7][0] at cycle 30719
HALT operation received from [0][1][0] at cycle 30759
HALT operation received from [0][3][0] at cycle 30795
HALT operation received from [0][4][0] at cycle 30877
Simulation finished, cycleCount = 30878
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 2545422
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30231
HALT operation received from [0][0][0] at cycle 30233
HALT operation received from [0][2][0] at cycle 30233
HALT operation received from [0][5][0] at cycle 30233
HALT operation received from [0][6][0] at cycle 30233
HALT operation received from [0][1][0] at cycle 30235
HALT operation received from [0][7][0] at cycle 30247
HALT operation received from [0][4][0] at cycle 30329
Simulation finished, cycleCount = 30330
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 2575752
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30281
HALT operation received from [0][7][0] at cycle 30281
HALT operation received from [0][5][0] at cycle 30289
HALT operation received from [0][3][0] at cycle 30295
HALT operation received from [0][6][0] at cycle 30305
HALT operation received from [0][0][0] at cycle 30307
HALT operation received from [0][4][0] at cycle 30317
HALT operation received from [0][1][0] at cycle 30379
Simulation finished, cycleCount = 30380
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 2606132
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30263
HALT operation received from [0][4][0] at cycle 30271
HALT operation received from [0][6][0] at cycle 30271
HALT operation received from [0][1][0] at cycle 30321
HALT operation received from [0][7][0] at cycle 30333
HALT operation received from [0][5][0] at cycle 30349
HALT operation received from [0][0][0] at cycle 30447
HALT operation received from [0][2][0] at cycle 30479
Simulation finished, cycleCount = 30480
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 2636612
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30273
HALT operation received from [0][6][0] at cycle 30275
HALT operation received from [0][5][0] at cycle 30289
HALT operation received from [0][4][0] at cycle 30293
HALT operation received from [0][7][0] at cycle 30293
HALT operation received from [0][2][0] at cycle 30303
HALT operation received from [0][3][0] at cycle 30313
HALT operation received from [0][0][0] at cycle 30319
Simulation finished, cycleCount = 30320
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 2666932
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30231
HALT operation received from [0][1][0] at cycle 30231
HALT operation received from [0][2][0] at cycle 30231
HALT operation received from [0][5][0] at cycle 30231
HALT operation received from [0][6][0] at cycle 30231
HALT operation received from [0][7][0] at cycle 30235
HALT operation received from [0][3][0] at cycle 30253
HALT operation received from [0][4][0] at cycle 30327
Simulation finished, cycleCount = 30328
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 2697260
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30253
HALT operation received from [0][0][0] at cycle 30267
HALT operation received from [0][2][0] at cycle 30275
HALT operation received from [0][5][0] at cycle 30299
HALT operation received from [0][7][0] at cycle 30305
HALT operation received from [0][4][0] at cycle 30313
HALT operation received from [0][1][0] at cycle 30411
HALT operation received from [0][6][0] at cycle 30437
Simulation finished, cycleCount = 30438
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 2727698
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30257
HALT operation received from [0][5][0] at cycle 30271
HALT operation received from [0][7][0] at cycle 30273
HALT operation received from [0][3][0] at cycle 30279
HALT operation received from [0][6][0] at cycle 30285
HALT operation received from [0][4][0] at cycle 30323
HALT operation received from [0][1][0] at cycle 30351
HALT operation received from [0][2][0] at cycle 30459
Simulation finished, cycleCount = 30460
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 2758158
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30245
HALT operation received from [0][7][0] at cycle 30245
HALT operation received from [0][1][0] at cycle 30247
HALT operation received from [0][3][0] at cycle 30249
HALT operation received from [0][5][0] at cycle 30257
HALT operation received from [0][6][0] at cycle 30307
HALT operation received from [0][4][0] at cycle 30415
HALT operation received from [0][0][0] at cycle 30491
Simulation finished, cycleCount = 30492
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 2788650
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30289
HALT operation received from [0][3][0] at cycle 30303
HALT operation received from [0][7][0] at cycle 30325
HALT operation received from [0][2][0] at cycle 30329
HALT operation received from [0][1][0] at cycle 30333
HALT operation received from [0][6][0] at cycle 30337
HALT operation received from [0][4][0] at cycle 30339
HALT operation received from [0][5][0] at cycle 30341
Simulation finished, cycleCount = 30342
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 2818992
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30489
HALT operation received from [0][3][0] at cycle 30541
HALT operation received from [0][6][0] at cycle 30579
HALT operation received from [0][0][0] at cycle 30625
HALT operation received from [0][2][0] at cycle 30685
HALT operation received from [0][1][0] at cycle 30699
HALT operation received from [0][7][0] at cycle 30711
HALT operation received from [0][4][0] at cycle 30877
Simulation finished, cycleCount = 30878
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 2849870
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30277
HALT operation received from [0][4][0] at cycle 30279
HALT operation received from [0][3][0] at cycle 30299
HALT operation received from [0][7][0] at cycle 30323
HALT operation received from [0][6][0] at cycle 30325
HALT operation received from [0][2][0] at cycle 30327
HALT operation received from [0][1][0] at cycle 30403
HALT operation received from [0][5][0] at cycle 30497
Simulation finished, cycleCount = 30498
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 2880368
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30255
HALT operation received from [0][2][0] at cycle 30265
HALT operation received from [0][0][0] at cycle 30269
HALT operation received from [0][4][0] at cycle 30271
HALT operation received from [0][3][0] at cycle 30279
HALT operation received from [0][7][0] at cycle 30285
HALT operation received from [0][1][0] at cycle 30347
HALT operation received from [0][6][0] at cycle 30401
Simulation finished, cycleCount = 30402
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 2910770
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30503
HALT operation received from [0][0][0] at cycle 30555
HALT operation received from [0][6][0] at cycle 30565
HALT operation received from [0][4][0] at cycle 30631
HALT operation received from [0][7][0] at cycle 30637
HALT operation received from [0][1][0] at cycle 30659
HALT operation received from [0][2][0] at cycle 30685
HALT operation received from [0][3][0] at cycle 30711
Simulation finished, cycleCount = 30712
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 2941482
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30249
HALT operation received from [0][1][0] at cycle 30253
HALT operation received from [0][7][0] at cycle 30259
HALT operation received from [0][4][0] at cycle 30267
HALT operation received from [0][6][0] at cycle 30269
HALT operation received from [0][0][0] at cycle 30271
HALT operation received from [0][3][0] at cycle 30293
HALT operation received from [0][5][0] at cycle 30455
Simulation finished, cycleCount = 30456
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 2971938
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][4][0] at cycle 30289
HALT operation received from [0][2][0] at cycle 30295
HALT operation received from [0][1][0] at cycle 30345
HALT operation received from [0][6][0] at cycle 30363
HALT operation received from [0][7][0] at cycle 30363
HALT operation received from [0][0][0] at cycle 30421
HALT operation received from [0][5][0] at cycle 30521
HALT operation received from [0][3][0] at cycle 30533
Simulation finished, cycleCount = 30534
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 3002472
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30345
HALT operation received from [0][4][0] at cycle 30407
HALT operation received from [0][6][0] at cycle 30411
HALT operation received from [0][1][0] at cycle 30441
HALT operation received from [0][2][0] at cycle 30461
HALT operation received from [0][5][0] at cycle 30507
HALT operation received from [0][0][0] at cycle 30515
HALT operation received from [0][3][0] at cycle 30641
Simulation finished, cycleCount = 30642
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 3033114
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30437
HALT operation received from [0][1][0] at cycle 30481
HALT operation received from [0][6][0] at cycle 30489
HALT operation received from [0][5][0] at cycle 30519
HALT operation received from [0][0][0] at cycle 30655
HALT operation received from [0][3][0] at cycle 30743
HALT operation received from [0][2][0] at cycle 30747
HALT operation received from [0][4][0] at cycle 30897
Simulation finished, cycleCount = 30898
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 3064012
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30333
HALT operation received from [0][3][0] at cycle 30335
HALT operation received from [0][7][0] at cycle 30337
HALT operation received from [0][0][0] at cycle 30343
HALT operation received from [0][2][0] at cycle 30345
HALT operation received from [0][4][0] at cycle 30377
HALT operation received from [0][6][0] at cycle 30397
HALT operation received from [0][5][0] at cycle 30471
Simulation finished, cycleCount = 30472
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 3094484
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30487
HALT operation received from [0][4][0] at cycle 30541
HALT operation received from [0][2][0] at cycle 30571
HALT operation received from [0][1][0] at cycle 30645
HALT operation received from [0][0][0] at cycle 30665
HALT operation received from [0][5][0] at cycle 30735
HALT operation received from [0][6][0] at cycle 30815
HALT operation received from [0][3][0] at cycle 30881
Simulation finished, cycleCount = 30882
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 3125366
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30279
HALT operation received from [0][6][0] at cycle 30295
HALT operation received from [0][1][0] at cycle 30307
HALT operation received from [0][0][0] at cycle 30313
HALT operation received from [0][5][0] at cycle 30339
HALT operation received from [0][3][0] at cycle 30343
HALT operation received from [0][2][0] at cycle 30349
HALT operation received from [0][4][0] at cycle 30353
Simulation finished, cycleCount = 30354
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 3155720
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30241
HALT operation received from [0][2][0] at cycle 30243
HALT operation received from [0][3][0] at cycle 30243
HALT operation received from [0][5][0] at cycle 30253
HALT operation received from [0][6][0] at cycle 30279
HALT operation received from [0][7][0] at cycle 30285
HALT operation received from [0][4][0] at cycle 30293
HALT operation received from [0][1][0] at cycle 30307
Simulation finished, cycleCount = 30308
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 3186028
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30269
HALT operation received from [0][7][0] at cycle 30277
HALT operation received from [0][2][0] at cycle 30289
HALT operation received from [0][6][0] at cycle 30313
HALT operation received from [0][4][0] at cycle 30327
HALT operation received from [0][3][0] at cycle 30413
HALT operation received from [0][0][0] at cycle 30463
HALT operation received from [0][1][0] at cycle 30489
Simulation finished, cycleCount = 30490
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 3216518
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30231
HALT operation received from [0][4][0] at cycle 30231
HALT operation received from [0][7][0] at cycle 30231
HALT operation received from [0][0][0] at cycle 30233
HALT operation received from [0][2][0] at cycle 30233
HALT operation received from [0][5][0] at cycle 30233
HALT operation received from [0][3][0] at cycle 30235
HALT operation received from [0][6][0] at cycle 30235
Simulation finished, cycleCount = 30236
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 3246754
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30231
HALT operation received from [0][3][0] at cycle 30231
HALT operation received from [0][5][0] at cycle 30231
HALT operation received from [0][7][0] at cycle 30233
HALT operation received from [0][6][0] at cycle 30237
HALT operation received from [0][1][0] at cycle 30391
HALT operation received from [0][4][0] at cycle 30405
HALT operation received from [0][2][0] at cycle 30439
Simulation finished, cycleCount = 30440
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 3277194
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30273
HALT operation received from [0][2][0] at cycle 30273
HALT operation received from [0][6][0] at cycle 30273
HALT operation received from [0][5][0] at cycle 30281
HALT operation received from [0][1][0] at cycle 30285
HALT operation received from [0][7][0] at cycle 30303
HALT operation received from [0][3][0] at cycle 30347
HALT operation received from [0][4][0] at cycle 30517
Simulation finished, cycleCount = 30518
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 3307712
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30261
HALT operation received from [0][3][0] at cycle 30265
HALT operation received from [0][4][0] at cycle 30265
HALT operation received from [0][6][0] at cycle 30269
HALT operation received from [0][0][0] at cycle 30273
HALT operation received from [0][5][0] at cycle 30311
HALT operation received from [0][1][0] at cycle 30315
HALT operation received from [0][2][0] at cycle 30331
Simulation finished, cycleCount = 30332
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 3338044
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][6][0] at cycle 30283
HALT operation received from [0][1][0] at cycle 30285
HALT operation received from [0][2][0] at cycle 30287
HALT operation received from [0][0][0] at cycle 30311
HALT operation received from [0][4][0] at cycle 30311
HALT operation received from [0][3][0] at cycle 30313
HALT operation received from [0][7][0] at cycle 30315
HALT operation received from [0][5][0] at cycle 30355
Simulation finished, cycleCount = 30356
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 3368400
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30263
HALT operation received from [0][0][0] at cycle 30267
HALT operation received from [0][3][0] at cycle 30269
HALT operation received from [0][6][0] at cycle 30269
HALT operation received from [0][7][0] at cycle 30269
HALT operation received from [0][2][0] at cycle 30271
HALT operation received from [0][4][0] at cycle 30285
HALT operation received from [0][5][0] at cycle 30285
Simulation finished, cycleCount = 30286
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 3398686
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30263
HALT operation received from [0][7][0] at cycle 30317
HALT operation received from [0][6][0] at cycle 30453
HALT operation received from [0][4][0] at cycle 30497
HALT operation received from [0][5][0] at cycle 30589
HALT operation received from [0][1][0] at cycle 30637
HALT operation received from [0][0][0] at cycle 30665
HALT operation received from [0][3][0] at cycle 30671
Simulation finished, cycleCount = 30672
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 3429358
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30255
HALT operation received from [0][0][0] at cycle 30257
HALT operation received from [0][7][0] at cycle 30259
HALT operation received from [0][1][0] at cycle 30265
HALT operation received from [0][4][0] at cycle 30267
HALT operation received from [0][3][0] at cycle 30271
HALT operation received from [0][6][0] at cycle 30279
HALT operation received from [0][2][0] at cycle 30301
Simulation finished, cycleCount = 30302
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 3459660
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30231
HALT operation received from [0][1][0] at cycle 30231
HALT operation received from [0][2][0] at cycle 30231
HALT operation received from [0][3][0] at cycle 30231
HALT operation received from [0][4][0] at cycle 30231
HALT operation received from [0][5][0] at cycle 30231
HALT operation received from [0][6][0] at cycle 30231
HALT operation received from [0][7][0] at cycle 30231
Simulation finished, cycleCount = 30232
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 3489892
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30269
HALT operation received from [0][4][0] at cycle 30269
HALT operation received from [0][7][0] at cycle 30269
HALT operation received from [0][5][0] at cycle 30271
HALT operation received from [0][0][0] at cycle 30273
HALT operation received from [0][2][0] at cycle 30277
HALT operation received from [0][3][0] at cycle 30279
HALT operation received from [0][6][0] at cycle 30293
Simulation finished, cycleCount = 30294
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 3520186
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30231
HALT operation received from [0][2][0] at cycle 30231
HALT operation received from [0][3][0] at cycle 30231
HALT operation received from [0][6][0] at cycle 30231
HALT operation received from [0][4][0] at cycle 30237
HALT operation received from [0][5][0] at cycle 30237
HALT operation received from [0][7][0] at cycle 30237
HALT operation received from [0][1][0] at cycle 30243
Simulation finished, cycleCount = 30244
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 3550430
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30249
HALT operation received from [0][7][0] at cycle 30251
HALT operation received from [0][2][0] at cycle 30259
HALT operation received from [0][4][0] at cycle 30269
HALT operation received from [0][5][0] at cycle 30275
HALT operation received from [0][6][0] at cycle 30277
HALT operation received from [0][0][0] at cycle 30345
HALT operation received from [0][1][0] at cycle 30515
Simulation finished, cycleCount = 30516
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 3580946
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30233
HALT operation received from [0][5][0] at cycle 30233
HALT operation received from [0][0][0] at cycle 30235
HALT operation received from [0][6][0] at cycle 30237
HALT operation received from [0][4][0] at cycle 30239
HALT operation received from [0][2][0] at cycle 30245
HALT operation received from [0][7][0] at cycle 30251
HALT operation received from [0][1][0] at cycle 30455
Simulation finished, cycleCount = 30456
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 3611402
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30285
HALT operation received from [0][3][0] at cycle 30285
HALT operation received from [0][0][0] at cycle 30287
HALT operation received from [0][2][0] at cycle 30289
HALT operation received from [0][7][0] at cycle 30323
HALT operation received from [0][4][0] at cycle 30459
HALT operation received from [0][5][0] at cycle 30473
HALT operation received from [0][6][0] at cycle 30639
Simulation finished, cycleCount = 30640
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 3642042
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30315
HALT operation received from [0][2][0] at cycle 30319
HALT operation received from [0][3][0] at cycle 30333
HALT operation received from [0][0][0] at cycle 30377
HALT operation received from [0][4][0] at cycle 30395
HALT operation received from [0][7][0] at cycle 30417
HALT operation received from [0][6][0] at cycle 30663
HALT operation received from [0][5][0] at cycle 30665
Simulation finished, cycleCount = 30666
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 3672708
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 30231
HALT operation received from [0][4][0] at cycle 30231
HALT operation received from [0][5][0] at cycle 30231
HALT operation received from [0][0][0] at cycle 30235
HALT operation received from [0][2][0] at cycle 30239
HALT operation received from [0][7][0] at cycle 30241
HALT operation received from [0][3][0] at cycle 30249
HALT operation received from [0][6][0] at cycle 30269
Simulation finished, cycleCount = 30270
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 3702978
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30231
HALT operation received from [0][1][0] at cycle 30231
HALT operation received from [0][3][0] at cycle 30231
HALT operation received from [0][4][0] at cycle 30231
HALT operation received from [0][5][0] at cycle 30231
HALT operation received from [0][6][0] at cycle 30231
HALT operation received from [0][7][0] at cycle 30231
HALT operation received from [0][2][0] at cycle 30281
Simulation finished, cycleCount = 30282
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 3733260
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30233
HALT operation received from [0][1][0] at cycle 30243
HALT operation received from [0][3][0] at cycle 30243
HALT operation received from [0][2][0] at cycle 30275
HALT operation received from [0][4][0] at cycle 30283
HALT operation received from [0][6][0] at cycle 30311
HALT operation received from [0][5][0] at cycle 30441
HALT operation received from [0][7][0] at cycle 30449
Simulation finished, cycleCount = 30450
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 3763710
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 30241
HALT operation received from [0][4][0] at cycle 30241
HALT operation received from [0][3][0] at cycle 30249
HALT operation received from [0][6][0] at cycle 30253
HALT operation received from [0][0][0] at cycle 30255
HALT operation received from [0][1][0] at cycle 30255
HALT operation received from [0][7][0] at cycle 30261
HALT operation received from [0][5][0] at cycle 30271
Simulation finished, cycleCount = 30272
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 3793982
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 30235
HALT operation received from [0][5][0] at cycle 30237
HALT operation received from [0][2][0] at cycle 30241
HALT operation received from [0][0][0] at cycle 30243
HALT operation received from [0][4][0] at cycle 30245
HALT operation received from [0][7][0] at cycle 30249
HALT operation received from [0][6][0] at cycle 30271
HALT operation received from [0][1][0] at cycle 30469
Simulation finished, cycleCount = 30470
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 3824452
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 30345
HALT operation received from [0][2][0] at cycle 30365
HALT operation received from [0][0][0] at cycle 30375
HALT operation received from [0][1][0] at cycle 30387
HALT operation received from [0][5][0] at cycle 30393
HALT operation received from [0][4][0] at cycle 30423
HALT operation received from [0][3][0] at cycle 30459
HALT operation received from [0][6][0] at cycle 30843
Simulation finished, cycleCount = 30844
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 3855296
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 30389
HALT operation received from [0][6][0] at cycle 30405
HALT operation received from [0][7][0] at cycle 30423
HALT operation received from [0][3][0] at cycle 30425
HALT operation received from [0][4][0] at cycle 30455
HALT operation received from [0][1][0] at cycle 30477
HALT operation received from [0][0][0] at cycle 30501
HALT operation received from [0][2][0] at cycle 30529
Simulation finished, cycleCount = 30530
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 3885826
Device: 8 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 30243
HALT operation received from [0][6][0] at cycle 30247
HALT operation received from [0][7][0] at cycle 30249
HALT operation received from [0][4][0] at cycle 30253
HALT operation received from [0][5][0] at cycle 30259
HALT operation received from [0][1][0] at cycle 30313
HALT operation received from [0][2][0] at cycle 30349
HALT operation received from [0][3][0] at cycle 30497
Simulation finished, cycleCount = 30498
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 3916324

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
2611486456 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fa60b8f4180
Device 1 : LE1 Device ID is 0x7fa60b8f4290
Device 2 : LE1 Device ID is 0x7fa60b8f43a0
Device 3 : LE1 Device ID is 0x7fa60b8f44b0
Device 4 : LE1 Device ID is 0x7fa60b8f45c0
Device 5 : LE1 Device ID is 0x7fa60b8f46d0
Device 6 : LE1 Device ID is 0x7fa60b8f47e0
Device 7 : LE1 Device ID is 0x7fa60b8f48f0
Device 8 : LE1 Device ID is 0x7fa60b8f4a00
Device 9 : LE1 Device ID is 0x7fa60b8f4b10
Device 10 : LE1 Device ID is 0x7fa60b8f4c20
Device 11 : LE1 Device ID is 0x7fa60b8f4d30
Device 12 : LE1 Device ID is 0x7fa60b8f4e40
Device 13 : LE1 Device ID is 0x7fa60b8f4f50
Device 14 : LE1 Device ID is 0x7fa60b8f5060
Device 15 : LE1 Device ID is 0x7fa60b8f5170
Device 16 : LE1 Device ID is 0x7fa60b8f5280
Device 17 : LE1 Device ID is 0x7fa60b8f5390
Device 18 : LE1 Device ID is 0x7fa60b8f54a0
Device 19 : LE1 Device ID is 0x7fa60b8f55b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][15][0] at cycle 15387
HALT operation received from [0][7][0] at cycle 15441
HALT operation received from [0][9][0] at cycle 15459
HALT operation received from [0][10][0] at cycle 15463
HALT operation received from [0][2][0] at cycle 15477
HALT operation received from [0][8][0] at cycle 15481
HALT operation received from [0][14][0] at cycle 15481
HALT operation received from [0][12][0] at cycle 15515
HALT operation received from [0][11][0] at cycle 15519
HALT operation received from [0][1][0] at cycle 15529
HALT operation received from [0][6][0] at cycle 15547
HALT operation received from [0][0][0] at cycle 15553
HALT operation received from [0][4][0] at cycle 15595
HALT operation received from [0][3][0] at cycle 15599
HALT operation received from [0][13][0] at cycle 15677
HALT operation received from [0][5][0] at cycle 15705
Simulation finished, cycleCount = 15706
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 15706
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15273
HALT operation received from [0][9][0] at cycle 15309
HALT operation received from [0][3][0] at cycle 15335
HALT operation received from [0][5][0] at cycle 15343
HALT operation received from [0][2][0] at cycle 15365
HALT operation received from [0][7][0] at cycle 15409
HALT operation received from [0][0][0] at cycle 15413
HALT operation received from [0][11][0] at cycle 15419
HALT operation received from [0][6][0] at cycle 15423
HALT operation received from [0][13][0] at cycle 15423
HALT operation received from [0][10][0] at cycle 15457
HALT operation received from [0][15][0] at cycle 15467
HALT operation received from [0][4][0] at cycle 15479
HALT operation received from [0][8][0] at cycle 15481
HALT operation received from [0][14][0] at cycle 15503
HALT operation received from [0][12][0] at cycle 15587
Simulation finished, cycleCount = 15588
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 31294
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][5][0] at cycle 15347
HALT operation received from [0][0][0] at cycle 15385
HALT operation received from [0][3][0] at cycle 15415
HALT operation received from [0][6][0] at cycle 15421
HALT operation received from [0][2][0] at cycle 15439
HALT operation received from [0][1][0] at cycle 15441
HALT operation received from [0][13][0] at cycle 15447
HALT operation received from [0][4][0] at cycle 15453
HALT operation received from [0][8][0] at cycle 15455
HALT operation received from [0][7][0] at cycle 15463
HALT operation received from [0][15][0] at cycle 15477
HALT operation received from [0][14][0] at cycle 15481
HALT operation received from [0][11][0] at cycle 15485
HALT operation received from [0][10][0] at cycle 15501
HALT operation received from [0][9][0] at cycle 15505
HALT operation received from [0][12][0] at cycle 15531
Simulation finished, cycleCount = 15532
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 46826
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15417
HALT operation received from [0][9][0] at cycle 15429
HALT operation received from [0][12][0] at cycle 15429
HALT operation received from [0][4][0] at cycle 15437
HALT operation received from [0][3][0] at cycle 15509
HALT operation received from [0][6][0] at cycle 15509
HALT operation received from [0][0][0] at cycle 15521
HALT operation received from [0][14][0] at cycle 15523
HALT operation received from [0][11][0] at cycle 15533
HALT operation received from [0][5][0] at cycle 15535
HALT operation received from [0][8][0] at cycle 15539
HALT operation received from [0][2][0] at cycle 15587
HALT operation received from [0][13][0] at cycle 15587
HALT operation received from [0][10][0] at cycle 15589
HALT operation received from [0][7][0] at cycle 15633
HALT operation received from [0][15][0] at cycle 15691
Simulation finished, cycleCount = 15692
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 62518
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15231
HALT operation received from [0][9][0] at cycle 15263
HALT operation received from [0][2][0] at cycle 15271
HALT operation received from [0][5][0] at cycle 15287
HALT operation received from [0][7][0] at cycle 15303
HALT operation received from [0][3][0] at cycle 15307
HALT operation received from [0][10][0] at cycle 15313
HALT operation received from [0][0][0] at cycle 15329
HALT operation received from [0][13][0] at cycle 15331
HALT operation received from [0][11][0] at cycle 15337
HALT operation received from [0][6][0] at cycle 15339
HALT operation received from [0][15][0] at cycle 15355
HALT operation received from [0][8][0] at cycle 15365
HALT operation received from [0][14][0] at cycle 15373
HALT operation received from [0][4][0] at cycle 15385
HALT operation received from [0][12][0] at cycle 15387
Simulation finished, cycleCount = 15388
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 77906
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][14][0] at cycle 15333
HALT operation received from [0][6][0] at cycle 15339
HALT operation received from [0][0][0] at cycle 15349
HALT operation received from [0][8][0] at cycle 15349
HALT operation received from [0][3][0] at cycle 15387
HALT operation received from [0][5][0] at cycle 15399
HALT operation received from [0][13][0] at cycle 15417
HALT operation received from [0][11][0] at cycle 15423
HALT operation received from [0][15][0] at cycle 15457
HALT operation received from [0][9][0] at cycle 15475
HALT operation received from [0][1][0] at cycle 15491
HALT operation received from [0][12][0] at cycle 15495
HALT operation received from [0][7][0] at cycle 15503
HALT operation received from [0][4][0] at cycle 15527
HALT operation received from [0][10][0] at cycle 15567
HALT operation received from [0][2][0] at cycle 15579
Simulation finished, cycleCount = 15580
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 93486
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][8][0] at cycle 15227
HALT operation received from [0][10][0] at cycle 15229
HALT operation received from [0][0][0] at cycle 15233
HALT operation received from [0][13][0] at cycle 15239
HALT operation received from [0][5][0] at cycle 15241
HALT operation received from [0][6][0] at cycle 15253
HALT operation received from [0][14][0] at cycle 15253
HALT operation received from [0][7][0] at cycle 15265
HALT operation received from [0][9][0] at cycle 15267
HALT operation received from [0][1][0] at cycle 15271
HALT operation received from [0][2][0] at cycle 15273
HALT operation received from [0][15][0] at cycle 15275
HALT operation received from [0][12][0] at cycle 15309
HALT operation received from [0][3][0] at cycle 15323
HALT operation received from [0][11][0] at cycle 15341
HALT operation received from [0][4][0] at cycle 15347
Simulation finished, cycleCount = 15348
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 108834
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][15][0] at cycle 15189
HALT operation received from [0][3][0] at cycle 15191
HALT operation received from [0][11][0] at cycle 15191
HALT operation received from [0][7][0] at cycle 15217
HALT operation received from [0][8][0] at cycle 15223
HALT operation received from [0][12][0] at cycle 15239
HALT operation received from [0][0][0] at cycle 15255
HALT operation received from [0][13][0] at cycle 15255
HALT operation received from [0][9][0] at cycle 15265
HALT operation received from [0][5][0] at cycle 15273
HALT operation received from [0][4][0] at cycle 15291
HALT operation received from [0][10][0] at cycle 15343
HALT operation received from [0][1][0] at cycle 15349
HALT operation received from [0][14][0] at cycle 15355
HALT operation received from [0][6][0] at cycle 15375
HALT operation received from [0][2][0] at cycle 15411
Simulation finished, cycleCount = 15412
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 124246
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][3][0] at cycle 15341
HALT operation received from [0][11][0] at cycle 15349
HALT operation received from [0][5][0] at cycle 15395
HALT operation received from [0][13][0] at cycle 15407
HALT operation received from [0][2][0] at cycle 15439
HALT operation received from [0][15][0] at cycle 15457
HALT operation received from [0][7][0] at cycle 15465
HALT operation received from [0][4][0] at cycle 15475
HALT operation received from [0][12][0] at cycle 15475
HALT operation received from [0][10][0] at cycle 15487
HALT operation received from [0][14][0] at cycle 15525
HALT operation received from [0][1][0] at cycle 15527
HALT operation received from [0][9][0] at cycle 15531
HALT operation received from [0][6][0] at cycle 15535
HALT operation received from [0][0][0] at cycle 15553
HALT operation received from [0][8][0] at cycle 15559
Simulation finished, cycleCount = 15560
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 139806
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][13][0] at cycle 15193
HALT operation received from [0][5][0] at cycle 15195
HALT operation received from [0][9][0] at cycle 15197
HALT operation received from [0][1][0] at cycle 15207
HALT operation received from [0][0][0] at cycle 15229
HALT operation received from [0][15][0] at cycle 15233
HALT operation received from [0][8][0] at cycle 15235
HALT operation received from [0][7][0] at cycle 15259
HALT operation received from [0][14][0] at cycle 15293
HALT operation received from [0][6][0] at cycle 15313
HALT operation received from [0][10][0] at cycle 15313
HALT operation received from [0][2][0] at cycle 15321
HALT operation received from [0][11][0] at cycle 15349
HALT operation received from [0][12][0] at cycle 15361
HALT operation received from [0][3][0] at cycle 15377
HALT operation received from [0][4][0] at cycle 15383
Simulation finished, cycleCount = 15384
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 155190
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][3][0] at cycle 15221
HALT operation received from [0][4][0] at cycle 15243
HALT operation received from [0][2][0] at cycle 15245
HALT operation received from [0][5][0] at cycle 15245
HALT operation received from [0][11][0] at cycle 15271
HALT operation received from [0][1][0] at cycle 15275
HALT operation received from [0][9][0] at cycle 15305
HALT operation received from [0][13][0] at cycle 15305
HALT operation received from [0][12][0] at cycle 15307
HALT operation received from [0][6][0] at cycle 15311
HALT operation received from [0][10][0] at cycle 15315
HALT operation received from [0][0][0] at cycle 15327
HALT operation received from [0][14][0] at cycle 15347
HALT operation received from [0][8][0] at cycle 15351
HALT operation received from [0][7][0] at cycle 15423
HALT operation received from [0][15][0] at cycle 15487
Simulation finished, cycleCount = 15488
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 170678
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][4][0] at cycle 15165
HALT operation received from [0][0][0] at cycle 15169
HALT operation received from [0][7][0] at cycle 15177
HALT operation received from [0][6][0] at cycle 15191
HALT operation received from [0][5][0] at cycle 15199
HALT operation received from [0][2][0] at cycle 15201
HALT operation received from [0][1][0] at cycle 15227
HALT operation received from [0][8][0] at cycle 15299
HALT operation received from [0][12][0] at cycle 15313
HALT operation received from [0][3][0] at cycle 15315
HALT operation received from [0][15][0] at cycle 15317
HALT operation received from [0][9][0] at cycle 15361
HALT operation received from [0][13][0] at cycle 15369
HALT operation received from [0][10][0] at cycle 15375
HALT operation received from [0][14][0] at cycle 15391
HALT operation received from [0][11][0] at cycle 15571
Simulation finished, cycleCount = 15572
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 186250
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15141
HALT operation received from [0][8][0] at cycle 15155
HALT operation received from [0][4][0] at cycle 15159
HALT operation received from [0][2][0] at cycle 15165
HALT operation received from [0][7][0] at cycle 15177
HALT operation received from [0][3][0] at cycle 15195
HALT operation received from [0][6][0] at cycle 15195
HALT operation received from [0][15][0] at cycle 15197
HALT operation received from [0][10][0] at cycle 15203
HALT operation received from [0][11][0] at cycle 15211
HALT operation received from [0][12][0] at cycle 15215
HALT operation received from [0][14][0] at cycle 15225
HALT operation received from [0][1][0] at cycle 15235
HALT operation received from [0][5][0] at cycle 15245
HALT operation received from [0][9][0] at cycle 15291
HALT operation received from [0][13][0] at cycle 15333
Simulation finished, cycleCount = 15334
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 201584
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][6][0] at cycle 15209
HALT operation received from [0][4][0] at cycle 15219
HALT operation received from [0][3][0] at cycle 15227
HALT operation received from [0][12][0] at cycle 15227
HALT operation received from [0][11][0] at cycle 15229
HALT operation received from [0][14][0] at cycle 15237
HALT operation received from [0][15][0] at cycle 15243
HALT operation received from [0][0][0] at cycle 15247
HALT operation received from [0][7][0] at cycle 15255
HALT operation received from [0][8][0] at cycle 15261
HALT operation received from [0][10][0] at cycle 15269
HALT operation received from [0][2][0] at cycle 15281
HALT operation received from [0][1][0] at cycle 15303
HALT operation received from [0][13][0] at cycle 15311
HALT operation received from [0][9][0] at cycle 15315
HALT operation received from [0][5][0] at cycle 15321
Simulation finished, cycleCount = 15322
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 216906
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][7][0] at cycle 15185
HALT operation received from [0][9][0] at cycle 15219
HALT operation received from [0][6][0] at cycle 15225
HALT operation received from [0][1][0] at cycle 15231
HALT operation received from [0][14][0] at cycle 15237
HALT operation received from [0][3][0] at cycle 15241
HALT operation received from [0][15][0] at cycle 15241
HALT operation received from [0][2][0] at cycle 15245
HALT operation received from [0][4][0] at cycle 15251
HALT operation received from [0][0][0] at cycle 15257
HALT operation received from [0][10][0] at cycle 15265
HALT operation received from [0][11][0] at cycle 15271
HALT operation received from [0][12][0] at cycle 15277
HALT operation received from [0][8][0] at cycle 15283
HALT operation received from [0][5][0] at cycle 15303
HALT operation received from [0][13][0] at cycle 15331
Simulation finished, cycleCount = 15332
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 232238
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][4][0] at cycle 15385
HALT operation received from [0][12][0] at cycle 15397
HALT operation received from [0][5][0] at cycle 15405
HALT operation received from [0][2][0] at cycle 15427
HALT operation received from [0][14][0] at cycle 15441
HALT operation received from [0][13][0] at cycle 15445
HALT operation received from [0][9][0] at cycle 15449
HALT operation received from [0][6][0] at cycle 15469
HALT operation received from [0][10][0] at cycle 15483
HALT operation received from [0][1][0] at cycle 15485
HALT operation received from [0][0][0] at cycle 15635
HALT operation received from [0][8][0] at cycle 15641
HALT operation received from [0][7][0] at cycle 15655
HALT operation received from [0][15][0] at cycle 15675
HALT operation received from [0][11][0] at cycle 15713
HALT operation received from [0][3][0] at cycle 15795
Simulation finished, cycleCount = 15796
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 248034
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][10][0] at cycle 15341
HALT operation received from [0][13][0] at cycle 15369
HALT operation received from [0][11][0] at cycle 15379
HALT operation received from [0][9][0] at cycle 15415
HALT operation received from [0][2][0] at cycle 15433
HALT operation received from [0][12][0] at cycle 15449
HALT operation received from [0][5][0] at cycle 15473
HALT operation received from [0][14][0] at cycle 15503
HALT operation received from [0][3][0] at cycle 15509
HALT operation received from [0][8][0] at cycle 15519
HALT operation received from [0][15][0] at cycle 15539
HALT operation received from [0][1][0] at cycle 15551
HALT operation received from [0][4][0] at cycle 15639
HALT operation received from [0][6][0] at cycle 15659
HALT operation received from [0][7][0] at cycle 15669
HALT operation received from [0][0][0] at cycle 15691
Simulation finished, cycleCount = 15692
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 263726
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][4][0] at cycle 15127
HALT operation received from [0][12][0] at cycle 15135
HALT operation received from [0][0][0] at cycle 15147
HALT operation received from [0][6][0] at cycle 15147
HALT operation received from [0][7][0] at cycle 15151
HALT operation received from [0][3][0] at cycle 15153
HALT operation received from [0][8][0] at cycle 15159
HALT operation received from [0][15][0] at cycle 15163
HALT operation received from [0][11][0] at cycle 15167
HALT operation received from [0][14][0] at cycle 15175
HALT operation received from [0][5][0] at cycle 15179
HALT operation received from [0][13][0] at cycle 15179
HALT operation received from [0][10][0] at cycle 15211
HALT operation received from [0][2][0] at cycle 15219
HALT operation received from [0][9][0] at cycle 15265
HALT operation received from [0][1][0] at cycle 15273
Simulation finished, cycleCount = 15274
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 279000
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15197
HALT operation received from [0][3][0] at cycle 15197
HALT operation received from [0][5][0] at cycle 15199
HALT operation received from [0][14][0] at cycle 15203
HALT operation received from [0][6][0] at cycle 15205
HALT operation received from [0][13][0] at cycle 15205
HALT operation received from [0][2][0] at cycle 15211
HALT operation received from [0][11][0] at cycle 15213
HALT operation received from [0][4][0] at cycle 15215
HALT operation received from [0][10][0] at cycle 15219
HALT operation received from [0][9][0] at cycle 15221
HALT operation received from [0][12][0] at cycle 15221
HALT operation received from [0][0][0] at cycle 15225
HALT operation received from [0][7][0] at cycle 15227
HALT operation received from [0][8][0] at cycle 15229
HALT operation received from [0][15][0] at cycle 15239
Simulation finished, cycleCount = 15240
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 294240
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][7][0] at cycle 15153
HALT operation received from [0][3][0] at cycle 15155
HALT operation received from [0][15][0] at cycle 15171
HALT operation received from [0][1][0] at cycle 15175
HALT operation received from [0][9][0] at cycle 15177
HALT operation received from [0][11][0] at cycle 15177
HALT operation received from [0][0][0] at cycle 15179
HALT operation received from [0][6][0] at cycle 15183
HALT operation received from [0][8][0] at cycle 15185
HALT operation received from [0][2][0] at cycle 15197
HALT operation received from [0][10][0] at cycle 15215
HALT operation received from [0][14][0] at cycle 15221
HALT operation received from [0][4][0] at cycle 15225
HALT operation received from [0][12][0] at cycle 15249
HALT operation received from [0][5][0] at cycle 15295
HALT operation received from [0][13][0] at cycle 15301
Simulation finished, cycleCount = 15302
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 309542
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][9][0] at cycle 15193
HALT operation received from [0][10][0] at cycle 15203
HALT operation received from [0][15][0] at cycle 15219
HALT operation received from [0][11][0] at cycle 15235
HALT operation received from [0][14][0] at cycle 15253
HALT operation received from [0][7][0] at cycle 15275
HALT operation received from [0][1][0] at cycle 15277
HALT operation received from [0][2][0] at cycle 15287
HALT operation received from [0][13][0] at cycle 15291
HALT operation received from [0][8][0] at cycle 15313
HALT operation received from [0][6][0] at cycle 15315
HALT operation received from [0][3][0] at cycle 15319
HALT operation received from [0][12][0] at cycle 15331
HALT operation received from [0][5][0] at cycle 15335
HALT operation received from [0][0][0] at cycle 15357
HALT operation received from [0][4][0] at cycle 15375
Simulation finished, cycleCount = 15376
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 324918
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][7][0] at cycle 15139
HALT operation received from [0][2][0] at cycle 15143
HALT operation received from [0][6][0] at cycle 15145
HALT operation received from [0][4][0] at cycle 15167
HALT operation received from [0][1][0] at cycle 15169
HALT operation received from [0][3][0] at cycle 15179
HALT operation received from [0][15][0] at cycle 15181
HALT operation received from [0][0][0] at cycle 15183
HALT operation received from [0][5][0] at cycle 15193
HALT operation received from [0][10][0] at cycle 15199
HALT operation received from [0][14][0] at cycle 15231
HALT operation received from [0][12][0] at cycle 15249
HALT operation received from [0][9][0] at cycle 15253
HALT operation received from [0][8][0] at cycle 15255
HALT operation received from [0][11][0] at cycle 15255
HALT operation received from [0][13][0] at cycle 15297
Simulation finished, cycleCount = 15298
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 340216
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][5][0] at cycle 15119
HALT operation received from [0][0][0] at cycle 15125
HALT operation received from [0][4][0] at cycle 15125
HALT operation received from [0][6][0] at cycle 15125
HALT operation received from [0][13][0] at cycle 15129
HALT operation received from [0][2][0] at cycle 15135
HALT operation received from [0][12][0] at cycle 15135
HALT operation received from [0][7][0] at cycle 15147
HALT operation received from [0][8][0] at cycle 15147
HALT operation received from [0][14][0] at cycle 15151
HALT operation received from [0][10][0] at cycle 15153
HALT operation received from [0][11][0] at cycle 15167
HALT operation received from [0][3][0] at cycle 15171
HALT operation received from [0][15][0] at cycle 15171
HALT operation received from [0][1][0] at cycle 15177
HALT operation received from [0][9][0] at cycle 15203
Simulation finished, cycleCount = 15204
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 355420
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][5][0] at cycle 15151
HALT operation received from [0][1][0] at cycle 15159
HALT operation received from [0][2][0] at cycle 15191
HALT operation received from [0][7][0] at cycle 15193
HALT operation received from [0][9][0] at cycle 15197
HALT operation received from [0][3][0] at cycle 15205
HALT operation received from [0][13][0] at cycle 15207
HALT operation received from [0][15][0] at cycle 15257
HALT operation received from [0][6][0] at cycle 15261
HALT operation received from [0][10][0] at cycle 15263
HALT operation received from [0][0][0] at cycle 15267
HALT operation received from [0][11][0] at cycle 15269
HALT operation received from [0][4][0] at cycle 15291
HALT operation received from [0][8][0] at cycle 15329
HALT operation received from [0][14][0] at cycle 15347
HALT operation received from [0][12][0] at cycle 15373
Simulation finished, cycleCount = 15374
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 370794
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][13][0] at cycle 15151
HALT operation received from [0][10][0] at cycle 15183
HALT operation received from [0][5][0] at cycle 15195
HALT operation received from [0][12][0] at cycle 15211
HALT operation received from [0][9][0] at cycle 15213
HALT operation received from [0][15][0] at cycle 15213
HALT operation received from [0][8][0] at cycle 15235
HALT operation received from [0][2][0] at cycle 15239
HALT operation received from [0][1][0] at cycle 15241
HALT operation received from [0][14][0] at cycle 15241
HALT operation received from [0][11][0] at cycle 15245
HALT operation received from [0][6][0] at cycle 15277
HALT operation received from [0][7][0] at cycle 15279
HALT operation received from [0][4][0] at cycle 15291
HALT operation received from [0][0][0] at cycle 15301
HALT operation received from [0][3][0] at cycle 15331
Simulation finished, cycleCount = 15332
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 386126
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][14][0] at cycle 15209
HALT operation received from [0][6][0] at cycle 15215
HALT operation received from [0][15][0] at cycle 15311
HALT operation received from [0][10][0] at cycle 15325
HALT operation received from [0][7][0] at cycle 15331
HALT operation received from [0][2][0] at cycle 15359
HALT operation received from [0][11][0] at cycle 15361
HALT operation received from [0][8][0] at cycle 15371
HALT operation received from [0][12][0] at cycle 15403
HALT operation received from [0][9][0] at cycle 15407
HALT operation received from [0][13][0] at cycle 15407
HALT operation received from [0][0][0] at cycle 15411
HALT operation received from [0][3][0] at cycle 15425
HALT operation received from [0][1][0] at cycle 15445
HALT operation received from [0][5][0] at cycle 15449
HALT operation received from [0][4][0] at cycle 15455
Simulation finished, cycleCount = 15456
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 401582
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15119
HALT operation received from [0][3][0] at cycle 15119
HALT operation received from [0][11][0] at cycle 15127
HALT operation received from [0][8][0] at cycle 15145
HALT operation received from [0][2][0] at cycle 15149
HALT operation received from [0][5][0] at cycle 15161
HALT operation received from [0][7][0] at cycle 15163
HALT operation received from [0][10][0] at cycle 15181
HALT operation received from [0][15][0] at cycle 15189
HALT operation received from [0][1][0] at cycle 15207
HALT operation received from [0][4][0] at cycle 15211
HALT operation received from [0][13][0] at cycle 15227
HALT operation received from [0][12][0] at cycle 15229
HALT operation received from [0][9][0] at cycle 15233
HALT operation received from [0][6][0] at cycle 15241
HALT operation received from [0][14][0] at cycle 15281
Simulation finished, cycleCount = 15282
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 416864
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][7][0] at cycle 15185
HALT operation received from [0][3][0] at cycle 15199
HALT operation received from [0][5][0] at cycle 15205
HALT operation received from [0][4][0] at cycle 15223
HALT operation received from [0][6][0] at cycle 15233
HALT operation received from [0][0][0] at cycle 15235
HALT operation received from [0][1][0] at cycle 15235
HALT operation received from [0][2][0] at cycle 15245
HALT operation received from [0][15][0] at cycle 15273
HALT operation received from [0][9][0] at cycle 15293
HALT operation received from [0][14][0] at cycle 15295
HALT operation received from [0][12][0] at cycle 15317
HALT operation received from [0][8][0] at cycle 15319
HALT operation received from [0][11][0] at cycle 15319
HALT operation received from [0][13][0] at cycle 15341
HALT operation received from [0][10][0] at cycle 15367
Simulation finished, cycleCount = 15368
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 432232
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][5][0] at cycle 15257
HALT operation received from [0][3][0] at cycle 15279
HALT operation received from [0][4][0] at cycle 15325
HALT operation received from [0][7][0] at cycle 15337
HALT operation received from [0][13][0] at cycle 15341
HALT operation received from [0][11][0] at cycle 15363
HALT operation received from [0][2][0] at cycle 15369
HALT operation received from [0][0][0] at cycle 15399
HALT operation received from [0][1][0] at cycle 15407
HALT operation received from [0][6][0] at cycle 15419
HALT operation received from [0][12][0] at cycle 15429
HALT operation received from [0][9][0] at cycle 15449
HALT operation received from [0][10][0] at cycle 15467
HALT operation received from [0][15][0] at cycle 15471
HALT operation received from [0][8][0] at cycle 15489
HALT operation received from [0][14][0] at cycle 15509
Simulation finished, cycleCount = 15510
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 447742
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][12][0] at cycle 15135
HALT operation received from [0][4][0] at cycle 15151
HALT operation received from [0][15][0] at cycle 15155
HALT operation received from [0][7][0] at cycle 15159
HALT operation received from [0][9][0] at cycle 15161
HALT operation received from [0][1][0] at cycle 15163
HALT operation received from [0][14][0] at cycle 15187
HALT operation received from [0][8][0] at cycle 15197
HALT operation received from [0][13][0] at cycle 15199
HALT operation received from [0][0][0] at cycle 15205
HALT operation received from [0][6][0] at cycle 15209
HALT operation received from [0][5][0] at cycle 15211
HALT operation received from [0][3][0] at cycle 15217
HALT operation received from [0][11][0] at cycle 15217
HALT operation received from [0][10][0] at cycle 15237
HALT operation received from [0][2][0] at cycle 15259
Simulation finished, cycleCount = 15260
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 463002
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][5][0] at cycle 15137
HALT operation received from [0][0][0] at cycle 15143
HALT operation received from [0][13][0] at cycle 15145
HALT operation received from [0][4][0] at cycle 15147
HALT operation received from [0][7][0] at cycle 15147
HALT operation received from [0][12][0] at cycle 15155
HALT operation received from [0][8][0] at cycle 15165
HALT operation received from [0][15][0] at cycle 15167
HALT operation received from [0][3][0] at cycle 15183
HALT operation received from [0][11][0] at cycle 15183
HALT operation received from [0][9][0] at cycle 15185
HALT operation received from [0][1][0] at cycle 15199
HALT operation received from [0][14][0] at cycle 15211
HALT operation received from [0][6][0] at cycle 15213
HALT operation received from [0][2][0] at cycle 15263
HALT operation received from [0][10][0] at cycle 15279
Simulation finished, cycleCount = 15280
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 478282
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][11][0] at cycle 15203
HALT operation received from [0][15][0] at cycle 15215
HALT operation received from [0][12][0] at cycle 15219
HALT operation received from [0][14][0] at cycle 15229
HALT operation received from [0][10][0] at cycle 15231
HALT operation received from [0][3][0] at cycle 15239
HALT operation received from [0][4][0] at cycle 15239
HALT operation received from [0][7][0] at cycle 15243
HALT operation received from [0][8][0] at cycle 15245
HALT operation received from [0][13][0] at cycle 15251
HALT operation received from [0][6][0] at cycle 15261
HALT operation received from [0][5][0] at cycle 15271
HALT operation received from [0][0][0] at cycle 15273
HALT operation received from [0][2][0] at cycle 15277
HALT operation received from [0][9][0] at cycle 15277
HALT operation received from [0][1][0] at cycle 15311
Simulation finished, cycleCount = 15312
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 493594
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][10][0] at cycle 15151
HALT operation received from [0][12][0] at cycle 15151
HALT operation received from [0][13][0] at cycle 15155
HALT operation received from [0][11][0] at cycle 15157
HALT operation received from [0][14][0] at cycle 15157
HALT operation received from [0][9][0] at cycle 15159
HALT operation received from [0][2][0] at cycle 15161
HALT operation received from [0][8][0] at cycle 15161
HALT operation received from [0][5][0] at cycle 15165
HALT operation received from [0][15][0] at cycle 15165
HALT operation received from [0][6][0] at cycle 15169
HALT operation received from [0][7][0] at cycle 15177
HALT operation received from [0][1][0] at cycle 15179
HALT operation received from [0][3][0] at cycle 15179
HALT operation received from [0][4][0] at cycle 15189
HALT operation received from [0][0][0] at cycle 15193
Simulation finished, cycleCount = 15194
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 508788
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][4][0] at cycle 15135
HALT operation received from [0][12][0] at cycle 15137
HALT operation received from [0][8][0] at cycle 15139
HALT operation received from [0][0][0] at cycle 15151
HALT operation received from [0][14][0] at cycle 15169
HALT operation received from [0][6][0] at cycle 15175
HALT operation received from [0][15][0] at cycle 15181
HALT operation received from [0][9][0] at cycle 15207
HALT operation received from [0][7][0] at cycle 15213
HALT operation received from [0][1][0] at cycle 15215
HALT operation received from [0][5][0] at cycle 15223
HALT operation received from [0][13][0] at cycle 15225
HALT operation received from [0][11][0] at cycle 15233
HALT operation received from [0][3][0] at cycle 15235
HALT operation received from [0][10][0] at cycle 15257
HALT operation received from [0][2][0] at cycle 15259
Simulation finished, cycleCount = 15260
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 524048
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][4][0] at cycle 15137
HALT operation received from [0][2][0] at cycle 15143
HALT operation received from [0][6][0] at cycle 15147
HALT operation received from [0][10][0] at cycle 15155
HALT operation received from [0][14][0] at cycle 15169
HALT operation received from [0][3][0] at cycle 15171
HALT operation received from [0][12][0] at cycle 15171
HALT operation received from [0][1][0] at cycle 15185
HALT operation received from [0][0][0] at cycle 15201
HALT operation received from [0][5][0] at cycle 15211
HALT operation received from [0][7][0] at cycle 15211
HALT operation received from [0][9][0] at cycle 15217
HALT operation received from [0][11][0] at cycle 15217
HALT operation received from [0][13][0] at cycle 15217
HALT operation received from [0][8][0] at cycle 15237
HALT operation received from [0][15][0] at cycle 15245
Simulation finished, cycleCount = 15246
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 539294
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][5][0] at cycle 15225
HALT operation received from [0][7][0] at cycle 15253
HALT operation received from [0][4][0] at cycle 15255
HALT operation received from [0][3][0] at cycle 15269
HALT operation received from [0][1][0] at cycle 15299
HALT operation received from [0][13][0] at cycle 15303
HALT operation received from [0][6][0] at cycle 15323
HALT operation received from [0][2][0] at cycle 15339
HALT operation received from [0][11][0] at cycle 15363
HALT operation received from [0][0][0] at cycle 15373
HALT operation received from [0][9][0] at cycle 15409
HALT operation received from [0][15][0] at cycle 15431
HALT operation received from [0][12][0] at cycle 15435
HALT operation received from [0][10][0] at cycle 15493
HALT operation received from [0][14][0] at cycle 15497
HALT operation received from [0][8][0] at cycle 15553
Simulation finished, cycleCount = 15554
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 554848
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][14][0] at cycle 15237
HALT operation received from [0][2][0] at cycle 15239
HALT operation received from [0][10][0] at cycle 15251
HALT operation received from [0][6][0] at cycle 15259
HALT operation received from [0][3][0] at cycle 15299
HALT operation received from [0][4][0] at cycle 15321
HALT operation received from [0][12][0] at cycle 15323
HALT operation received from [0][11][0] at cycle 15339
HALT operation received from [0][5][0] at cycle 15365
HALT operation received from [0][8][0] at cycle 15377
HALT operation received from [0][13][0] at cycle 15377
HALT operation received from [0][0][0] at cycle 15381
HALT operation received from [0][7][0] at cycle 15405
HALT operation received from [0][15][0] at cycle 15431
HALT operation received from [0][9][0] at cycle 15499
HALT operation received from [0][1][0] at cycle 15535
Simulation finished, cycleCount = 15536
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 570384
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][10][0] at cycle 15343
HALT operation received from [0][13][0] at cycle 15389
HALT operation received from [0][12][0] at cycle 15441
HALT operation received from [0][2][0] at cycle 15467
HALT operation received from [0][8][0] at cycle 15469
HALT operation received from [0][11][0] at cycle 15473
HALT operation received from [0][5][0] at cycle 15495
HALT operation received from [0][15][0] at cycle 15527
HALT operation received from [0][14][0] at cycle 15569
HALT operation received from [0][4][0] at cycle 15571
HALT operation received from [0][3][0] at cycle 15585
HALT operation received from [0][7][0] at cycle 15615
HALT operation received from [0][0][0] at cycle 15623
HALT operation received from [0][6][0] at cycle 15685
HALT operation received from [0][9][0] at cycle 15705
HALT operation received from [0][1][0] at cycle 15869
Simulation finished, cycleCount = 15870
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 586254
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][2][0] at cycle 15187
HALT operation received from [0][8][0] at cycle 15191
HALT operation received from [0][0][0] at cycle 15195
HALT operation received from [0][10][0] at cycle 15195
HALT operation received from [0][12][0] at cycle 15197
HALT operation received from [0][14][0] at cycle 15197
HALT operation received from [0][4][0] at cycle 15201
HALT operation received from [0][6][0] at cycle 15203
HALT operation received from [0][11][0] at cycle 15209
HALT operation received from [0][3][0] at cycle 15211
HALT operation received from [0][7][0] at cycle 15243
HALT operation received from [0][15][0] at cycle 15249
HALT operation received from [0][1][0] at cycle 15285
HALT operation received from [0][9][0] at cycle 15287
HALT operation received from [0][5][0] at cycle 15347
HALT operation received from [0][13][0] at cycle 15359
Simulation finished, cycleCount = 15360
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 601614
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][7][0] at cycle 15139
HALT operation received from [0][3][0] at cycle 15141
HALT operation received from [0][6][0] at cycle 15143
HALT operation received from [0][5][0] at cycle 15145
HALT operation received from [0][2][0] at cycle 15147
HALT operation received from [0][4][0] at cycle 15149
HALT operation received from [0][11][0] at cycle 15149
HALT operation received from [0][1][0] at cycle 15151
HALT operation received from [0][0][0] at cycle 15153
HALT operation received from [0][8][0] at cycle 15155
HALT operation received from [0][12][0] at cycle 15155
HALT operation received from [0][14][0] at cycle 15157
HALT operation received from [0][15][0] at cycle 15157
HALT operation received from [0][9][0] at cycle 15161
HALT operation received from [0][13][0] at cycle 15163
HALT operation received from [0][10][0] at cycle 15171
Simulation finished, cycleCount = 15172
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 616786
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][10][0] at cycle 15201
HALT operation received from [0][15][0] at cycle 15247
HALT operation received from [0][8][0] at cycle 15255
HALT operation received from [0][9][0] at cycle 15259
HALT operation received from [0][14][0] at cycle 15267
HALT operation received from [0][13][0] at cycle 15271
HALT operation received from [0][2][0] at cycle 15291
HALT operation received from [0][11][0] at cycle 15297
HALT operation received from [0][6][0] at cycle 15345
HALT operation received from [0][5][0] at cycle 15349
HALT operation received from [0][7][0] at cycle 15353
HALT operation received from [0][1][0] at cycle 15359
HALT operation received from [0][12][0] at cycle 15363
HALT operation received from [0][0][0] at cycle 15365
HALT operation received from [0][3][0] at cycle 15365
HALT operation received from [0][4][0] at cycle 15447
Simulation finished, cycleCount = 15448
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 632234
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][15][0] at cycle 15143
HALT operation received from [0][9][0] at cycle 15147
HALT operation received from [0][8][0] at cycle 15153
HALT operation received from [0][13][0] at cycle 15161
HALT operation received from [0][14][0] at cycle 15161
HALT operation received from [0][7][0] at cycle 15177
HALT operation received from [0][1][0] at cycle 15187
HALT operation received from [0][12][0] at cycle 15187
HALT operation received from [0][5][0] at cycle 15189
HALT operation received from [0][6][0] at cycle 15193
HALT operation received from [0][0][0] at cycle 15199
HALT operation received from [0][10][0] at cycle 15207
HALT operation received from [0][4][0] at cycle 15237
HALT operation received from [0][2][0] at cycle 15257
HALT operation received from [0][11][0] at cycle 15287
HALT operation received from [0][3][0] at cycle 15317
Simulation finished, cycleCount = 15318
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 647552
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][11][0] at cycle 15161
HALT operation received from [0][15][0] at cycle 15163
HALT operation received from [0][14][0] at cycle 15175
HALT operation received from [0][3][0] at cycle 15181
HALT operation received from [0][7][0] at cycle 15183
HALT operation received from [0][6][0] at cycle 15189
HALT operation received from [0][9][0] at cycle 15201
HALT operation received from [0][1][0] at cycle 15209
HALT operation received from [0][12][0] at cycle 15213
HALT operation received from [0][8][0] at cycle 15215
HALT operation received from [0][10][0] at cycle 15217
HALT operation received from [0][0][0] at cycle 15227
HALT operation received from [0][4][0] at cycle 15229
HALT operation received from [0][2][0] at cycle 15233
HALT operation received from [0][5][0] at cycle 15255
HALT operation received from [0][13][0] at cycle 15265
Simulation finished, cycleCount = 15266
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 662818
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15175
HALT operation received from [0][5][0] at cycle 15187
HALT operation received from [0][2][0] at cycle 15221
HALT operation received from [0][7][0] at cycle 15247
HALT operation received from [0][4][0] at cycle 15257
HALT operation received from [0][13][0] at cycle 15261
HALT operation received from [0][9][0] at cycle 15265
HALT operation received from [0][0][0] at cycle 15275
HALT operation received from [0][10][0] at cycle 15281
HALT operation received from [0][6][0] at cycle 15297
HALT operation received from [0][12][0] at cycle 15313
HALT operation received from [0][3][0] at cycle 15321
HALT operation received from [0][15][0] at cycle 15329
HALT operation received from [0][8][0] at cycle 15333
HALT operation received from [0][14][0] at cycle 15345
HALT operation received from [0][11][0] at cycle 15379
Simulation finished, cycleCount = 15380
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 678198
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][4][0] at cycle 15155
HALT operation received from [0][1][0] at cycle 15161
HALT operation received from [0][12][0] at cycle 15167
HALT operation received from [0][2][0] at cycle 15169
HALT operation received from [0][9][0] at cycle 15169
HALT operation received from [0][10][0] at cycle 15169
HALT operation received from [0][7][0] at cycle 15185
HALT operation received from [0][15][0] at cycle 15199
HALT operation received from [0][0][0] at cycle 15209
HALT operation received from [0][6][0] at cycle 15215
HALT operation received from [0][8][0] at cycle 15217
HALT operation received from [0][14][0] at cycle 15231
HALT operation received from [0][3][0] at cycle 15235
HALT operation received from [0][5][0] at cycle 15235
HALT operation received from [0][13][0] at cycle 15245
HALT operation received from [0][11][0] at cycle 15259
Simulation finished, cycleCount = 15260
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 693458
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15139
HALT operation received from [0][6][0] at cycle 15141
HALT operation received from [0][2][0] at cycle 15167
HALT operation received from [0][10][0] at cycle 15175
HALT operation received from [0][9][0] at cycle 15187
HALT operation received from [0][14][0] at cycle 15187
HALT operation received from [0][3][0] at cycle 15191
HALT operation received from [0][7][0] at cycle 15195
HALT operation received from [0][4][0] at cycle 15197
HALT operation received from [0][11][0] at cycle 15221
HALT operation received from [0][0][0] at cycle 15223
HALT operation received from [0][5][0] at cycle 15225
HALT operation received from [0][15][0] at cycle 15237
HALT operation received from [0][12][0] at cycle 15239
HALT operation received from [0][13][0] at cycle 15255
HALT operation received from [0][8][0] at cycle 15301
Simulation finished, cycleCount = 15302
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 708760
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][7][0] at cycle 15151
HALT operation received from [0][15][0] at cycle 15151
HALT operation received from [0][0][0] at cycle 15161
HALT operation received from [0][8][0] at cycle 15161
HALT operation received from [0][6][0] at cycle 15165
HALT operation received from [0][14][0] at cycle 15169
HALT operation received from [0][4][0] at cycle 15185
HALT operation received from [0][5][0] at cycle 15185
HALT operation received from [0][1][0] at cycle 15189
HALT operation received from [0][13][0] at cycle 15193
HALT operation received from [0][9][0] at cycle 15195
HALT operation received from [0][12][0] at cycle 15197
HALT operation received from [0][3][0] at cycle 15209
HALT operation received from [0][11][0] at cycle 15217
HALT operation received from [0][2][0] at cycle 15249
HALT operation received from [0][10][0] at cycle 15249
Simulation finished, cycleCount = 15250
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 724010
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][6][0] at cycle 15175
HALT operation received from [0][14][0] at cycle 15175
HALT operation received from [0][7][0] at cycle 15193
HALT operation received from [0][11][0] at cycle 15193
HALT operation received from [0][3][0] at cycle 15197
HALT operation received from [0][15][0] at cycle 15197
HALT operation received from [0][9][0] at cycle 15199
HALT operation received from [0][1][0] at cycle 15211
HALT operation received from [0][4][0] at cycle 15215
HALT operation received from [0][12][0] at cycle 15223
HALT operation received from [0][10][0] at cycle 15229
HALT operation received from [0][0][0] at cycle 15233
HALT operation received from [0][2][0] at cycle 15237
HALT operation received from [0][5][0] at cycle 15237
HALT operation received from [0][8][0] at cycle 15243
HALT operation received from [0][13][0] at cycle 15269
Simulation finished, cycleCount = 15270
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 739280
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][4][0] at cycle 15229
HALT operation received from [0][2][0] at cycle 15237
HALT operation received from [0][6][0] at cycle 15257
HALT operation received from [0][10][0] at cycle 15269
HALT operation received from [0][1][0] at cycle 15303
HALT operation received from [0][12][0] at cycle 15305
HALT operation received from [0][5][0] at cycle 15313
HALT operation received from [0][0][0] at cycle 15319
HALT operation received from [0][7][0] at cycle 15319
HALT operation received from [0][3][0] at cycle 15337
HALT operation received from [0][13][0] at cycle 15377
HALT operation received from [0][14][0] at cycle 15379
HALT operation received from [0][8][0] at cycle 15405
HALT operation received from [0][9][0] at cycle 15411
HALT operation received from [0][11][0] at cycle 15431
HALT operation received from [0][15][0] at cycle 15467
Simulation finished, cycleCount = 15468
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 754748
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15119
HALT operation received from [0][2][0] at cycle 15119
HALT operation received from [0][7][0] at cycle 15119
HALT operation received from [0][1][0] at cycle 15121
HALT operation received from [0][3][0] at cycle 15123
HALT operation received from [0][5][0] at cycle 15123
HALT operation received from [0][4][0] at cycle 15129
HALT operation received from [0][6][0] at cycle 15131
HALT operation received from [0][10][0] at cycle 15135
HALT operation received from [0][13][0] at cycle 15139
HALT operation received from [0][11][0] at cycle 15143
HALT operation received from [0][8][0] at cycle 15153
HALT operation received from [0][9][0] at cycle 15159
HALT operation received from [0][15][0] at cycle 15159
HALT operation received from [0][12][0] at cycle 15163
HALT operation received from [0][14][0] at cycle 15177
Simulation finished, cycleCount = 15178
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 769926
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][7][0] at cycle 15217
HALT operation received from [0][15][0] at cycle 15219
HALT operation received from [0][5][0] at cycle 15271
HALT operation received from [0][13][0] at cycle 15271
HALT operation received from [0][11][0] at cycle 15311
HALT operation received from [0][3][0] at cycle 15313
HALT operation received from [0][14][0] at cycle 15325
HALT operation received from [0][6][0] at cycle 15337
HALT operation received from [0][9][0] at cycle 15367
HALT operation received from [0][1][0] at cycle 15371
HALT operation received from [0][0][0] at cycle 15395
HALT operation received from [0][8][0] at cycle 15403
HALT operation received from [0][12][0] at cycle 15409
HALT operation received from [0][4][0] at cycle 15415
HALT operation received from [0][2][0] at cycle 15417
HALT operation received from [0][10][0] at cycle 15425
Simulation finished, cycleCount = 15426
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 785352
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][7][0] at cycle 15143
HALT operation received from [0][6][0] at cycle 15145
HALT operation received from [0][5][0] at cycle 15159
HALT operation received from [0][4][0] at cycle 15163
HALT operation received from [0][10][0] at cycle 15173
HALT operation received from [0][2][0] at cycle 15175
HALT operation received from [0][12][0] at cycle 15183
HALT operation received from [0][14][0] at cycle 15187
HALT operation received from [0][1][0] at cycle 15193
HALT operation received from [0][15][0] at cycle 15195
HALT operation received from [0][13][0] at cycle 15207
HALT operation received from [0][0][0] at cycle 15213
HALT operation received from [0][9][0] at cycle 15229
HALT operation received from [0][8][0] at cycle 15243
HALT operation received from [0][3][0] at cycle 15245
HALT operation received from [0][11][0] at cycle 15291
Simulation finished, cycleCount = 15292
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 800644
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][15][0] at cycle 15151
HALT operation received from [0][14][0] at cycle 15175
HALT operation received from [0][12][0] at cycle 15179
HALT operation received from [0][7][0] at cycle 15181
HALT operation received from [0][11][0] at cycle 15191
HALT operation received from [0][9][0] at cycle 15203
HALT operation received from [0][3][0] at cycle 15211
HALT operation received from [0][8][0] at cycle 15213
HALT operation received from [0][6][0] at cycle 15217
HALT operation received from [0][4][0] at cycle 15227
HALT operation received from [0][0][0] at cycle 15229
HALT operation received from [0][1][0] at cycle 15233
HALT operation received from [0][13][0] at cycle 15297
HALT operation received from [0][5][0] at cycle 15339
HALT operation received from [0][10][0] at cycle 15395
HALT operation received from [0][2][0] at cycle 15407
Simulation finished, cycleCount = 15408
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 816052
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][3][0] at cycle 15119
HALT operation received from [0][7][0] at cycle 15119
HALT operation received from [0][11][0] at cycle 15125
HALT operation received from [0][15][0] at cycle 15125
HALT operation received from [0][8][0] at cycle 15129
HALT operation received from [0][0][0] at cycle 15131
HALT operation received from [0][10][0] at cycle 15131
HALT operation received from [0][2][0] at cycle 15133
HALT operation received from [0][14][0] at cycle 15135
HALT operation received from [0][6][0] at cycle 15145
HALT operation received from [0][9][0] at cycle 15155
HALT operation received from [0][1][0] at cycle 15167
HALT operation received from [0][13][0] at cycle 15233
HALT operation received from [0][5][0] at cycle 15249
HALT operation received from [0][12][0] at cycle 15263
HALT operation received from [0][4][0] at cycle 15275
Simulation finished, cycleCount = 15276
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 831328
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][11][0] at cycle 15127
HALT operation received from [0][14][0] at cycle 15129
HALT operation received from [0][13][0] at cycle 15133
HALT operation received from [0][8][0] at cycle 15135
HALT operation received from [0][5][0] at cycle 15141
HALT operation received from [0][9][0] at cycle 15143
HALT operation received from [0][3][0] at cycle 15145
HALT operation received from [0][6][0] at cycle 15147
HALT operation received from [0][0][0] at cycle 15153
HALT operation received from [0][1][0] at cycle 15159
HALT operation received from [0][10][0] at cycle 15177
HALT operation received from [0][12][0] at cycle 15179
HALT operation received from [0][4][0] at cycle 15183
HALT operation received from [0][2][0] at cycle 15189
HALT operation received from [0][15][0] at cycle 15201
HALT operation received from [0][7][0] at cycle 15225
Simulation finished, cycleCount = 15226
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 846554
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][6][0] at cycle 15285
HALT operation received from [0][14][0] at cycle 15309
HALT operation received from [0][8][0] at cycle 15395
HALT operation received from [0][0][0] at cycle 15419
HALT operation received from [0][11][0] at cycle 15431
HALT operation received from [0][12][0] at cycle 15463
HALT operation received from [0][3][0] at cycle 15465
HALT operation received from [0][7][0] at cycle 15465
HALT operation received from [0][15][0] at cycle 15471
HALT operation received from [0][4][0] at cycle 15485
HALT operation received from [0][1][0] at cycle 15493
HALT operation received from [0][9][0] at cycle 15527
HALT operation received from [0][13][0] at cycle 15529
HALT operation received from [0][5][0] at cycle 15537
HALT operation received from [0][10][0] at cycle 15571
HALT operation received from [0][2][0] at cycle 15587
Simulation finished, cycleCount = 15588
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 862142
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][8][0] at cycle 15125
HALT operation received from [0][9][0] at cycle 15125
HALT operation received from [0][10][0] at cycle 15125
HALT operation received from [0][12][0] at cycle 15125
HALT operation received from [0][15][0] at cycle 15127
HALT operation received from [0][11][0] at cycle 15129
HALT operation received from [0][13][0] at cycle 15129
HALT operation received from [0][14][0] at cycle 15129
HALT operation received from [0][6][0] at cycle 15131
HALT operation received from [0][4][0] at cycle 15133
HALT operation received from [0][1][0] at cycle 15135
HALT operation received from [0][2][0] at cycle 15137
HALT operation received from [0][5][0] at cycle 15139
HALT operation received from [0][7][0] at cycle 15139
HALT operation received from [0][0][0] at cycle 15141
HALT operation received from [0][3][0] at cycle 15149
Simulation finished, cycleCount = 15150
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 877292
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][10][0] at cycle 15135
HALT operation received from [0][11][0] at cycle 15143
HALT operation received from [0][2][0] at cycle 15149
HALT operation received from [0][8][0] at cycle 15151
HALT operation received from [0][12][0] at cycle 15157
HALT operation received from [0][3][0] at cycle 15159
HALT operation received from [0][4][0] at cycle 15167
HALT operation received from [0][0][0] at cycle 15173
HALT operation received from [0][5][0] at cycle 15181
HALT operation received from [0][13][0] at cycle 15181
HALT operation received from [0][1][0] at cycle 15193
HALT operation received from [0][9][0] at cycle 15205
HALT operation received from [0][7][0] at cycle 15235
HALT operation received from [0][14][0] at cycle 15245
HALT operation received from [0][15][0] at cycle 15245
HALT operation received from [0][6][0] at cycle 15259
Simulation finished, cycleCount = 15260
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 892552
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][14][0] at cycle 15271
HALT operation received from [0][12][0] at cycle 15275
HALT operation received from [0][11][0] at cycle 15279
HALT operation received from [0][15][0] at cycle 15285
HALT operation received from [0][13][0] at cycle 15289
HALT operation received from [0][7][0] at cycle 15291
HALT operation received from [0][6][0] at cycle 15299
HALT operation received from [0][4][0] at cycle 15305
HALT operation received from [0][3][0] at cycle 15311
HALT operation received from [0][9][0] at cycle 15313
HALT operation received from [0][5][0] at cycle 15323
HALT operation received from [0][1][0] at cycle 15365
HALT operation received from [0][8][0] at cycle 15465
HALT operation received from [0][10][0] at cycle 15465
HALT operation received from [0][2][0] at cycle 15497
HALT operation received from [0][0][0] at cycle 15501
Simulation finished, cycleCount = 15502
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 908054
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][4][0] at cycle 15121
HALT operation received from [0][3][0] at cycle 15125
HALT operation received from [0][7][0] at cycle 15125
HALT operation received from [0][2][0] at cycle 15127
HALT operation received from [0][5][0] at cycle 15127
HALT operation received from [0][12][0] at cycle 15127
HALT operation received from [0][11][0] at cycle 15141
HALT operation received from [0][15][0] at cycle 15141
HALT operation received from [0][13][0] at cycle 15143
HALT operation received from [0][0][0] at cycle 15149
HALT operation received from [0][10][0] at cycle 15149
HALT operation received from [0][6][0] at cycle 15161
HALT operation received from [0][8][0] at cycle 15165
HALT operation received from [0][14][0] at cycle 15169
HALT operation received from [0][9][0] at cycle 15175
HALT operation received from [0][1][0] at cycle 15183
Simulation finished, cycleCount = 15184
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 923238
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][3][0] at cycle 15215
HALT operation received from [0][4][0] at cycle 15231
HALT operation received from [0][11][0] at cycle 15235
HALT operation received from [0][13][0] at cycle 15235
HALT operation received from [0][12][0] at cycle 15243
HALT operation received from [0][5][0] at cycle 15251
HALT operation received from [0][7][0] at cycle 15265
HALT operation received from [0][15][0] at cycle 15279
HALT operation received from [0][9][0] at cycle 15281
HALT operation received from [0][0][0] at cycle 15283
HALT operation received from [0][1][0] at cycle 15289
HALT operation received from [0][8][0] at cycle 15289
HALT operation received from [0][14][0] at cycle 15337
HALT operation received from [0][10][0] at cycle 15343
HALT operation received from [0][6][0] at cycle 15355
HALT operation received from [0][2][0] at cycle 15363
Simulation finished, cycleCount = 15364
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 938602
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][15][0] at cycle 15287
HALT operation received from [0][14][0] at cycle 15289
HALT operation received from [0][13][0] at cycle 15297
HALT operation received from [0][8][0] at cycle 15325
HALT operation received from [0][12][0] at cycle 15351
HALT operation received from [0][6][0] at cycle 15357
HALT operation received from [0][10][0] at cycle 15365
HALT operation received from [0][9][0] at cycle 15373
HALT operation received from [0][7][0] at cycle 15375
HALT operation received from [0][5][0] at cycle 15403
HALT operation received from [0][0][0] at cycle 15433
HALT operation received from [0][11][0] at cycle 15445
HALT operation received from [0][1][0] at cycle 15457
HALT operation received from [0][4][0] at cycle 15461
HALT operation received from [0][2][0] at cycle 15463
HALT operation received from [0][3][0] at cycle 15597
Simulation finished, cycleCount = 15598
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 954200
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15127
HALT operation received from [0][5][0] at cycle 15127
HALT operation received from [0][4][0] at cycle 15129
HALT operation received from [0][0][0] at cycle 15131
HALT operation received from [0][3][0] at cycle 15135
HALT operation received from [0][2][0] at cycle 15141
HALT operation received from [0][9][0] at cycle 15143
HALT operation received from [0][7][0] at cycle 15147
HALT operation received from [0][8][0] at cycle 15147
HALT operation received from [0][11][0] at cycle 15149
HALT operation received from [0][10][0] at cycle 15151
HALT operation received from [0][12][0] at cycle 15151
HALT operation received from [0][13][0] at cycle 15153
HALT operation received from [0][6][0] at cycle 15155
HALT operation received from [0][14][0] at cycle 15155
HALT operation received from [0][15][0] at cycle 15163
Simulation finished, cycleCount = 15164
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 969364
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][13][0] at cycle 15135
HALT operation received from [0][11][0] at cycle 15137
HALT operation received from [0][3][0] at cycle 15143
HALT operation received from [0][5][0] at cycle 15143
HALT operation received from [0][0][0] at cycle 15151
HALT operation received from [0][14][0] at cycle 15151
HALT operation received from [0][4][0] at cycle 15153
HALT operation received from [0][8][0] at cycle 15153
HALT operation received from [0][12][0] at cycle 15155
HALT operation received from [0][6][0] at cycle 15157
HALT operation received from [0][7][0] at cycle 15157
HALT operation received from [0][10][0] at cycle 15165
HALT operation received from [0][15][0] at cycle 15165
HALT operation received from [0][2][0] at cycle 15173
HALT operation received from [0][9][0] at cycle 15183
HALT operation received from [0][1][0] at cycle 15191
Simulation finished, cycleCount = 15192
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 984556
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][6][0] at cycle 15193
HALT operation received from [0][14][0] at cycle 15207
HALT operation received from [0][9][0] at cycle 15219
HALT operation received from [0][7][0] at cycle 15225
HALT operation received from [0][15][0] at cycle 15229
HALT operation received from [0][1][0] at cycle 15231
HALT operation received from [0][4][0] at cycle 15231
HALT operation received from [0][3][0] at cycle 15233
HALT operation received from [0][11][0] at cycle 15239
HALT operation received from [0][12][0] at cycle 15239
HALT operation received from [0][5][0] at cycle 15283
HALT operation received from [0][13][0] at cycle 15293
HALT operation received from [0][2][0] at cycle 15301
HALT operation received from [0][10][0] at cycle 15303
HALT operation received from [0][0][0] at cycle 15329
HALT operation received from [0][8][0] at cycle 15355
Simulation finished, cycleCount = 15356
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 999912
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][2][0] at cycle 15121
HALT operation received from [0][10][0] at cycle 15129
HALT operation received from [0][0][0] at cycle 15143
HALT operation received from [0][4][0] at cycle 15151
HALT operation received from [0][1][0] at cycle 15157
HALT operation received from [0][8][0] at cycle 15159
HALT operation received from [0][5][0] at cycle 15161
HALT operation received from [0][12][0] at cycle 15167
HALT operation received from [0][13][0] at cycle 15177
HALT operation received from [0][9][0] at cycle 15181
HALT operation received from [0][6][0] at cycle 15225
HALT operation received from [0][14][0] at cycle 15229
HALT operation received from [0][3][0] at cycle 15233
HALT operation received from [0][11][0] at cycle 15241
HALT operation received from [0][7][0] at cycle 15281
HALT operation received from [0][15][0] at cycle 15289
Simulation finished, cycleCount = 15290
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 1015202
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15123
HALT operation received from [0][2][0] at cycle 15123
HALT operation received from [0][1][0] at cycle 15125
HALT operation received from [0][4][0] at cycle 15131
HALT operation received from [0][6][0] at cycle 15131
HALT operation received from [0][5][0] at cycle 15135
HALT operation received from [0][7][0] at cycle 15135
HALT operation received from [0][3][0] at cycle 15139
HALT operation received from [0][10][0] at cycle 15149
HALT operation received from [0][15][0] at cycle 15155
HALT operation received from [0][8][0] at cycle 15159
HALT operation received from [0][11][0] at cycle 15167
HALT operation received from [0][14][0] at cycle 15167
HALT operation received from [0][12][0] at cycle 15171
HALT operation received from [0][13][0] at cycle 15175
HALT operation received from [0][9][0] at cycle 15179
Simulation finished, cycleCount = 15180
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 1030382
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15121
HALT operation received from [0][3][0] at cycle 15123
HALT operation received from [0][0][0] at cycle 15127
HALT operation received from [0][5][0] at cycle 15129
HALT operation received from [0][9][0] at cycle 15141
HALT operation received from [0][11][0] at cycle 15145
HALT operation received from [0][13][0] at cycle 15147
HALT operation received from [0][8][0] at cycle 15149
HALT operation received from [0][2][0] at cycle 15153
HALT operation received from [0][4][0] at cycle 15159
HALT operation received from [0][7][0] at cycle 15159
HALT operation received from [0][12][0] at cycle 15167
HALT operation received from [0][15][0] at cycle 15179
HALT operation received from [0][6][0] at cycle 15183
HALT operation received from [0][10][0] at cycle 15185
HALT operation received from [0][14][0] at cycle 15209
Simulation finished, cycleCount = 15210
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 1045592
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][8][0] at cycle 15137
HALT operation received from [0][10][0] at cycle 15137
HALT operation received from [0][12][0] at cycle 15139
HALT operation received from [0][11][0] at cycle 15143
HALT operation received from [0][13][0] at cycle 15143
HALT operation received from [0][2][0] at cycle 15161
HALT operation received from [0][0][0] at cycle 15165
HALT operation received from [0][4][0] at cycle 15167
HALT operation received from [0][15][0] at cycle 15175
HALT operation received from [0][3][0] at cycle 15177
HALT operation received from [0][5][0] at cycle 15179
HALT operation received from [0][7][0] at cycle 15189
HALT operation received from [0][14][0] at cycle 15197
HALT operation received from [0][6][0] at cycle 15223
HALT operation received from [0][9][0] at cycle 15309
HALT operation received from [0][1][0] at cycle 15351
Simulation finished, cycleCount = 15352
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 1060944
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][2][0] at cycle 15143
HALT operation received from [0][1][0] at cycle 15151
HALT operation received from [0][6][0] at cycle 15151
HALT operation received from [0][3][0] at cycle 15153
HALT operation received from [0][0][0] at cycle 15155
HALT operation received from [0][5][0] at cycle 15155
HALT operation received from [0][4][0] at cycle 15157
HALT operation received from [0][7][0] at cycle 15159
HALT operation received from [0][12][0] at cycle 15159
HALT operation received from [0][14][0] at cycle 15159
HALT operation received from [0][10][0] at cycle 15161
HALT operation received from [0][15][0] at cycle 15165
HALT operation received from [0][11][0] at cycle 15167
HALT operation received from [0][13][0] at cycle 15167
HALT operation received from [0][9][0] at cycle 15175
HALT operation received from [0][8][0] at cycle 15183
Simulation finished, cycleCount = 15184
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 1076128
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][8][0] at cycle 15139
HALT operation received from [0][2][0] at cycle 15145
HALT operation received from [0][0][0] at cycle 15147
HALT operation received from [0][10][0] at cycle 15147
HALT operation received from [0][12][0] at cycle 15149
HALT operation received from [0][4][0] at cycle 15159
HALT operation received from [0][13][0] at cycle 15161
HALT operation received from [0][11][0] at cycle 15175
HALT operation received from [0][5][0] at cycle 15177
HALT operation received from [0][3][0] at cycle 15179
HALT operation received from [0][7][0] at cycle 15261
HALT operation received from [0][15][0] at cycle 15263
HALT operation received from [0][14][0] at cycle 15291
HALT operation received from [0][9][0] at cycle 15293
HALT operation received from [0][6][0] at cycle 15309
HALT operation received from [0][1][0] at cycle 15315
Simulation finished, cycleCount = 15316
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 1091444
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][15][0] at cycle 15125
HALT operation received from [0][9][0] at cycle 15129
HALT operation received from [0][12][0] at cycle 15155
HALT operation received from [0][14][0] at cycle 15155
HALT operation received from [0][8][0] at cycle 15169
HALT operation received from [0][7][0] at cycle 15175
HALT operation received from [0][11][0] at cycle 15181
HALT operation received from [0][1][0] at cycle 15187
HALT operation received from [0][4][0] at cycle 15211
HALT operation received from [0][6][0] at cycle 15215
HALT operation received from [0][0][0] at cycle 15229
HALT operation received from [0][3][0] at cycle 15247
HALT operation received from [0][13][0] at cycle 15259
HALT operation received from [0][5][0] at cycle 15273
HALT operation received from [0][10][0] at cycle 15359
HALT operation received from [0][2][0] at cycle 15413
Simulation finished, cycleCount = 15414
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 1106858
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][4][0] at cycle 15429
HALT operation received from [0][0][0] at cycle 15439
HALT operation received from [0][13][0] at cycle 15453
HALT operation received from [0][5][0] at cycle 15459
HALT operation received from [0][6][0] at cycle 15463
HALT operation received from [0][8][0] at cycle 15475
HALT operation received from [0][12][0] at cycle 15485
HALT operation received from [0][7][0] at cycle 15491
HALT operation received from [0][2][0] at cycle 15501
HALT operation received from [0][15][0] at cycle 15515
HALT operation received from [0][14][0] at cycle 15525
HALT operation received from [0][3][0] at cycle 15535
HALT operation received from [0][10][0] at cycle 15565
HALT operation received from [0][11][0] at cycle 15569
HALT operation received from [0][1][0] at cycle 15617
HALT operation received from [0][9][0] at cycle 15663
Simulation finished, cycleCount = 15664
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 1122522
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][4][0] at cycle 15149
HALT operation received from [0][5][0] at cycle 15173
HALT operation received from [0][12][0] at cycle 15181
HALT operation received from [0][13][0] at cycle 15185
HALT operation received from [0][1][0] at cycle 15191
HALT operation received from [0][6][0] at cycle 15191
HALT operation received from [0][2][0] at cycle 15209
HALT operation received from [0][3][0] at cycle 15209
HALT operation received from [0][9][0] at cycle 15213
HALT operation received from [0][7][0] at cycle 15217
HALT operation received from [0][11][0] at cycle 15217
HALT operation received from [0][14][0] at cycle 15225
HALT operation received from [0][15][0] at cycle 15237
HALT operation received from [0][10][0] at cycle 15239
HALT operation received from [0][0][0] at cycle 15267
HALT operation received from [0][8][0] at cycle 15277
Simulation finished, cycleCount = 15278
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 1137800
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][11][0] at cycle 15133
HALT operation received from [0][3][0] at cycle 15135
HALT operation received from [0][13][0] at cycle 15137
HALT operation received from [0][9][0] at cycle 15141
HALT operation received from [0][14][0] at cycle 15143
HALT operation received from [0][5][0] at cycle 15145
HALT operation received from [0][6][0] at cycle 15145
HALT operation received from [0][12][0] at cycle 15145
HALT operation received from [0][1][0] at cycle 15147
HALT operation received from [0][2][0] at cycle 15147
HALT operation received from [0][15][0] at cycle 15149
HALT operation received from [0][4][0] at cycle 15151
HALT operation received from [0][10][0] at cycle 15151
HALT operation received from [0][7][0] at cycle 15155
HALT operation received from [0][8][0] at cycle 15179
HALT operation received from [0][0][0] at cycle 15183
Simulation finished, cycleCount = 15184
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 1152984
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][4][0] at cycle 15145
HALT operation received from [0][7][0] at cycle 15149
HALT operation received from [0][0][0] at cycle 15155
HALT operation received from [0][5][0] at cycle 15165
HALT operation received from [0][3][0] at cycle 15171
HALT operation received from [0][2][0] at cycle 15175
HALT operation received from [0][1][0] at cycle 15179
HALT operation received from [0][6][0] at cycle 15197
HALT operation received from [0][15][0] at cycle 15211
HALT operation received from [0][12][0] at cycle 15219
HALT operation received from [0][8][0] at cycle 15221
HALT operation received from [0][13][0] at cycle 15233
HALT operation received from [0][11][0] at cycle 15247
HALT operation received from [0][10][0] at cycle 15251
HALT operation received from [0][9][0] at cycle 15263
HALT operation received from [0][14][0] at cycle 15275
Simulation finished, cycleCount = 15276
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 1168260
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15155
HALT operation received from [0][2][0] at cycle 15155
HALT operation received from [0][5][0] at cycle 15159
HALT operation received from [0][8][0] at cycle 15169
HALT operation received from [0][6][0] at cycle 15171
HALT operation received from [0][13][0] at cycle 15177
HALT operation received from [0][10][0] at cycle 15179
HALT operation received from [0][3][0] at cycle 15181
HALT operation received from [0][14][0] at cycle 15197
HALT operation received from [0][4][0] at cycle 15201
HALT operation received from [0][11][0] at cycle 15209
HALT operation received from [0][1][0] at cycle 15213
HALT operation received from [0][12][0] at cycle 15221
HALT operation received from [0][7][0] at cycle 15247
HALT operation received from [0][9][0] at cycle 15249
HALT operation received from [0][15][0] at cycle 15257
Simulation finished, cycleCount = 15258
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 1183518
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][10][0] at cycle 15145
HALT operation received from [0][11][0] at cycle 15145
HALT operation received from [0][2][0] at cycle 15149
HALT operation received from [0][6][0] at cycle 15149
HALT operation received from [0][1][0] at cycle 15151
HALT operation received from [0][3][0] at cycle 15153
HALT operation received from [0][9][0] at cycle 15153
HALT operation received from [0][14][0] at cycle 15153
HALT operation received from [0][15][0] at cycle 15153
HALT operation received from [0][13][0] at cycle 15161
HALT operation received from [0][4][0] at cycle 15165
HALT operation received from [0][7][0] at cycle 15165
HALT operation received from [0][12][0] at cycle 15169
HALT operation received from [0][5][0] at cycle 15177
HALT operation received from [0][8][0] at cycle 15177
HALT operation received from [0][0][0] at cycle 15189
Simulation finished, cycleCount = 15190
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 1198708
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][9][0] at cycle 15201
HALT operation received from [0][15][0] at cycle 15203
HALT operation received from [0][14][0] at cycle 15213
HALT operation received from [0][1][0] at cycle 15217
HALT operation received from [0][6][0] at cycle 15223
HALT operation received from [0][12][0] at cycle 15225
HALT operation received from [0][4][0] at cycle 15233
HALT operation received from [0][7][0] at cycle 15249
HALT operation received from [0][13][0] at cycle 15251
HALT operation received from [0][5][0] at cycle 15269
HALT operation received from [0][10][0] at cycle 15269
HALT operation received from [0][8][0] at cycle 15279
HALT operation received from [0][2][0] at cycle 15289
HALT operation received from [0][0][0] at cycle 15317
HALT operation received from [0][11][0] at cycle 15383
HALT operation received from [0][3][0] at cycle 15427
Simulation finished, cycleCount = 15428
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 1214136
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][9][0] at cycle 15125
HALT operation received from [0][12][0] at cycle 15125
HALT operation received from [0][14][0] at cycle 15125
HALT operation received from [0][8][0] at cycle 15127
HALT operation received from [0][10][0] at cycle 15127
HALT operation received from [0][1][0] at cycle 15129
HALT operation received from [0][15][0] at cycle 15129
HALT operation received from [0][13][0] at cycle 15131
HALT operation received from [0][0][0] at cycle 15133
HALT operation received from [0][11][0] at cycle 15133
HALT operation received from [0][2][0] at cycle 15135
HALT operation received from [0][3][0] at cycle 15137
HALT operation received from [0][4][0] at cycle 15137
HALT operation received from [0][5][0] at cycle 15137
HALT operation received from [0][6][0] at cycle 15139
HALT operation received from [0][7][0] at cycle 15139
Simulation finished, cycleCount = 15140
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 1229276
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][10][0] at cycle 15131
HALT operation received from [0][13][0] at cycle 15131
HALT operation received from [0][15][0] at cycle 15133
HALT operation received from [0][9][0] at cycle 15135
HALT operation received from [0][12][0] at cycle 15137
HALT operation received from [0][8][0] at cycle 15139
HALT operation received from [0][14][0] at cycle 15143
HALT operation received from [0][11][0] at cycle 15147
HALT operation received from [0][2][0] at cycle 15191
HALT operation received from [0][7][0] at cycle 15191
HALT operation received from [0][4][0] at cycle 15199
HALT operation received from [0][0][0] at cycle 15209
HALT operation received from [0][5][0] at cycle 15209
HALT operation received from [0][6][0] at cycle 15209
HALT operation received from [0][1][0] at cycle 15211
HALT operation received from [0][3][0] at cycle 15231
Simulation finished, cycleCount = 15232
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 1244508
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15119
HALT operation received from [0][1][0] at cycle 15119
HALT operation received from [0][2][0] at cycle 15119
HALT operation received from [0][3][0] at cycle 15119
HALT operation received from [0][4][0] at cycle 15119
HALT operation received from [0][6][0] at cycle 15119
HALT operation received from [0][8][0] at cycle 15129
HALT operation received from [0][10][0] at cycle 15129
HALT operation received from [0][11][0] at cycle 15129
HALT operation received from [0][14][0] at cycle 15129
HALT operation received from [0][9][0] at cycle 15133
HALT operation received from [0][12][0] at cycle 15133
HALT operation received from [0][5][0] at cycle 15149
HALT operation received from [0][13][0] at cycle 15149
HALT operation received from [0][15][0] at cycle 15229
HALT operation received from [0][7][0] at cycle 15237
Simulation finished, cycleCount = 15238
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 1259746
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][13][0] at cycle 15307
HALT operation received from [0][5][0] at cycle 15321
HALT operation received from [0][0][0] at cycle 15325
HALT operation received from [0][14][0] at cycle 15325
HALT operation received from [0][8][0] at cycle 15331
HALT operation received from [0][6][0] at cycle 15341
HALT operation received from [0][10][0] at cycle 15351
HALT operation received from [0][15][0] at cycle 15351
HALT operation received from [0][9][0] at cycle 15355
HALT operation received from [0][2][0] at cycle 15359
HALT operation received from [0][7][0] at cycle 15381
HALT operation received from [0][11][0] at cycle 15385
HALT operation received from [0][1][0] at cycle 15417
HALT operation received from [0][3][0] at cycle 15423
HALT operation received from [0][12][0] at cycle 15437
HALT operation received from [0][4][0] at cycle 15453
Simulation finished, cycleCount = 15454
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 1275200
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15119
HALT operation received from [0][1][0] at cycle 15119
HALT operation received from [0][2][0] at cycle 15119
HALT operation received from [0][3][0] at cycle 15119
HALT operation received from [0][5][0] at cycle 15119
HALT operation received from [0][6][0] at cycle 15119
HALT operation received from [0][7][0] at cycle 15123
HALT operation received from [0][11][0] at cycle 15125
HALT operation received from [0][8][0] at cycle 15127
HALT operation received from [0][10][0] at cycle 15127
HALT operation received from [0][13][0] at cycle 15127
HALT operation received from [0][14][0] at cycle 15127
HALT operation received from [0][9][0] at cycle 15129
HALT operation received from [0][15][0] at cycle 15137
HALT operation received from [0][4][0] at cycle 15161
HALT operation received from [0][12][0] at cycle 15181
Simulation finished, cycleCount = 15182
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 1290382
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][7][0] at cycle 15123
HALT operation received from [0][2][0] at cycle 15125
HALT operation received from [0][3][0] at cycle 15131
HALT operation received from [0][0][0] at cycle 15135
HALT operation received from [0][6][0] at cycle 15137
HALT operation received from [0][5][0] at cycle 15139
HALT operation received from [0][4][0] at cycle 15145
HALT operation received from [0][13][0] at cycle 15163
HALT operation received from [0][10][0] at cycle 15169
HALT operation received from [0][15][0] at cycle 15171
HALT operation received from [0][11][0] at cycle 15177
HALT operation received from [0][14][0] at cycle 15181
HALT operation received from [0][1][0] at cycle 15183
HALT operation received from [0][8][0] at cycle 15185
HALT operation received from [0][12][0] at cycle 15185
HALT operation received from [0][9][0] at cycle 15209
Simulation finished, cycleCount = 15210
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 1305592
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][3][0] at cycle 15133
HALT operation received from [0][4][0] at cycle 15133
HALT operation received from [0][6][0] at cycle 15133
HALT operation received from [0][11][0] at cycle 15143
HALT operation received from [0][12][0] at cycle 15151
HALT operation received from [0][14][0] at cycle 15151
HALT operation received from [0][1][0] at cycle 15155
HALT operation received from [0][7][0] at cycle 15163
HALT operation received from [0][5][0] at cycle 15179
HALT operation received from [0][9][0] at cycle 15179
HALT operation received from [0][13][0] at cycle 15183
HALT operation received from [0][15][0] at cycle 15183
HALT operation received from [0][0][0] at cycle 15221
HALT operation received from [0][2][0] at cycle 15237
HALT operation received from [0][8][0] at cycle 15239
HALT operation received from [0][10][0] at cycle 15255
Simulation finished, cycleCount = 15256
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 1320848
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][15][0] at cycle 15133
HALT operation received from [0][9][0] at cycle 15135
HALT operation received from [0][13][0] at cycle 15135
HALT operation received from [0][12][0] at cycle 15137
HALT operation received from [0][14][0] at cycle 15137
HALT operation received from [0][10][0] at cycle 15139
HALT operation received from [0][8][0] at cycle 15145
HALT operation received from [0][11][0] at cycle 15145
HALT operation received from [0][1][0] at cycle 15151
HALT operation received from [0][6][0] at cycle 15151
HALT operation received from [0][5][0] at cycle 15167
HALT operation received from [0][4][0] at cycle 15169
HALT operation received from [0][7][0] at cycle 15173
HALT operation received from [0][2][0] at cycle 15177
HALT operation received from [0][3][0] at cycle 15181
HALT operation received from [0][0][0] at cycle 15187
Simulation finished, cycleCount = 15188
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 1336036
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15119
HALT operation received from [0][1][0] at cycle 15119
HALT operation received from [0][2][0] at cycle 15119
HALT operation received from [0][5][0] at cycle 15119
HALT operation received from [0][6][0] at cycle 15119
HALT operation received from [0][7][0] at cycle 15123
HALT operation received from [0][8][0] at cycle 15125
HALT operation received from [0][9][0] at cycle 15125
HALT operation received from [0][10][0] at cycle 15125
HALT operation received from [0][13][0] at cycle 15125
HALT operation received from [0][14][0] at cycle 15125
HALT operation received from [0][15][0] at cycle 15125
HALT operation received from [0][11][0] at cycle 15131
HALT operation received from [0][3][0] at cycle 15135
HALT operation received from [0][4][0] at cycle 15165
HALT operation received from [0][12][0] at cycle 15175
Simulation finished, cycleCount = 15176
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 1351212
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][3][0] at cycle 15125
HALT operation received from [0][0][0] at cycle 15131
HALT operation received from [0][2][0] at cycle 15135
HALT operation received from [0][5][0] at cycle 15139
HALT operation received from [0][11][0] at cycle 15141
HALT operation received from [0][4][0] at cycle 15145
HALT operation received from [0][8][0] at cycle 15149
HALT operation received from [0][7][0] at cycle 15153
HALT operation received from [0][10][0] at cycle 15153
HALT operation received from [0][15][0] at cycle 15165
HALT operation received from [0][13][0] at cycle 15173
HALT operation received from [0][12][0] at cycle 15181
HALT operation received from [0][1][0] at cycle 15211
HALT operation received from [0][9][0] at cycle 15213
HALT operation received from [0][14][0] at cycle 15223
HALT operation received from [0][6][0] at cycle 15227
Simulation finished, cycleCount = 15228
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 1366440
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][8][0] at cycle 15129
HALT operation received from [0][13][0] at cycle 15133
HALT operation received from [0][15][0] at cycle 15135
HALT operation received from [0][11][0] at cycle 15137
HALT operation received from [0][14][0] at cycle 15137
HALT operation received from [0][0][0] at cycle 15141
HALT operation received from [0][12][0] at cycle 15149
HALT operation received from [0][5][0] at cycle 15151
HALT operation received from [0][7][0] at cycle 15151
HALT operation received from [0][3][0] at cycle 15155
HALT operation received from [0][6][0] at cycle 15161
HALT operation received from [0][9][0] at cycle 15169
HALT operation received from [0][4][0] at cycle 15187
HALT operation received from [0][1][0] at cycle 15195
HALT operation received from [0][10][0] at cycle 15229
HALT operation received from [0][2][0] at cycle 15243
Simulation finished, cycleCount = 15244
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 1381684
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15127
HALT operation received from [0][2][0] at cycle 15127
HALT operation received from [0][3][0] at cycle 15129
HALT operation received from [0][7][0] at cycle 15129
HALT operation received from [0][15][0] at cycle 15129
HALT operation received from [0][10][0] at cycle 15131
HALT operation received from [0][9][0] at cycle 15133
HALT operation received from [0][11][0] at cycle 15133
HALT operation received from [0][13][0] at cycle 15133
HALT operation received from [0][5][0] at cycle 15137
HALT operation received from [0][14][0] at cycle 15151
HALT operation received from [0][6][0] at cycle 15169
HALT operation received from [0][12][0] at cycle 15203
HALT operation received from [0][4][0] at cycle 15225
HALT operation received from [0][8][0] at cycle 15247
HALT operation received from [0][0][0] at cycle 15257
Simulation finished, cycleCount = 15258
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 1396942
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][8][0] at cycle 15149
HALT operation received from [0][11][0] at cycle 15151
HALT operation received from [0][0][0] at cycle 15153
HALT operation received from [0][9][0] at cycle 15153
HALT operation received from [0][10][0] at cycle 15155
HALT operation received from [0][15][0] at cycle 15161
HALT operation received from [0][3][0] at cycle 15165
HALT operation received from [0][13][0] at cycle 15165
HALT operation received from [0][12][0] at cycle 15169
HALT operation received from [0][14][0] at cycle 15173
HALT operation received from [0][6][0] at cycle 15177
HALT operation received from [0][7][0] at cycle 15177
HALT operation received from [0][4][0] at cycle 15183
HALT operation received from [0][2][0] at cycle 15187
HALT operation received from [0][5][0] at cycle 15189
HALT operation received from [0][1][0] at cycle 15193
Simulation finished, cycleCount = 15194
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 1412136
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][13][0] at cycle 15237
HALT operation received from [0][11][0] at cycle 15261
HALT operation received from [0][5][0] at cycle 15265
HALT operation received from [0][14][0] at cycle 15291
HALT operation received from [0][3][0] at cycle 15293
HALT operation received from [0][6][0] at cycle 15301
HALT operation received from [0][8][0] at cycle 15301
HALT operation received from [0][0][0] at cycle 15337
HALT operation received from [0][10][0] at cycle 15339
HALT operation received from [0][9][0] at cycle 15341
HALT operation received from [0][15][0] at cycle 15351
HALT operation received from [0][2][0] at cycle 15359
HALT operation received from [0][1][0] at cycle 15371
HALT operation received from [0][7][0] at cycle 15373
HALT operation received from [0][12][0] at cycle 15435
HALT operation received from [0][4][0] at cycle 15455
Simulation finished, cycleCount = 15456
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 1427592
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][8][0] at cycle 15135
HALT operation received from [0][12][0] at cycle 15139
HALT operation received from [0][11][0] at cycle 15141
HALT operation received from [0][4][0] at cycle 15153
HALT operation received from [0][0][0] at cycle 15155
HALT operation received from [0][14][0] at cycle 15155
HALT operation received from [0][10][0] at cycle 15157
HALT operation received from [0][15][0] at cycle 15157
HALT operation received from [0][3][0] at cycle 15171
HALT operation received from [0][7][0] at cycle 15179
HALT operation received from [0][2][0] at cycle 15183
HALT operation received from [0][6][0] at cycle 15183
HALT operation received from [0][9][0] at cycle 15185
HALT operation received from [0][1][0] at cycle 15231
HALT operation received from [0][13][0] at cycle 15243
HALT operation received from [0][5][0] at cycle 15267
Simulation finished, cycleCount = 15268
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 1442860
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][13][0] at cycle 15127
HALT operation received from [0][10][0] at cycle 15129
HALT operation received from [0][8][0] at cycle 15135
HALT operation received from [0][12][0] at cycle 15135
HALT operation received from [0][5][0] at cycle 15141
HALT operation received from [0][11][0] at cycle 15141
HALT operation received from [0][15][0] at cycle 15141
HALT operation received from [0][0][0] at cycle 15147
HALT operation received from [0][2][0] at cycle 15149
HALT operation received from [0][4][0] at cycle 15149
HALT operation received from [0][3][0] at cycle 15151
HALT operation received from [0][7][0] at cycle 15157
HALT operation received from [0][9][0] at cycle 15175
HALT operation received from [0][1][0] at cycle 15185
HALT operation received from [0][6][0] at cycle 15207
HALT operation received from [0][14][0] at cycle 15207
Simulation finished, cycleCount = 15208
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 1458068
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][5][0] at cycle 15229
HALT operation received from [0][0][0] at cycle 15257
HALT operation received from [0][6][0] at cycle 15265
HALT operation received from [0][4][0] at cycle 15285
HALT operation received from [0][13][0] at cycle 15287
HALT operation received from [0][7][0] at cycle 15305
HALT operation received from [0][1][0] at cycle 15307
HALT operation received from [0][8][0] at cycle 15311
HALT operation received from [0][14][0] at cycle 15313
HALT operation received from [0][2][0] at cycle 15325
HALT operation received from [0][3][0] at cycle 15341
HALT operation received from [0][15][0] at cycle 15345
HALT operation received from [0][12][0] at cycle 15359
HALT operation received from [0][9][0] at cycle 15365
HALT operation received from [0][10][0] at cycle 15373
HALT operation received from [0][11][0] at cycle 15383
Simulation finished, cycleCount = 15384
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 1473452
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15119
HALT operation received from [0][2][0] at cycle 15119
HALT operation received from [0][4][0] at cycle 15121
HALT operation received from [0][7][0] at cycle 15121
HALT operation received from [0][0][0] at cycle 15123
HALT operation received from [0][6][0] at cycle 15123
HALT operation received from [0][3][0] at cycle 15131
HALT operation received from [0][10][0] at cycle 15143
HALT operation received from [0][9][0] at cycle 15147
HALT operation received from [0][15][0] at cycle 15151
HALT operation received from [0][12][0] at cycle 15159
HALT operation received from [0][14][0] at cycle 15159
HALT operation received from [0][8][0] at cycle 15161
HALT operation received from [0][11][0] at cycle 15175
HALT operation received from [0][5][0] at cycle 15215
HALT operation received from [0][13][0] at cycle 15253
Simulation finished, cycleCount = 15254
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 1488706
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][12][0] at cycle 15129
HALT operation received from [0][10][0] at cycle 15131
HALT operation received from [0][9][0] at cycle 15161
HALT operation received from [0][14][0] at cycle 15161
HALT operation received from [0][15][0] at cycle 15167
HALT operation received from [0][4][0] at cycle 15173
HALT operation received from [0][2][0] at cycle 15177
HALT operation received from [0][1][0] at cycle 15197
HALT operation received from [0][8][0] at cycle 15199
HALT operation received from [0][7][0] at cycle 15209
HALT operation received from [0][6][0] at cycle 15215
HALT operation received from [0][0][0] at cycle 15235
HALT operation received from [0][13][0] at cycle 15247
HALT operation received from [0][11][0] at cycle 15257
HALT operation received from [0][5][0] at cycle 15287
HALT operation received from [0][3][0] at cycle 15289
Simulation finished, cycleCount = 15290
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 1503996
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][7][0] at cycle 15177
HALT operation received from [0][15][0] at cycle 15181
HALT operation received from [0][6][0] at cycle 15207
HALT operation received from [0][12][0] at cycle 15207
HALT operation received from [0][4][0] at cycle 15213
HALT operation received from [0][14][0] at cycle 15217
HALT operation received from [0][9][0] at cycle 15221
HALT operation received from [0][10][0] at cycle 15231
HALT operation received from [0][1][0] at cycle 15233
HALT operation received from [0][2][0] at cycle 15243
HALT operation received from [0][13][0] at cycle 15257
HALT operation received from [0][5][0] at cycle 15263
HALT operation received from [0][8][0] at cycle 15263
HALT operation received from [0][0][0] at cycle 15265
HALT operation received from [0][11][0] at cycle 15325
HALT operation received from [0][3][0] at cycle 15329
Simulation finished, cycleCount = 15330
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 1519326
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][15][0] at cycle 15219
HALT operation received from [0][7][0] at cycle 15231
HALT operation received from [0][9][0] at cycle 15231
HALT operation received from [0][14][0] at cycle 15235
HALT operation received from [0][1][0] at cycle 15263
HALT operation received from [0][13][0] at cycle 15263
HALT operation received from [0][6][0] at cycle 15267
HALT operation received from [0][5][0] at cycle 15269
HALT operation received from [0][8][0] at cycle 15331
HALT operation received from [0][0][0] at cycle 15337
HALT operation received from [0][11][0] at cycle 15371
HALT operation received from [0][10][0] at cycle 15377
HALT operation received from [0][2][0] at cycle 15383
HALT operation received from [0][3][0] at cycle 15385
HALT operation received from [0][12][0] at cycle 15451
HALT operation received from [0][4][0] at cycle 15459
Simulation finished, cycleCount = 15460
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 1534786
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15145
HALT operation received from [0][7][0] at cycle 15147
HALT operation received from [0][0][0] at cycle 15149
HALT operation received from [0][3][0] at cycle 15149
HALT operation received from [0][2][0] at cycle 15151
HALT operation received from [0][4][0] at cycle 15165
HALT operation received from [0][6][0] at cycle 15171
HALT operation received from [0][11][0] at cycle 15199
HALT operation received from [0][9][0] at cycle 15201
HALT operation received from [0][15][0] at cycle 15203
HALT operation received from [0][8][0] at cycle 15207
HALT operation received from [0][10][0] at cycle 15207
HALT operation received from [0][5][0] at cycle 15215
HALT operation received from [0][12][0] at cycle 15225
HALT operation received from [0][14][0] at cycle 15239
HALT operation received from [0][13][0] at cycle 15269
Simulation finished, cycleCount = 15270
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 1550056
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][15][0] at cycle 15231
HALT operation received from [0][12][0] at cycle 15251
HALT operation received from [0][7][0] at cycle 15269
HALT operation received from [0][10][0] at cycle 15269
HALT operation received from [0][4][0] at cycle 15303
HALT operation received from [0][2][0] at cycle 15315
HALT operation received from [0][9][0] at cycle 15321
HALT operation received from [0][1][0] at cycle 15337
HALT operation received from [0][8][0] at cycle 15337
HALT operation received from [0][0][0] at cycle 15341
HALT operation received from [0][5][0] at cycle 15371
HALT operation received from [0][13][0] at cycle 15377
HALT operation received from [0][6][0] at cycle 15413
HALT operation received from [0][14][0] at cycle 15415
HALT operation received from [0][3][0] at cycle 15447
HALT operation received from [0][11][0] at cycle 15447
Simulation finished, cycleCount = 15448
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 1565504
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][7][0] at cycle 15137
HALT operation received from [0][6][0] at cycle 15151
HALT operation received from [0][0][0] at cycle 15153
HALT operation received from [0][15][0] at cycle 15155
HALT operation received from [0][14][0] at cycle 15157
HALT operation received from [0][1][0] at cycle 15159
HALT operation received from [0][9][0] at cycle 15161
HALT operation received from [0][2][0] at cycle 15173
HALT operation received from [0][8][0] at cycle 15173
HALT operation received from [0][5][0] at cycle 15175
HALT operation received from [0][3][0] at cycle 15177
HALT operation received from [0][13][0] at cycle 15177
HALT operation received from [0][11][0] at cycle 15179
HALT operation received from [0][12][0] at cycle 15181
HALT operation received from [0][4][0] at cycle 15185
HALT operation received from [0][10][0] at cycle 15189
Simulation finished, cycleCount = 15190
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 1580694
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][8][0] at cycle 15125
HALT operation received from [0][11][0] at cycle 15125
HALT operation received from [0][10][0] at cycle 15127
HALT operation received from [0][0][0] at cycle 15129
HALT operation received from [0][2][0] at cycle 15129
HALT operation received from [0][3][0] at cycle 15131
HALT operation received from [0][5][0] at cycle 15131
HALT operation received from [0][13][0] at cycle 15135
HALT operation received from [0][14][0] at cycle 15141
HALT operation received from [0][15][0] at cycle 15145
HALT operation received from [0][12][0] at cycle 15149
HALT operation received from [0][6][0] at cycle 15151
HALT operation received from [0][7][0] at cycle 15153
HALT operation received from [0][4][0] at cycle 15157
HALT operation received from [0][9][0] at cycle 15159
HALT operation received from [0][1][0] at cycle 15161
Simulation finished, cycleCount = 15162
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 1595856
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][5][0] at cycle 15131
HALT operation received from [0][7][0] at cycle 15133
HALT operation received from [0][2][0] at cycle 15139
HALT operation received from [0][6][0] at cycle 15143
HALT operation received from [0][13][0] at cycle 15151
HALT operation received from [0][4][0] at cycle 15157
HALT operation received from [0][15][0] at cycle 15157
HALT operation received from [0][10][0] at cycle 15163
HALT operation received from [0][12][0] at cycle 15183
HALT operation received from [0][14][0] at cycle 15183
HALT operation received from [0][3][0] at cycle 15211
HALT operation received from [0][11][0] at cycle 15215
HALT operation received from [0][0][0] at cycle 15219
HALT operation received from [0][1][0] at cycle 15245
HALT operation received from [0][8][0] at cycle 15257
HALT operation received from [0][9][0] at cycle 15257
Simulation finished, cycleCount = 15258
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 1611114
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15119
HALT operation received from [0][1][0] at cycle 15119
HALT operation received from [0][2][0] at cycle 15119
HALT operation received from [0][3][0] at cycle 15119
HALT operation received from [0][4][0] at cycle 15119
HALT operation received from [0][5][0] at cycle 15119
HALT operation received from [0][6][0] at cycle 15119
HALT operation received from [0][7][0] at cycle 15119
HALT operation received from [0][9][0] at cycle 15125
HALT operation received from [0][12][0] at cycle 15125
HALT operation received from [0][15][0] at cycle 15125
HALT operation received from [0][8][0] at cycle 15127
HALT operation received from [0][10][0] at cycle 15127
HALT operation received from [0][13][0] at cycle 15127
HALT operation received from [0][11][0] at cycle 15129
HALT operation received from [0][14][0] at cycle 15129
Simulation finished, cycleCount = 15130
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 1626244
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15119
HALT operation received from [0][3][0] at cycle 15119
HALT operation received from [0][5][0] at cycle 15119
HALT operation received from [0][7][0] at cycle 15121
HALT operation received from [0][6][0] at cycle 15125
HALT operation received from [0][8][0] at cycle 15125
HALT operation received from [0][11][0] at cycle 15125
HALT operation received from [0][13][0] at cycle 15125
HALT operation received from [0][14][0] at cycle 15125
HALT operation received from [0][15][0] at cycle 15125
HALT operation received from [0][1][0] at cycle 15201
HALT operation received from [0][9][0] at cycle 15203
HALT operation received from [0][4][0] at cycle 15209
HALT operation received from [0][12][0] at cycle 15209
HALT operation received from [0][2][0] at cycle 15219
HALT operation received from [0][10][0] at cycle 15233
Simulation finished, cycleCount = 15234
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 1641478
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15123
HALT operation received from [0][2][0] at cycle 15123
HALT operation received from [0][1][0] at cycle 15125
HALT operation received from [0][6][0] at cycle 15125
HALT operation received from [0][5][0] at cycle 15127
HALT operation received from [0][7][0] at cycle 15135
HALT operation received from [0][3][0] at cycle 15157
HALT operation received from [0][14][0] at cycle 15161
HALT operation received from [0][8][0] at cycle 15163
HALT operation received from [0][10][0] at cycle 15163
HALT operation received from [0][13][0] at cycle 15167
HALT operation received from [0][9][0] at cycle 15173
HALT operation received from [0][15][0] at cycle 15181
HALT operation received from [0][11][0] at cycle 15203
HALT operation received from [0][4][0] at cycle 15247
HALT operation received from [0][12][0] at cycle 15283
Simulation finished, cycleCount = 15284
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 1656762
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][4][0] at cycle 15127
HALT operation received from [0][7][0] at cycle 15129
HALT operation received from [0][3][0] at cycle 15131
HALT operation received from [0][6][0] at cycle 15133
HALT operation received from [0][0][0] at cycle 15137
HALT operation received from [0][15][0] at cycle 15145
HALT operation received from [0][5][0] at cycle 15147
HALT operation received from [0][11][0] at cycle 15147
HALT operation received from [0][8][0] at cycle 15149
HALT operation received from [0][14][0] at cycle 15149
HALT operation received from [0][12][0] at cycle 15151
HALT operation received from [0][1][0] at cycle 15155
HALT operation received from [0][10][0] at cycle 15171
HALT operation received from [0][2][0] at cycle 15173
HALT operation received from [0][9][0] at cycle 15173
HALT operation received from [0][13][0] at cycle 15177
Simulation finished, cycleCount = 15178
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 1671940
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15129
HALT operation received from [0][2][0] at cycle 15129
HALT operation received from [0][6][0] at cycle 15129
HALT operation received from [0][4][0] at cycle 15139
HALT operation received from [0][0][0] at cycle 15143
HALT operation received from [0][3][0] at cycle 15143
HALT operation received from [0][7][0] at cycle 15151
HALT operation received from [0][5][0] at cycle 15165
HALT operation received from [0][14][0] at cycle 15167
HALT operation received from [0][9][0] at cycle 15169
HALT operation received from [0][10][0] at cycle 15171
HALT operation received from [0][15][0] at cycle 15177
HALT operation received from [0][8][0] at cycle 15181
HALT operation received from [0][11][0] at cycle 15183
HALT operation received from [0][12][0] at cycle 15185
HALT operation received from [0][13][0] at cycle 15203
Simulation finished, cycleCount = 15204
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 1687144
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][8][0] at cycle 15125
HALT operation received from [0][9][0] at cycle 15125
HALT operation received from [0][10][0] at cycle 15125
HALT operation received from [0][14][0] at cycle 15125
HALT operation received from [0][11][0] at cycle 15127
HALT operation received from [0][15][0] at cycle 15127
HALT operation received from [0][13][0] at cycle 15131
HALT operation received from [0][12][0] at cycle 15133
HALT operation received from [0][1][0] at cycle 15151
HALT operation received from [0][0][0] at cycle 15155
HALT operation received from [0][3][0] at cycle 15155
HALT operation received from [0][7][0] at cycle 15155
HALT operation received from [0][6][0] at cycle 15157
HALT operation received from [0][2][0] at cycle 15159
HALT operation received from [0][4][0] at cycle 15165
HALT operation received from [0][5][0] at cycle 15167
Simulation finished, cycleCount = 15168
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 1702312
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][10][0] at cycle 15133
HALT operation received from [0][2][0] at cycle 15143
HALT operation received from [0][7][0] at cycle 15163
HALT operation received from [0][15][0] at cycle 15167
HALT operation received from [0][14][0] at cycle 15225
HALT operation received from [0][6][0] at cycle 15241
HALT operation received from [0][12][0] at cycle 15249
HALT operation received from [0][4][0] at cycle 15261
HALT operation received from [0][13][0] at cycle 15295
HALT operation received from [0][5][0] at cycle 15307
HALT operation received from [0][9][0] at cycle 15319
HALT operation received from [0][1][0] at cycle 15331
HALT operation received from [0][8][0] at cycle 15331
HALT operation received from [0][3][0] at cycle 15335
HALT operation received from [0][0][0] at cycle 15347
HALT operation received from [0][11][0] at cycle 15349
Simulation finished, cycleCount = 15350
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 1717662
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15119
HALT operation received from [0][5][0] at cycle 15125
HALT operation received from [0][7][0] at cycle 15125
HALT operation received from [0][4][0] at cycle 15127
HALT operation received from [0][1][0] at cycle 15131
HALT operation received from [0][6][0] at cycle 15133
HALT operation received from [0][3][0] at cycle 15137
HALT operation received from [0][13][0] at cycle 15143
HALT operation received from [0][9][0] at cycle 15147
HALT operation received from [0][11][0] at cycle 15147
HALT operation received from [0][15][0] at cycle 15147
HALT operation received from [0][8][0] at cycle 15151
HALT operation received from [0][2][0] at cycle 15153
HALT operation received from [0][12][0] at cycle 15153
HALT operation received from [0][14][0] at cycle 15159
HALT operation received from [0][10][0] at cycle 15161
Simulation finished, cycleCount = 15162
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 1732824
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15119
HALT operation received from [0][1][0] at cycle 15119
HALT operation received from [0][2][0] at cycle 15119
HALT operation received from [0][3][0] at cycle 15119
HALT operation received from [0][4][0] at cycle 15119
HALT operation received from [0][5][0] at cycle 15119
HALT operation received from [0][6][0] at cycle 15119
HALT operation received from [0][7][0] at cycle 15119
HALT operation received from [0][8][0] at cycle 15125
HALT operation received from [0][9][0] at cycle 15125
HALT operation received from [0][10][0] at cycle 15125
HALT operation received from [0][11][0] at cycle 15125
HALT operation received from [0][12][0] at cycle 15125
HALT operation received from [0][13][0] at cycle 15125
HALT operation received from [0][14][0] at cycle 15125
HALT operation received from [0][15][0] at cycle 15125
Simulation finished, cycleCount = 15126
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 1747950
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][8][0] at cycle 15133
HALT operation received from [0][13][0] at cycle 15133
HALT operation received from [0][9][0] at cycle 15135
HALT operation received from [0][12][0] at cycle 15135
HALT operation received from [0][15][0] at cycle 15137
HALT operation received from [0][10][0] at cycle 15141
HALT operation received from [0][11][0] at cycle 15141
HALT operation received from [0][14][0] at cycle 15143
HALT operation received from [0][7][0] at cycle 15145
HALT operation received from [0][1][0] at cycle 15147
HALT operation received from [0][4][0] at cycle 15147
HALT operation received from [0][2][0] at cycle 15149
HALT operation received from [0][3][0] at cycle 15151
HALT operation received from [0][5][0] at cycle 15151
HALT operation received from [0][0][0] at cycle 15153
HALT operation received from [0][6][0] at cycle 15163
Simulation finished, cycleCount = 15164
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 1763114
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15119
HALT operation received from [0][2][0] at cycle 15119
HALT operation received from [0][3][0] at cycle 15119
HALT operation received from [0][6][0] at cycle 15119
HALT operation received from [0][4][0] at cycle 15121
HALT operation received from [0][5][0] at cycle 15121
HALT operation received from [0][7][0] at cycle 15121
HALT operation received from [0][1][0] at cycle 15123
HALT operation received from [0][8][0] at cycle 15125
HALT operation received from [0][10][0] at cycle 15125
HALT operation received from [0][11][0] at cycle 15125
HALT operation received from [0][14][0] at cycle 15125
HALT operation received from [0][12][0] at cycle 15129
HALT operation received from [0][13][0] at cycle 15129
HALT operation received from [0][15][0] at cycle 15129
HALT operation received from [0][9][0] at cycle 15133
Simulation finished, cycleCount = 15134
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 1778248
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][3][0] at cycle 15129
HALT operation received from [0][15][0] at cycle 15129
HALT operation received from [0][2][0] at cycle 15133
HALT operation received from [0][11][0] at cycle 15133
HALT operation received from [0][7][0] at cycle 15135
HALT operation received from [0][4][0] at cycle 15139
HALT operation received from [0][10][0] at cycle 15139
HALT operation received from [0][5][0] at cycle 15143
HALT operation received from [0][12][0] at cycle 15143
HALT operation received from [0][6][0] at cycle 15145
HALT operation received from [0][13][0] at cycle 15145
HALT operation received from [0][14][0] at cycle 15145
HALT operation received from [0][0][0] at cycle 15173
HALT operation received from [0][8][0] at cycle 15185
HALT operation received from [0][9][0] at cycle 15259
HALT operation received from [0][1][0] at cycle 15269
Simulation finished, cycleCount = 15270
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 1793518
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15121
HALT operation received from [0][3][0] at cycle 15121
HALT operation received from [0][5][0] at cycle 15121
HALT operation received from [0][6][0] at cycle 15123
HALT operation received from [0][4][0] at cycle 15125
HALT operation received from [0][11][0] at cycle 15125
HALT operation received from [0][13][0] at cycle 15125
HALT operation received from [0][2][0] at cycle 15127
HALT operation received from [0][8][0] at cycle 15127
HALT operation received from [0][12][0] at cycle 15127
HALT operation received from [0][14][0] at cycle 15127
HALT operation received from [0][7][0] at cycle 15131
HALT operation received from [0][10][0] at cycle 15131
HALT operation received from [0][15][0] at cycle 15133
HALT operation received from [0][1][0] at cycle 15233
HALT operation received from [0][9][0] at cycle 15235
Simulation finished, cycleCount = 15236
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 1808754
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15135
HALT operation received from [0][3][0] at cycle 15135
HALT operation received from [0][1][0] at cycle 15137
HALT operation received from [0][2][0] at cycle 15137
HALT operation received from [0][7][0] at cycle 15153
HALT operation received from [0][9][0] at cycle 15161
HALT operation received from [0][11][0] at cycle 15163
HALT operation received from [0][8][0] at cycle 15165
HALT operation received from [0][10][0] at cycle 15165
HALT operation received from [0][15][0] at cycle 15183
HALT operation received from [0][5][0] at cycle 15229
HALT operation received from [0][4][0] at cycle 15231
HALT operation received from [0][12][0] at cycle 15241
HALT operation received from [0][13][0] at cycle 15257
HALT operation received from [0][6][0] at cycle 15315
HALT operation received from [0][14][0] at cycle 15337
Simulation finished, cycleCount = 15338
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 1824092
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][2][0] at cycle 15139
HALT operation received from [0][1][0] at cycle 15143
HALT operation received from [0][3][0] at cycle 15151
HALT operation received from [0][0][0] at cycle 15175
HALT operation received from [0][4][0] at cycle 15175
HALT operation received from [0][9][0] at cycle 15185
HALT operation received from [0][10][0] at cycle 15193
HALT operation received from [0][11][0] at cycle 15195
HALT operation received from [0][7][0] at cycle 15207
HALT operation received from [0][8][0] at cycle 15215
HALT operation received from [0][15][0] at cycle 15223
HALT operation received from [0][12][0] at cycle 15233
HALT operation received from [0][5][0] at cycle 15317
HALT operation received from [0][6][0] at cycle 15321
HALT operation received from [0][14][0] at cycle 15355
HALT operation received from [0][13][0] at cycle 15361
Simulation finished, cycleCount = 15362
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 1839454
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15119
HALT operation received from [0][4][0] at cycle 15119
HALT operation received from [0][5][0] at cycle 15119
HALT operation received from [0][0][0] at cycle 15121
HALT operation received from [0][2][0] at cycle 15123
HALT operation received from [0][7][0] at cycle 15123
HALT operation received from [0][3][0] at cycle 15125
HALT operation received from [0][9][0] at cycle 15125
HALT operation received from [0][12][0] at cycle 15125
HALT operation received from [0][13][0] at cycle 15125
HALT operation received from [0][8][0] at cycle 15127
HALT operation received from [0][10][0] at cycle 15129
HALT operation received from [0][6][0] at cycle 15131
HALT operation received from [0][15][0] at cycle 15131
HALT operation received from [0][11][0] at cycle 15137
HALT operation received from [0][14][0] at cycle 15151
Simulation finished, cycleCount = 15152
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 1854606
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15119
HALT operation received from [0][1][0] at cycle 15119
HALT operation received from [0][3][0] at cycle 15119
HALT operation received from [0][4][0] at cycle 15119
HALT operation received from [0][5][0] at cycle 15119
HALT operation received from [0][6][0] at cycle 15119
HALT operation received from [0][7][0] at cycle 15119
HALT operation received from [0][8][0] at cycle 15125
HALT operation received from [0][9][0] at cycle 15125
HALT operation received from [0][11][0] at cycle 15125
HALT operation received from [0][12][0] at cycle 15125
HALT operation received from [0][13][0] at cycle 15125
HALT operation received from [0][14][0] at cycle 15125
HALT operation received from [0][15][0] at cycle 15125
HALT operation received from [0][2][0] at cycle 15145
HALT operation received from [0][10][0] at cycle 15149
Simulation finished, cycleCount = 15150
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 1869756
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15121
HALT operation received from [0][8][0] at cycle 15125
HALT operation received from [0][1][0] at cycle 15127
HALT operation received from [0][3][0] at cycle 15127
HALT operation received from [0][9][0] at cycle 15129
HALT operation received from [0][11][0] at cycle 15129
HALT operation received from [0][2][0] at cycle 15137
HALT operation received from [0][4][0] at cycle 15147
HALT operation received from [0][12][0] at cycle 15149
HALT operation received from [0][10][0] at cycle 15151
HALT operation received from [0][14][0] at cycle 15159
HALT operation received from [0][6][0] at cycle 15165
HALT operation received from [0][13][0] at cycle 15215
HALT operation received from [0][7][0] at cycle 15231
HALT operation received from [0][15][0] at cycle 15231
HALT operation received from [0][5][0] at cycle 15239
Simulation finished, cycleCount = 15240
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 1884996
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][8][0] at cycle 15125
HALT operation received from [0][9][0] at cycle 15125
HALT operation received from [0][10][0] at cycle 15125
HALT operation received from [0][12][0] at cycle 15125
HALT operation received from [0][14][0] at cycle 15125
HALT operation received from [0][2][0] at cycle 15129
HALT operation received from [0][4][0] at cycle 15129
HALT operation received from [0][3][0] at cycle 15131
HALT operation received from [0][11][0] at cycle 15131
HALT operation received from [0][13][0] at cycle 15135
HALT operation received from [0][15][0] at cycle 15135
HALT operation received from [0][7][0] at cycle 15139
HALT operation received from [0][6][0] at cycle 15141
HALT operation received from [0][0][0] at cycle 15143
HALT operation received from [0][1][0] at cycle 15143
HALT operation received from [0][5][0] at cycle 15149
Simulation finished, cycleCount = 15150
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 1900146
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][3][0] at cycle 15119
HALT operation received from [0][5][0] at cycle 15119
HALT operation received from [0][0][0] at cycle 15123
HALT operation received from [0][2][0] at cycle 15123
HALT operation received from [0][4][0] at cycle 15123
HALT operation received from [0][7][0] at cycle 15127
HALT operation received from [0][11][0] at cycle 15129
HALT operation received from [0][10][0] at cycle 15131
HALT operation received from [0][13][0] at cycle 15131
HALT operation received from [0][6][0] at cycle 15133
HALT operation received from [0][8][0] at cycle 15133
HALT operation received from [0][12][0] at cycle 15135
HALT operation received from [0][15][0] at cycle 15135
HALT operation received from [0][14][0] at cycle 15151
HALT operation received from [0][1][0] at cycle 15237
HALT operation received from [0][9][0] at cycle 15245
Simulation finished, cycleCount = 15246
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 1915392
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][7][0] at cycle 15169
HALT operation received from [0][0][0] at cycle 15183
HALT operation received from [0][5][0] at cycle 15185
HALT operation received from [0][2][0] at cycle 15189
HALT operation received from [0][10][0] at cycle 15189
HALT operation received from [0][15][0] at cycle 15189
HALT operation received from [0][1][0] at cycle 15191
HALT operation received from [0][8][0] at cycle 15205
HALT operation received from [0][4][0] at cycle 15209
HALT operation received from [0][9][0] at cycle 15209
HALT operation received from [0][13][0] at cycle 15221
HALT operation received from [0][12][0] at cycle 15227
HALT operation received from [0][3][0] at cycle 15235
HALT operation received from [0][11][0] at cycle 15237
HALT operation received from [0][14][0] at cycle 15421
HALT operation received from [0][6][0] at cycle 15435
Simulation finished, cycleCount = 15436
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 1930828
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][14][0] at cycle 15153
HALT operation received from [0][13][0] at cycle 15155
HALT operation received from [0][11][0] at cycle 15169
HALT operation received from [0][15][0] at cycle 15179
HALT operation received from [0][12][0] at cycle 15193
HALT operation received from [0][9][0] at cycle 15203
HALT operation received from [0][10][0] at cycle 15227
HALT operation received from [0][8][0] at cycle 15229
HALT operation received from [0][5][0] at cycle 15247
HALT operation received from [0][7][0] at cycle 15257
HALT operation received from [0][6][0] at cycle 15265
HALT operation received from [0][3][0] at cycle 15269
HALT operation received from [0][4][0] at cycle 15275
HALT operation received from [0][0][0] at cycle 15285
HALT operation received from [0][1][0] at cycle 15287
HALT operation received from [0][2][0] at cycle 15315
Simulation finished, cycleCount = 15316
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 1946144
Device: 16 core 2w2a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15119
HALT operation received from [0][4][0] at cycle 15119
HALT operation received from [0][5][0] at cycle 15119
HALT operation received from [0][6][0] at cycle 15119
HALT operation received from [0][7][0] at cycle 15119
HALT operation received from [0][1][0] at cycle 15133
HALT operation received from [0][8][0] at cycle 15137
HALT operation received from [0][14][0] at cycle 15141
HALT operation received from [0][15][0] at cycle 15143
HALT operation received from [0][12][0] at cycle 15147
HALT operation received from [0][13][0] at cycle 15153
HALT operation received from [0][2][0] at cycle 15155
HALT operation received from [0][9][0] at cycle 15193
HALT operation received from [0][10][0] at cycle 15207
HALT operation received from [0][3][0] at cycle 15241
HALT operation received from [0][11][0] at cycle 15269
Simulation finished, cycleCount = 15270
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 1961414

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
142352120 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fbae5d1c180
Device 1 : LE1 Device ID is 0x7fbae5d1c290
Device 2 : LE1 Device ID is 0x7fbae5d1c3a0
Device 3 : LE1 Device ID is 0x7fbae5d1c4b0
Device 4 : LE1 Device ID is 0x7fbae5d1c5c0
Device 5 : LE1 Device ID is 0x7fbae5d1c6d0
Device 6 : LE1 Device ID is 0x7fbae5d1c7e0
Device 7 : LE1 Device ID is 0x7fbae5d1c8f0
Device 8 : LE1 Device ID is 0x7fbae5d1ca00
Device 9 : LE1 Device ID is 0x7fbae5d1cb10
Device 10 : LE1 Device ID is 0x7fbae5d1cc20
Device 11 : LE1 Device ID is 0x7fbae5d1cd30
Device 12 : LE1 Device ID is 0x7fbae5d1ce40
Device 13 : LE1 Device ID is 0x7fbae5d1cf50
Device 14 : LE1 Device ID is 0x7fbae5d1d060
Device 15 : LE1 Device ID is 0x7fbae5d1d170
Device 16 : LE1 Device ID is 0x7fbae5d1d280
Device 17 : LE1 Device ID is 0x7fbae5d1d390
Device 18 : LE1 Device ID is 0x7fbae5d1d4a0
Device 19 : LE1 Device ID is 0x7fbae5d1d5b0
Executing kernel for 1 iterations
-------------------------------------------
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 199400
Simulation finished, cycleCount = 199401
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 199401
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 197658
Simulation finished, cycleCount = 197659
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 397060
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 198218
Simulation finished, cycleCount = 198219
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 595279
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 199440
Simulation finished, cycleCount = 199441
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 794720
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196148
Simulation finished, cycleCount = 196149
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 990869
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 198062
Simulation finished, cycleCount = 198063
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 1188932
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195318
Simulation finished, cycleCount = 195319
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 1384251
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195394
Simulation finished, cycleCount = 195395
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 1579646
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 198492
Simulation finished, cycleCount = 198493
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 1778139
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195430
Simulation finished, cycleCount = 195431
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 1973570
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195950
Simulation finished, cycleCount = 195951
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 2169521
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195612
Simulation finished, cycleCount = 195613
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 2365134
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194314
Simulation finished, cycleCount = 194315
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 2559449
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195126
Simulation finished, cycleCount = 195127
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 2754576
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195034
Simulation finished, cycleCount = 195035
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 2949611
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 199472
Simulation finished, cycleCount = 199473
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 3149084
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 199110
Simulation finished, cycleCount = 199111
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 3348195
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193822
Simulation finished, cycleCount = 193823
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 3542018
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194398
Simulation finished, cycleCount = 194399
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 3736417
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194230
Simulation finished, cycleCount = 194231
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 3930648
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195550
Simulation finished, cycleCount = 195551
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 4126199
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194210
Simulation finished, cycleCount = 194211
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 4320410
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193352
Simulation finished, cycleCount = 193353
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 4513763
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194932
Simulation finished, cycleCount = 194933
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 4708696
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194818
Simulation finished, cycleCount = 194819
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 4903515
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196856
Simulation finished, cycleCount = 196857
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 5100372
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193954
Simulation finished, cycleCount = 193955
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 5294327
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195256
Simulation finished, cycleCount = 195257
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 5489584
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 197282
Simulation finished, cycleCount = 197283
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 5686867
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194034
Simulation finished, cycleCount = 194035
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 5880902
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193894
Simulation finished, cycleCount = 193895
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 6074797
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194956
Simulation finished, cycleCount = 194957
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 6269754
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193640
Simulation finished, cycleCount = 193641
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 6463395
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194126
Simulation finished, cycleCount = 194127
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 6657522
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194006
Simulation finished, cycleCount = 194007
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 6851529
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196792
Simulation finished, cycleCount = 196793
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 7048322
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196610
Simulation finished, cycleCount = 196611
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 7244933
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 199798
Simulation finished, cycleCount = 199799
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 7444732
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194728
Simulation finished, cycleCount = 194729
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 7639461
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193408
Simulation finished, cycleCount = 193409
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 7832870
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196006
Simulation finished, cycleCount = 196007
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 8028877
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194174
Simulation finished, cycleCount = 194175
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 8223052
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194288
Simulation finished, cycleCount = 194289
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 8417341
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195458
Simulation finished, cycleCount = 195459
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 8612800
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194192
Simulation finished, cycleCount = 194193
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 8806993
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194252
Simulation finished, cycleCount = 194253
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 9001246
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193998
Simulation finished, cycleCount = 193999
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 9195245
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194398
Simulation finished, cycleCount = 194399
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 9389644
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196330
Simulation finished, cycleCount = 196331
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 9585975
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193184
Simulation finished, cycleCount = 193185
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 9779160
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196438
Simulation finished, cycleCount = 196439
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 9975599
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194116
Simulation finished, cycleCount = 194117
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 10169716
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194820
Simulation finished, cycleCount = 194821
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 10364537
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193606
Simulation finished, cycleCount = 193607
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 10558144
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193538
Simulation finished, cycleCount = 193539
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 10751683
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 198404
Simulation finished, cycleCount = 198405
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 10950088
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193090
Simulation finished, cycleCount = 193091
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 11143179
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193950
Simulation finished, cycleCount = 193951
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 11337130
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196506
Simulation finished, cycleCount = 196507
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 11533637
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193300
Simulation finished, cycleCount = 193301
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 11726938
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195466
Simulation finished, cycleCount = 195467
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 11922405
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 197250
Simulation finished, cycleCount = 197251
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 12119656
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193276
Simulation finished, cycleCount = 193277
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 12312933
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193484
Simulation finished, cycleCount = 193485
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 12506418
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195082
Simulation finished, cycleCount = 195083
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 12701501
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194016
Simulation finished, cycleCount = 194017
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 12895518
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193336
Simulation finished, cycleCount = 193337
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 13088855
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193448
Simulation finished, cycleCount = 193449
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 13282304
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193964
Simulation finished, cycleCount = 193965
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 13476269
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193532
Simulation finished, cycleCount = 193533
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 13669802
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194282
Simulation finished, cycleCount = 194283
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 13864085
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194454
Simulation finished, cycleCount = 194455
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 14058540
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 199156
Simulation finished, cycleCount = 199157
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 14257697
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194352
Simulation finished, cycleCount = 194353
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 14452050
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193358
Simulation finished, cycleCount = 193359
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 14645409
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194228
Simulation finished, cycleCount = 194229
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 14839638
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194112
Simulation finished, cycleCount = 194113
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 15033751
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193526
Simulation finished, cycleCount = 193527
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 15227278
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195220
Simulation finished, cycleCount = 195221
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 15422499
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193080
Simulation finished, cycleCount = 193081
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 15615580
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193718
Simulation finished, cycleCount = 193719
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 15809299
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193232
Simulation finished, cycleCount = 193233
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 16002532
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196834
Simulation finished, cycleCount = 196835
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 16199367
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193050
Simulation finished, cycleCount = 193051
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 16392418
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193530
Simulation finished, cycleCount = 193531
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 16585949
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193810
Simulation finished, cycleCount = 193811
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 16779760
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193434
Simulation finished, cycleCount = 193435
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 16973195
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193046
Simulation finished, cycleCount = 193047
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 17166242
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193636
Simulation finished, cycleCount = 193637
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 17359879
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193574
Simulation finished, cycleCount = 193575
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 17553454
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193532
Simulation finished, cycleCount = 193533
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 17746987
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193672
Simulation finished, cycleCount = 193673
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 17940660
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196282
Simulation finished, cycleCount = 196283
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 18136943
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193806
Simulation finished, cycleCount = 193807
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 18330750
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193448
Simulation finished, cycleCount = 193449
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 18524199
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196022
Simulation finished, cycleCount = 196023
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 18720222
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193392
Simulation finished, cycleCount = 193393
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 18913615
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194206
Simulation finished, cycleCount = 194207
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 19107822
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194804
Simulation finished, cycleCount = 194805
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 19302627
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196044
Simulation finished, cycleCount = 196045
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 19498672
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194014
Simulation finished, cycleCount = 194015
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 19692687
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 196416
Simulation finished, cycleCount = 196417
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 19889104
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193654
Simulation finished, cycleCount = 193655
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 20082759
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193220
Simulation finished, cycleCount = 193221
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 20275980
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193916
Simulation finished, cycleCount = 193917
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 20469897
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 192938
Simulation finished, cycleCount = 192939
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 20662836
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193474
Simulation finished, cycleCount = 193475
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 20856311
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193628
Simulation finished, cycleCount = 193629
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 21049940
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193366
Simulation finished, cycleCount = 193367
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 21243307
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193536
Simulation finished, cycleCount = 193537
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 21436844
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193254
Simulation finished, cycleCount = 193255
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 21630099
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 195168
Simulation finished, cycleCount = 195169
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 21825268
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193230
Simulation finished, cycleCount = 193231
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 22018499
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 192924
Simulation finished, cycleCount = 192925
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 22211424
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193276
Simulation finished, cycleCount = 193277
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 22404701
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 192954
Simulation finished, cycleCount = 192955
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 22597656
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193516
Simulation finished, cycleCount = 193517
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 22791173
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193204
Simulation finished, cycleCount = 193205
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 22984378
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194116
Simulation finished, cycleCount = 194117
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 23178495
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194560
Simulation finished, cycleCount = 194561
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 23373056
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193002
Simulation finished, cycleCount = 193003
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 23566059
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 192974
Simulation finished, cycleCount = 192975
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 23759034
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193554
Simulation finished, cycleCount = 193555
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 23952589
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193102
Simulation finished, cycleCount = 193103
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 24145692
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193266
Simulation finished, cycleCount = 193267
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 24338959
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194666
Simulation finished, cycleCount = 194667
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 24533626
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 194680
Simulation finished, cycleCount = 194681
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 24728307
Device: 1 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193486
Simulation finished, cycleCount = 193487
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 24921794

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
3804143352 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.011
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f56b7a8c180
Device 1 : LE1 Device ID is 0x7f56b7a8c290
Device 2 : LE1 Device ID is 0x7f56b7a8c3a0
Device 3 : LE1 Device ID is 0x7f56b7a8c4b0
Device 4 : LE1 Device ID is 0x7f56b7a8c5c0
Device 5 : LE1 Device ID is 0x7f56b7a8c6d0
Device 6 : LE1 Device ID is 0x7f56b7a8c7e0
Device 7 : LE1 Device ID is 0x7f56b7a8c8f0
Device 8 : LE1 Device ID is 0x7f56b7a8ca00
Device 9 : LE1 Device ID is 0x7f56b7a8cb10
Device 10 : LE1 Device ID is 0x7f56b7a8cc20
Device 11 : LE1 Device ID is 0x7f56b7a8cd30
Device 12 : LE1 Device ID is 0x7f56b7a8ce40
Device 13 : LE1 Device ID is 0x7f56b7a8cf50
Device 14 : LE1 Device ID is 0x7f56b7a8d060
Device 15 : LE1 Device ID is 0x7f56b7a8d170
Device 16 : LE1 Device ID is 0x7f56b7a8d280
Device 17 : LE1 Device ID is 0x7f56b7a8d390
Device 18 : LE1 Device ID is 0x7f56b7a8d4a0
Device 19 : LE1 Device ID is 0x7f56b7a8d5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 99604
HALT operation received from [0][1][0] at cycle 99808
Simulation finished, cycleCount = 99809
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 99809
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 98470
HALT operation received from [0][0][0] at cycle 99200
Simulation finished, cycleCount = 99201
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 199010
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 99072
HALT operation received from [0][0][0] at cycle 99158
Simulation finished, cycleCount = 99159
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 298169
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 99626
HALT operation received from [0][1][0] at cycle 99826
Simulation finished, cycleCount = 99827
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 397996
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97906
HALT operation received from [0][0][0] at cycle 98254
Simulation finished, cycleCount = 98255
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 496251
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 99030
HALT operation received from [0][1][0] at cycle 99044
Simulation finished, cycleCount = 99045
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 595296
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97616
HALT operation received from [0][1][0] at cycle 97714
Simulation finished, cycleCount = 97715
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 693011
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97422
HALT operation received from [0][0][0] at cycle 97984
Simulation finished, cycleCount = 97985
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 790996
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 98964
HALT operation received from [0][0][0] at cycle 99540
Simulation finished, cycleCount = 99541
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 890537
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97502
HALT operation received from [0][0][0] at cycle 97940
Simulation finished, cycleCount = 97941
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 988478
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97938
HALT operation received from [0][1][0] at cycle 98024
Simulation finished, cycleCount = 98025
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 1086503
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97596
HALT operation received from [0][1][0] at cycle 98028
Simulation finished, cycleCount = 98029
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 1184532
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96950
HALT operation received from [0][1][0] at cycle 97376
Simulation finished, cycleCount = 97377
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 1281909
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97442
HALT operation received from [0][1][0] at cycle 97696
Simulation finished, cycleCount = 97697
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 1379606
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97514
HALT operation received from [0][0][0] at cycle 97532
Simulation finished, cycleCount = 97533
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 1477139
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 99370
HALT operation received from [0][1][0] at cycle 100114
Simulation finished, cycleCount = 100115
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 1577254
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 99396
HALT operation received from [0][0][0] at cycle 99726
Simulation finished, cycleCount = 99727
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 1676981
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96812
HALT operation received from [0][1][0] at cycle 97022
Simulation finished, cycleCount = 97023
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 1774004
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97190
HALT operation received from [0][0][0] at cycle 97220
Simulation finished, cycleCount = 97221
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 1871225
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97096
HALT operation received from [0][0][0] at cycle 97146
Simulation finished, cycleCount = 97147
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 1968372
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97636
HALT operation received from [0][0][0] at cycle 97926
Simulation finished, cycleCount = 97927
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 2066299
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97064
HALT operation received from [0][1][0] at cycle 97158
Simulation finished, cycleCount = 97159
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 2163458
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96588
HALT operation received from [0][1][0] at cycle 96776
Simulation finished, cycleCount = 96777
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 2260235
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97130
HALT operation received from [0][0][0] at cycle 97814
Simulation finished, cycleCount = 97815
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 2358050
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97360
HALT operation received from [0][0][0] at cycle 97470
Simulation finished, cycleCount = 97471
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 2455521
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 98240
HALT operation received from [0][1][0] at cycle 98628
Simulation finished, cycleCount = 98629
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 2554150
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96918
HALT operation received from [0][0][0] at cycle 97048
Simulation finished, cycleCount = 97049
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 2651199
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97542
HALT operation received from [0][0][0] at cycle 97726
Simulation finished, cycleCount = 97727
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 2748926
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 98396
HALT operation received from [0][0][0] at cycle 98898
Simulation finished, cycleCount = 98899
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 2847825
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96974
HALT operation received from [0][0][0] at cycle 97072
Simulation finished, cycleCount = 97073
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 2944898
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96838
HALT operation received from [0][0][0] at cycle 97068
Simulation finished, cycleCount = 97069
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 3041967
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97466
HALT operation received from [0][1][0] at cycle 97502
Simulation finished, cycleCount = 97503
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 3139470
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96824
HALT operation received from [0][1][0] at cycle 96828
Simulation finished, cycleCount = 96829
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 3236299
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96914
HALT operation received from [0][1][0] at cycle 97224
Simulation finished, cycleCount = 97225
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 3333524
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96852
HALT operation received from [0][1][0] at cycle 97166
Simulation finished, cycleCount = 97167
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 3430691
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 98044
HALT operation received from [0][0][0] at cycle 98760
Simulation finished, cycleCount = 98761
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 3529452
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97880
HALT operation received from [0][1][0] at cycle 98742
Simulation finished, cycleCount = 98743
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 3628195
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 99660
HALT operation received from [0][1][0] at cycle 100150
Simulation finished, cycleCount = 100151
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 3728346
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97058
HALT operation received from [0][1][0] at cycle 97682
Simulation finished, cycleCount = 97683
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 3826029
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96698
HALT operation received from [0][0][0] at cycle 96722
Simulation finished, cycleCount = 96723
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 3922752
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97992
HALT operation received from [0][0][0] at cycle 98026
Simulation finished, cycleCount = 98027
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 4020779
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97086
HALT operation received from [0][1][0] at cycle 97100
Simulation finished, cycleCount = 97101
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 4117880
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97110
HALT operation received from [0][0][0] at cycle 97190
Simulation finished, cycleCount = 97191
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 4215071
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97656
HALT operation received from [0][0][0] at cycle 97814
Simulation finished, cycleCount = 97815
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 4312886
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97024
HALT operation received from [0][1][0] at cycle 97180
Simulation finished, cycleCount = 97181
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 4410067
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97122
HALT operation received from [0][1][0] at cycle 97142
Simulation finished, cycleCount = 97143
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 4507210
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96982
HALT operation received from [0][0][0] at cycle 97028
Simulation finished, cycleCount = 97029
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 4604239
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97188
HALT operation received from [0][0][0] at cycle 97222
Simulation finished, cycleCount = 97223
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 4701462
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97892
HALT operation received from [0][1][0] at cycle 98450
Simulation finished, cycleCount = 98451
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 4799913
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96578
HALT operation received from [0][0][0] at cycle 96618
Simulation finished, cycleCount = 96619
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 4896532
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97832
HALT operation received from [0][0][0] at cycle 98618
Simulation finished, cycleCount = 98619
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 4995151
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96974
HALT operation received from [0][1][0] at cycle 97154
Simulation finished, cycleCount = 97155
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 5092306
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97298
HALT operation received from [0][0][0] at cycle 97534
Simulation finished, cycleCount = 97535
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 5189841
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96784
HALT operation received from [0][0][0] at cycle 96834
Simulation finished, cycleCount = 96835
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 5286676
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96766
HALT operation received from [0][0][0] at cycle 96784
Simulation finished, cycleCount = 96785
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 5383461
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 99006
HALT operation received from [0][1][0] at cycle 99410
Simulation finished, cycleCount = 99411
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 5482872
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96538
HALT operation received from [0][1][0] at cycle 96564
Simulation finished, cycleCount = 96565
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 5579437
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96928
HALT operation received from [0][1][0] at cycle 97034
Simulation finished, cycleCount = 97035
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 5676472
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97948
HALT operation received from [0][0][0] at cycle 98570
Simulation finished, cycleCount = 98571
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 5775043
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96652
HALT operation received from [0][0][0] at cycle 96660
Simulation finished, cycleCount = 96661
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 5871704
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97542
HALT operation received from [0][0][0] at cycle 97936
Simulation finished, cycleCount = 97937
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 5969641
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 98536
HALT operation received from [0][1][0] at cycle 98726
Simulation finished, cycleCount = 98727
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 6068368
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96636
HALT operation received from [0][0][0] at cycle 96652
Simulation finished, cycleCount = 96653
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 6165021
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96746
HALT operation received from [0][0][0] at cycle 96750
Simulation finished, cycleCount = 96751
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 6261772
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97444
HALT operation received from [0][0][0] at cycle 97650
Simulation finished, cycleCount = 97651
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 6359423
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96816
HALT operation received from [0][1][0] at cycle 97212
Simulation finished, cycleCount = 97213
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 6456636
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96646
HALT operation received from [0][1][0] at cycle 96702
Simulation finished, cycleCount = 96703
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 6553339
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96636
HALT operation received from [0][0][0] at cycle 96824
Simulation finished, cycleCount = 96825
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 6650164
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96818
HALT operation received from [0][1][0] at cycle 97158
Simulation finished, cycleCount = 97159
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 6747323
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96760
HALT operation received from [0][1][0] at cycle 96784
Simulation finished, cycleCount = 96785
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 6844108
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96978
HALT operation received from [0][1][0] at cycle 97316
Simulation finished, cycleCount = 97317
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 6941425
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97068
HALT operation received from [0][0][0] at cycle 97398
Simulation finished, cycleCount = 97399
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 7038824
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 99374
HALT operation received from [0][1][0] at cycle 99794
Simulation finished, cycleCount = 99795
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 7138619
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97134
HALT operation received from [0][0][0] at cycle 97230
Simulation finished, cycleCount = 97231
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 7235850
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96634
HALT operation received from [0][0][0] at cycle 96736
Simulation finished, cycleCount = 96737
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 7332587
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97110
HALT operation received from [0][0][0] at cycle 97130
Simulation finished, cycleCount = 97131
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 7429718
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96940
HALT operation received from [0][1][0] at cycle 97184
Simulation finished, cycleCount = 97185
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 7526903
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96750
HALT operation received from [0][0][0] at cycle 96788
Simulation finished, cycleCount = 96789
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 7623692
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97540
HALT operation received from [0][1][0] at cycle 97692
Simulation finished, cycleCount = 97693
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 7721385
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96540
HALT operation received from [0][1][0] at cycle 96552
Simulation finished, cycleCount = 96553
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 7817938
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96850
HALT operation received from [0][1][0] at cycle 96880
Simulation finished, cycleCount = 96881
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 7914819
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96488
HALT operation received from [0][1][0] at cycle 96756
Simulation finished, cycleCount = 96757
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 8011576
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 98414
HALT operation received from [0][1][0] at cycle 98432
Simulation finished, cycleCount = 98433
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 8110009
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96490
HALT operation received from [0][0][0] at cycle 96572
Simulation finished, cycleCount = 96573
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 8206582
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96754
HALT operation received from [0][1][0] at cycle 96788
Simulation finished, cycleCount = 96789
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 8303371
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96810
HALT operation received from [0][0][0] at cycle 97012
Simulation finished, cycleCount = 97013
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 8400384
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96712
HALT operation received from [0][0][0] at cycle 96734
Simulation finished, cycleCount = 96735
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 8497119
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96494
HALT operation received from [0][0][0] at cycle 96564
Simulation finished, cycleCount = 96565
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 8593684
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96812
HALT operation received from [0][0][0] at cycle 96836
Simulation finished, cycleCount = 96837
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 8690521
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96718
HALT operation received from [0][0][0] at cycle 96868
Simulation finished, cycleCount = 96869
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 8787390
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96542
HALT operation received from [0][0][0] at cycle 97002
Simulation finished, cycleCount = 97003
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 8884393
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96838
HALT operation received from [0][1][0] at cycle 96846
Simulation finished, cycleCount = 96847
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 8981240
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97984
HALT operation received from [0][0][0] at cycle 98310
Simulation finished, cycleCount = 98311
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 9079551
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96752
HALT operation received from [0][1][0] at cycle 97066
Simulation finished, cycleCount = 97067
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 9176618
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96710
HALT operation received from [0][0][0] at cycle 96750
Simulation finished, cycleCount = 96751
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 9273369
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97980
HALT operation received from [0][1][0] at cycle 98054
Simulation finished, cycleCount = 98055
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 9371424
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96600
HALT operation received from [0][1][0] at cycle 96804
Simulation finished, cycleCount = 96805
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 9468229
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96912
HALT operation received from [0][1][0] at cycle 97306
Simulation finished, cycleCount = 97307
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 9565536
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97338
HALT operation received from [0][1][0] at cycle 97478
Simulation finished, cycleCount = 97479
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 9663015
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97724
HALT operation received from [0][0][0] at cycle 98332
Simulation finished, cycleCount = 98333
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 9761348
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97006
HALT operation received from [0][1][0] at cycle 97020
Simulation finished, cycleCount = 97021
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 9858369
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 98136
HALT operation received from [0][1][0] at cycle 98292
Simulation finished, cycleCount = 98293
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 9956662
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96812
HALT operation received from [0][0][0] at cycle 96854
Simulation finished, cycleCount = 96855
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 10053517
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96600
HALT operation received from [0][1][0] at cycle 96632
Simulation finished, cycleCount = 96633
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 10150150
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96936
HALT operation received from [0][1][0] at cycle 96992
Simulation finished, cycleCount = 96993
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 10247143
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96474
HALT operation received from [0][0][0] at cycle 96476
Simulation finished, cycleCount = 96477
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 10343620
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96630
HALT operation received from [0][0][0] at cycle 96856
Simulation finished, cycleCount = 96857
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 10440477
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96760
HALT operation received from [0][0][0] at cycle 96880
Simulation finished, cycleCount = 96881
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 10537358
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96682
HALT operation received from [0][1][0] at cycle 96696
Simulation finished, cycleCount = 96697
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 10634055
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96736
HALT operation received from [0][1][0] at cycle 96812
Simulation finished, cycleCount = 96813
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 10730868
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96630
HALT operation received from [0][0][0] at cycle 96636
Simulation finished, cycleCount = 96637
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 10827505
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 97422
HALT operation received from [0][1][0] at cycle 97758
Simulation finished, cycleCount = 97759
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 10925264
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96594
HALT operation received from [0][0][0] at cycle 96648
Simulation finished, cycleCount = 96649
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 11021913
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96468
HALT operation received from [0][1][0] at cycle 96468
Simulation finished, cycleCount = 96469
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 11118382
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96632
HALT operation received from [0][0][0] at cycle 96656
Simulation finished, cycleCount = 96657
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 11215039
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96474
HALT operation received from [0][1][0] at cycle 96492
Simulation finished, cycleCount = 96493
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 11311532
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96694
HALT operation received from [0][1][0] at cycle 96834
Simulation finished, cycleCount = 96835
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 11408367
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96500
HALT operation received from [0][1][0] at cycle 96716
Simulation finished, cycleCount = 96717
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 11505084
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96910
HALT operation received from [0][0][0] at cycle 97218
Simulation finished, cycleCount = 97219
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 11602303
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97274
HALT operation received from [0][0][0] at cycle 97298
Simulation finished, cycleCount = 97299
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 11699602
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96496
HALT operation received from [0][0][0] at cycle 96518
Simulation finished, cycleCount = 96519
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 11796121
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96468
HALT operation received from [0][0][0] at cycle 96518
Simulation finished, cycleCount = 96519
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 11892640
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96646
HALT operation received from [0][1][0] at cycle 96920
Simulation finished, cycleCount = 96921
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 11989561
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96534
HALT operation received from [0][1][0] at cycle 96580
Simulation finished, cycleCount = 96581
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 12086142
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96544
HALT operation received from [0][1][0] at cycle 96734
Simulation finished, cycleCount = 96735
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 12182877
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97128
HALT operation received from [0][0][0] at cycle 97550
Simulation finished, cycleCount = 97551
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 12280428
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 97258
HALT operation received from [0][0][0] at cycle 97434
Simulation finished, cycleCount = 97435
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 12377863
Device: 2 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96636
HALT operation received from [0][1][0] at cycle 96862
Simulation finished, cycleCount = 96863
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 12474726

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
3029704440 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fa5c7394180
Device 1 : LE1 Device ID is 0x7fa5c7394290
Device 2 : LE1 Device ID is 0x7fa5c73943a0
Device 3 : LE1 Device ID is 0x7fa5c73944b0
Device 4 : LE1 Device ID is 0x7fa5c73945c0
Device 5 : LE1 Device ID is 0x7fa5c73946d0
Device 6 : LE1 Device ID is 0x7fa5c73947e0
Device 7 : LE1 Device ID is 0x7fa5c73948f0
Device 8 : LE1 Device ID is 0x7fa5c7394a00
Device 9 : LE1 Device ID is 0x7fa5c7394b10
Device 10 : LE1 Device ID is 0x7fa5c7394c20
Device 11 : LE1 Device ID is 0x7fa5c7394d30
Device 12 : LE1 Device ID is 0x7fa5c7394e40
Device 13 : LE1 Device ID is 0x7fa5c7394f50
Device 14 : LE1 Device ID is 0x7fa5c7395060
Device 15 : LE1 Device ID is 0x7fa5c7395170
Device 16 : LE1 Device ID is 0x7fa5c7395280
Device 17 : LE1 Device ID is 0x7fa5c7395390
Device 18 : LE1 Device ID is 0x7fa5c73954a0
Device 19 : LE1 Device ID is 0x7fa5c73955b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 49698
HALT operation received from [0][2][0] at cycle 49720
HALT operation received from [0][0][0] at cycle 49896
HALT operation received from [0][1][0] at cycle 50122
Simulation finished, cycleCount = 50123
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 50123
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 49100
HALT operation received from [0][3][0] at cycle 49382
HALT operation received from [0][2][0] at cycle 49500
HALT operation received from [0][0][0] at cycle 49712
Simulation finished, cycleCount = 49713
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 99836
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 49492
HALT operation received from [0][0][0] at cycle 49576
HALT operation received from [0][3][0] at cycle 49592
HALT operation received from [0][2][0] at cycle 49594
Simulation finished, cycleCount = 49595
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 149431
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 49678
HALT operation received from [0][1][0] at cycle 49720
HALT operation received from [0][2][0] at cycle 49960
HALT operation received from [0][3][0] at cycle 50118
Simulation finished, cycleCount = 50119
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 199550
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48864
HALT operation received from [0][2][0] at cycle 49048
HALT operation received from [0][3][0] at cycle 49054
HALT operation received from [0][0][0] at cycle 49218
Simulation finished, cycleCount = 49219
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 248769
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 49472
HALT operation received from [0][3][0] at cycle 49522
HALT operation received from [0][1][0] at cycle 49534
HALT operation received from [0][2][0] at cycle 49570
Simulation finished, cycleCount = 49571
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 298340
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48760
HALT operation received from [0][1][0] at cycle 48770
HALT operation received from [0][0][0] at cycle 48868
HALT operation received from [0][3][0] at cycle 48956
Simulation finished, cycleCount = 48957
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 347297
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48540
HALT operation received from [0][0][0] at cycle 48760
HALT operation received from [0][1][0] at cycle 48894
HALT operation received from [0][2][0] at cycle 49236
Simulation finished, cycleCount = 49237
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 396534
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 49364
HALT operation received from [0][1][0] at cycle 49612
HALT operation received from [0][2][0] at cycle 49738
HALT operation received from [0][0][0] at cycle 49814
Simulation finished, cycleCount = 49815
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 446349
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48544
HALT operation received from [0][0][0] at cycle 48960
HALT operation received from [0][3][0] at cycle 48970
HALT operation received from [0][2][0] at cycle 48992
Simulation finished, cycleCount = 48993
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 495342
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48882
HALT operation received from [0][2][0] at cycle 48970
HALT operation received from [0][0][0] at cycle 48980
HALT operation received from [0][3][0] at cycle 49154
Simulation finished, cycleCount = 49155
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 544497
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48698
HALT operation received from [0][1][0] at cycle 48908
HALT operation received from [0][2][0] at cycle 48910
HALT operation received from [0][3][0] at cycle 49132
Simulation finished, cycleCount = 49133
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 593630
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48422
HALT operation received from [0][3][0] at cycle 48532
HALT operation received from [0][2][0] at cycle 48540
HALT operation received from [0][1][0] at cycle 48856
Simulation finished, cycleCount = 48857
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 642487
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48706
HALT operation received from [0][3][0] at cycle 48706
HALT operation received from [0][2][0] at cycle 48748
HALT operation received from [0][1][0] at cycle 49002
Simulation finished, cycleCount = 49003
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 691490
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48690
HALT operation received from [0][2][0] at cycle 48724
HALT operation received from [0][0][0] at cycle 48820
HALT operation received from [0][1][0] at cycle 48836
Simulation finished, cycleCount = 48837
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 740327
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 49536
HALT operation received from [0][2][0] at cycle 49572
HALT operation received from [0][0][0] at cycle 49810
HALT operation received from [0][3][0] at cycle 50590
Simulation finished, cycleCount = 50591
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 790918
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 49560
HALT operation received from [0][2][0] at cycle 49688
HALT operation received from [0][3][0] at cycle 49848
HALT operation received from [0][0][0] at cycle 50050
Simulation finished, cycleCount = 50051
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 840969
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48320
HALT operation received from [0][3][0] at cycle 48386
HALT operation received from [0][2][0] at cycle 48504
HALT operation received from [0][1][0] at cycle 48648
Simulation finished, cycleCount = 48649
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 889618
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48574
HALT operation received from [0][2][0] at cycle 48590
HALT operation received from [0][3][0] at cycle 48628
HALT operation received from [0][0][0] at cycle 48642
Simulation finished, cycleCount = 48643
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 938261
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48408
HALT operation received from [0][2][0] at cycle 48568
HALT operation received from [0][0][0] at cycle 48590
HALT operation received from [0][1][0] at cycle 48700
Simulation finished, cycleCount = 48701
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 986962
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48800
HALT operation received from [0][2][0] at cycle 48810
HALT operation received from [0][1][0] at cycle 48848
HALT operation received from [0][0][0] at cycle 49128
Simulation finished, cycleCount = 49129
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 1036091
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48470
HALT operation received from [0][3][0] at cycle 48506
HALT operation received from [0][0][0] at cycle 48606
HALT operation received from [0][1][0] at cycle 48664
Simulation finished, cycleCount = 48665
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 1084756
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48284
HALT operation received from [0][2][0] at cycle 48316
HALT operation received from [0][1][0] at cycle 48380
HALT operation received from [0][3][0] at cycle 48408
Simulation finished, cycleCount = 48409
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 1133165
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48466
HALT operation received from [0][3][0] at cycle 48676
HALT operation received from [0][2][0] at cycle 48814
HALT operation received from [0][0][0] at cycle 49012
Simulation finished, cycleCount = 49013
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 1182178
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48552
HALT operation received from [0][2][0] at cycle 48692
HALT operation received from [0][0][0] at cycle 48790
HALT operation received from [0][3][0] at cycle 48820
Simulation finished, cycleCount = 48821
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 1230999
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48860
HALT operation received from [0][3][0] at cycle 49180
HALT operation received from [0][0][0] at cycle 49392
HALT operation received from [0][1][0] at cycle 49460
Simulation finished, cycleCount = 49461
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 1280460
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48350
HALT operation received from [0][0][0] at cycle 48456
HALT operation received from [0][1][0] at cycle 48580
HALT operation received from [0][2][0] at cycle 48604
Simulation finished, cycleCount = 48605
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 1329065
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48728
HALT operation received from [0][1][0] at cycle 48826
HALT operation received from [0][0][0] at cycle 48846
HALT operation received from [0][2][0] at cycle 48892
Simulation finished, cycleCount = 48893
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 1377958
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 49202
HALT operation received from [0][1][0] at cycle 49206
HALT operation received from [0][0][0] at cycle 49394
HALT operation received from [0][2][0] at cycle 49516
Simulation finished, cycleCount = 49517
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 1427475
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48440
HALT operation received from [0][1][0] at cycle 48486
HALT operation received from [0][3][0] at cycle 48500
HALT operation received from [0][2][0] at cycle 48644
Simulation finished, cycleCount = 48645
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 1476120
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48362
HALT operation received from [0][1][0] at cycle 48418
HALT operation received from [0][3][0] at cycle 48432
HALT operation received from [0][2][0] at cycle 48718
Simulation finished, cycleCount = 48719
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 1524839
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48652
HALT operation received from [0][0][0] at cycle 48728
HALT operation received from [0][2][0] at cycle 48750
HALT operation received from [0][1][0] at cycle 48862
Simulation finished, cycleCount = 48863
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 1573702
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48390
HALT operation received from [0][1][0] at cycle 48410
HALT operation received from [0][3][0] at cycle 48430
HALT operation received from [0][0][0] at cycle 48446
Simulation finished, cycleCount = 48447
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 1622149
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48314
HALT operation received from [0][2][0] at cycle 48612
HALT operation received from [0][3][0] at cycle 48614
HALT operation received from [0][1][0] at cycle 48622
Simulation finished, cycleCount = 48623
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 1670772
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48366
HALT operation received from [0][0][0] at cycle 48498
HALT operation received from [0][1][0] at cycle 48582
HALT operation received from [0][3][0] at cycle 48596
Simulation finished, cycleCount = 48597
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 1719369
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48988
HALT operation received from [0][3][0] at cycle 49068
HALT operation received from [0][0][0] at cycle 49368
HALT operation received from [0][2][0] at cycle 49404
Simulation finished, cycleCount = 49405
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 1768774
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48738
HALT operation received from [0][0][0] at cycle 49154
HALT operation received from [0][3][0] at cycle 49226
HALT operation received from [0][1][0] at cycle 49528
Simulation finished, cycleCount = 49529
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 1818303
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 49816
HALT operation received from [0][0][0] at cycle 49856
HALT operation received from [0][3][0] at cycle 49952
HALT operation received from [0][1][0] at cycle 50210
Simulation finished, cycleCount = 50211
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 1868514
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48534
HALT operation received from [0][0][0] at cycle 48536
HALT operation received from [0][3][0] at cycle 48664
HALT operation received from [0][1][0] at cycle 49030
Simulation finished, cycleCount = 49031
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 1917545
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48338
HALT operation received from [0][0][0] at cycle 48364
HALT operation received from [0][2][0] at cycle 48370
HALT operation received from [0][1][0] at cycle 48372
Simulation finished, cycleCount = 48373
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 1965918
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48856
HALT operation received from [0][1][0] at cycle 48990
HALT operation received from [0][3][0] at cycle 49014
HALT operation received from [0][0][0] at cycle 49182
Simulation finished, cycleCount = 49183
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 2015101
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48436
HALT operation received from [0][0][0] at cycle 48528
HALT operation received from [0][2][0] at cycle 48570
HALT operation received from [0][3][0] at cycle 48676
Simulation finished, cycleCount = 48677
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 2063778
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48440
HALT operation received from [0][2][0] at cycle 48566
HALT operation received from [0][0][0] at cycle 48636
HALT operation received from [0][1][0] at cycle 48682
Simulation finished, cycleCount = 48683
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 2112461
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48640
HALT operation received from [0][2][0] at cycle 48896
HALT operation received from [0][0][0] at cycle 48930
HALT operation received from [0][3][0] at cycle 49028
Simulation finished, cycleCount = 49029
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 2161490
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48500
HALT operation received from [0][2][0] at cycle 48536
HALT operation received from [0][1][0] at cycle 48562
HALT operation received from [0][3][0] at cycle 48630
Simulation finished, cycleCount = 48631
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 2210121
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48422
HALT operation received from [0][1][0] at cycle 48558
HALT operation received from [0][3][0] at cycle 48596
HALT operation received from [0][0][0] at cycle 48712
Simulation finished, cycleCount = 48713
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 2258834
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48456
HALT operation received from [0][3][0] at cycle 48480
HALT operation received from [0][1][0] at cycle 48514
HALT operation received from [0][2][0] at cycle 48584
Simulation finished, cycleCount = 48585
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 2307419
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48532
HALT operation received from [0][2][0] at cycle 48568
HALT operation received from [0][0][0] at cycle 48666
HALT operation received from [0][1][0] at cycle 48668
Simulation finished, cycleCount = 48669
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 2356088
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48894
HALT operation received from [0][0][0] at cycle 49010
HALT operation received from [0][1][0] at cycle 49156
HALT operation received from [0][3][0] at cycle 49306
Simulation finished, cycleCount = 49307
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 2405395
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48294
HALT operation received from [0][3][0] at cycle 48296
HALT operation received from [0][2][0] at cycle 48314
HALT operation received from [0][0][0] at cycle 48316
Simulation finished, cycleCount = 48317
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 2453712
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48812
HALT operation received from [0][1][0] at cycle 49032
HALT operation received from [0][2][0] at cycle 49256
HALT operation received from [0][0][0] at cycle 49374
Simulation finished, cycleCount = 49375
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 2503087
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48432
HALT operation received from [0][1][0] at cycle 48540
HALT operation received from [0][0][0] at cycle 48554
HALT operation received from [0][3][0] at cycle 48626
Simulation finished, cycleCount = 48627
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 2551714
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48486
HALT operation received from [0][0][0] at cycle 48600
HALT operation received from [0][1][0] at cycle 48824
HALT operation received from [0][2][0] at cycle 48946
Simulation finished, cycleCount = 48947
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 2600661
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48240
HALT operation received from [0][2][0] at cycle 48296
HALT operation received from [0][0][0] at cycle 48550
HALT operation received from [0][1][0] at cycle 48556
Simulation finished, cycleCount = 48557
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 2649218
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48328
HALT operation received from [0][2][0] at cycle 48394
HALT operation received from [0][0][0] at cycle 48402
HALT operation received from [0][3][0] at cycle 48450
Simulation finished, cycleCount = 48451
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 2697669
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 49504
HALT operation received from [0][0][0] at cycle 49514
HALT operation received from [0][3][0] at cycle 49584
HALT operation received from [0][1][0] at cycle 49838
Simulation finished, cycleCount = 49839
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 2747508
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48274
HALT operation received from [0][0][0] at cycle 48276
HALT operation received from [0][1][0] at cycle 48280
HALT operation received from [0][3][0] at cycle 48296
Simulation finished, cycleCount = 48297
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 2795805
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48400
HALT operation received from [0][1][0] at cycle 48512
HALT operation received from [0][3][0] at cycle 48534
HALT operation received from [0][2][0] at cycle 48540
Simulation finished, cycleCount = 48541
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 2844346
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48918
HALT operation received from [0][1][0] at cycle 49042
HALT operation received from [0][2][0] at cycle 49284
HALT operation received from [0][0][0] at cycle 49298
Simulation finished, cycleCount = 49299
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 2893645
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48284
HALT operation received from [0][0][0] at cycle 48314
HALT operation received from [0][2][0] at cycle 48358
HALT operation received from [0][1][0] at cycle 48380
Simulation finished, cycleCount = 48381
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 2942026
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48746
HALT operation received from [0][0][0] at cycle 48798
HALT operation received from [0][1][0] at cycle 48808
HALT operation received from [0][2][0] at cycle 49150
Simulation finished, cycleCount = 49151
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 2991177
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 49226
HALT operation received from [0][1][0] at cycle 49282
HALT operation received from [0][0][0] at cycle 49322
HALT operation received from [0][3][0] at cycle 49456
Simulation finished, cycleCount = 49457
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 3040634
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48302
HALT operation received from [0][0][0] at cycle 48310
HALT operation received from [0][3][0] at cycle 48346
HALT operation received from [0][2][0] at cycle 48354
Simulation finished, cycleCount = 48355
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 3088989
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48354
HALT operation received from [0][0][0] at cycle 48364
HALT operation received from [0][2][0] at cycle 48398
HALT operation received from [0][1][0] at cycle 48404
Simulation finished, cycleCount = 48405
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 3137394
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48678
HALT operation received from [0][2][0] at cycle 48756
HALT operation received from [0][1][0] at cycle 48778
HALT operation received from [0][0][0] at cycle 48906
Simulation finished, cycleCount = 48907
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 3186301
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48372
HALT operation received from [0][1][0] at cycle 48428
HALT operation received from [0][2][0] at cycle 48456
HALT operation received from [0][3][0] at cycle 48796
Simulation finished, cycleCount = 48797
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 3235098
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48322
HALT operation received from [0][0][0] at cycle 48336
HALT operation received from [0][3][0] at cycle 48348
HALT operation received from [0][1][0] at cycle 48366
Simulation finished, cycleCount = 48367
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 3283465
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48290
HALT operation received from [0][0][0] at cycle 48354
HALT operation received from [0][3][0] at cycle 48358
HALT operation received from [0][2][0] at cycle 48482
Simulation finished, cycleCount = 48483
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 3331948
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48360
HALT operation received from [0][3][0] at cycle 48436
HALT operation received from [0][2][0] at cycle 48470
HALT operation received from [0][1][0] at cycle 48734
Simulation finished, cycleCount = 48735
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 3380683
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48366
HALT operation received from [0][3][0] at cycle 48396
HALT operation received from [0][1][0] at cycle 48400
HALT operation received from [0][0][0] at cycle 48406
Simulation finished, cycleCount = 48407
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 3429090
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48346
HALT operation received from [0][3][0] at cycle 48630
HALT operation received from [0][2][0] at cycle 48644
HALT operation received from [0][1][0] at cycle 48698
Simulation finished, cycleCount = 48699
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 3477789
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48480
HALT operation received from [0][0][0] at cycle 48516
HALT operation received from [0][1][0] at cycle 48600
HALT operation received from [0][2][0] at cycle 48894
Simulation finished, cycleCount = 48895
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 3526684
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 49580
HALT operation received from [0][2][0] at cycle 49806
HALT operation received from [0][3][0] at cycle 49862
HALT operation received from [0][1][0] at cycle 49944
Simulation finished, cycleCount = 49945
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 3576629
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48514
HALT operation received from [0][2][0] at cycle 48616
HALT operation received from [0][0][0] at cycle 48626
HALT operation received from [0][3][0] at cycle 48632
Simulation finished, cycleCount = 48633
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 3625262
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48322
HALT operation received from [0][3][0] at cycle 48324
HALT operation received from [0][2][0] at cycle 48338
HALT operation received from [0][0][0] at cycle 48410
Simulation finished, cycleCount = 48411
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 3673673
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48492
HALT operation received from [0][3][0] at cycle 48530
HALT operation received from [0][1][0] at cycle 48592
HALT operation received from [0][2][0] at cycle 48650
Simulation finished, cycleCount = 48651
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 3722324
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48454
HALT operation received from [0][0][0] at cycle 48498
HALT operation received from [0][1][0] at cycle 48550
HALT operation received from [0][3][0] at cycle 48646
Simulation finished, cycleCount = 48647
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 3770971
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48348
HALT operation received from [0][3][0] at cycle 48368
HALT operation received from [0][1][0] at cycle 48394
HALT operation received from [0][0][0] at cycle 48452
Simulation finished, cycleCount = 48453
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 3819424
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48690
HALT operation received from [0][2][0] at cycle 48746
HALT operation received from [0][0][0] at cycle 48806
HALT operation received from [0][3][0] at cycle 49014
Simulation finished, cycleCount = 49015
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 3868439
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48274
HALT operation received from [0][1][0] at cycle 48274
HALT operation received from [0][2][0] at cycle 48278
HALT operation received from [0][3][0] at cycle 48290
Simulation finished, cycleCount = 48291
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 3916730
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48426
HALT operation received from [0][0][0] at cycle 48436
HALT operation received from [0][1][0] at cycle 48438
HALT operation received from [0][3][0] at cycle 48454
Simulation finished, cycleCount = 48455
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 3965185
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48248
HALT operation received from [0][0][0] at cycle 48252
HALT operation received from [0][1][0] at cycle 48302
HALT operation received from [0][3][0] at cycle 48466
Simulation finished, cycleCount = 48467
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 4013652
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 49128
HALT operation received from [0][1][0] at cycle 49152
HALT operation received from [0][3][0] at cycle 49292
HALT operation received from [0][0][0] at cycle 49298
Simulation finished, cycleCount = 49299
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 4062951
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48244
HALT operation received from [0][1][0] at cycle 48246
HALT operation received from [0][3][0] at cycle 48256
HALT operation received from [0][0][0] at cycle 48340
Simulation finished, cycleCount = 48341
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 4111292
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48354
HALT operation received from [0][2][0] at cycle 48364
HALT operation received from [0][0][0] at cycle 48402
HALT operation received from [0][1][0] at cycle 48446
Simulation finished, cycleCount = 48447
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 4159739
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48374
HALT operation received from [0][1][0] at cycle 48448
HALT operation received from [0][0][0] at cycle 48496
HALT operation received from [0][2][0] at cycle 48528
Simulation finished, cycleCount = 48529
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 4208268
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48340
HALT operation received from [0][2][0] at cycle 48356
HALT operation received from [0][3][0] at cycle 48384
HALT operation received from [0][0][0] at cycle 48390
Simulation finished, cycleCount = 48391
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 4256659
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48240
HALT operation received from [0][2][0] at cycle 48240
HALT operation received from [0][3][0] at cycle 48266
HALT operation received from [0][0][0] at cycle 48336
Simulation finished, cycleCount = 48337
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 4304996
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48336
HALT operation received from [0][0][0] at cycle 48358
HALT operation received from [0][1][0] at cycle 48488
HALT operation received from [0][2][0] at cycle 48490
Simulation finished, cycleCount = 48491
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 4353487
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48330
HALT operation received from [0][0][0] at cycle 48358
HALT operation received from [0][1][0] at cycle 48400
HALT operation received from [0][2][0] at cycle 48522
Simulation finished, cycleCount = 48523
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 4402010
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48272
HALT operation received from [0][1][0] at cycle 48282
HALT operation received from [0][2][0] at cycle 48330
HALT operation received from [0][0][0] at cycle 48684
Simulation finished, cycleCount = 48685
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 4450695
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48406
HALT operation received from [0][3][0] at cycle 48406
HALT operation received from [0][2][0] at cycle 48444
HALT operation received from [0][1][0] at cycle 48452
Simulation finished, cycleCount = 48453
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 4499148
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48966
HALT operation received from [0][3][0] at cycle 49030
HALT operation received from [0][2][0] at cycle 49042
HALT operation received from [0][0][0] at cycle 49280
Simulation finished, cycleCount = 49281
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 4548429
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48334
HALT operation received from [0][3][0] at cycle 48400
HALT operation received from [0][2][0] at cycle 48430
HALT operation received from [0][1][0] at cycle 48678
Simulation finished, cycleCount = 48679
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 4597108
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48318
HALT operation received from [0][3][0] at cycle 48342
HALT operation received from [0][1][0] at cycle 48380
HALT operation received from [0][2][0] at cycle 48444
Simulation finished, cycleCount = 48445
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 4645553
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48940
HALT operation received from [0][0][0] at cycle 48964
HALT operation received from [0][2][0] at cycle 49028
HALT operation received from [0][3][0] at cycle 49126
Simulation finished, cycleCount = 49127
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 4694680
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48296
HALT operation received from [0][0][0] at cycle 48316
HALT operation received from [0][3][0] at cycle 48330
HALT operation received from [0][1][0] at cycle 48486
Simulation finished, cycleCount = 48487
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 4743167
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48436
HALT operation received from [0][0][0] at cycle 48488
HALT operation received from [0][1][0] at cycle 48644
HALT operation received from [0][3][0] at cycle 48674
Simulation finished, cycleCount = 48675
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 4791842
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48650
HALT operation received from [0][0][0] at cycle 48700
HALT operation received from [0][1][0] at cycle 48726
HALT operation received from [0][3][0] at cycle 48764
Simulation finished, cycleCount = 48765
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 4840607
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48778
HALT operation received from [0][3][0] at cycle 48958
HALT operation received from [0][2][0] at cycle 49014
HALT operation received from [0][0][0] at cycle 49330
Simulation finished, cycleCount = 49331
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 4889938
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48450
HALT operation received from [0][0][0] at cycle 48498
HALT operation received from [0][2][0] at cycle 48520
HALT operation received from [0][1][0] at cycle 48582
Simulation finished, cycleCount = 48583
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 4938521
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48984
HALT operation received from [0][3][0] at cycle 49146
HALT operation received from [0][1][0] at cycle 49158
HALT operation received from [0][2][0] at cycle 49164
Simulation finished, cycleCount = 49165
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 4987686
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48400
HALT operation received from [0][2][0] at cycle 48422
HALT operation received from [0][1][0] at cycle 48424
HALT operation received from [0][0][0] at cycle 48444
Simulation finished, cycleCount = 48445
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 5036131
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48300
HALT operation received from [0][3][0] at cycle 48306
HALT operation received from [0][0][0] at cycle 48312
HALT operation received from [0][1][0] at cycle 48338
Simulation finished, cycleCount = 48339
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 5084470
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48380
HALT operation received from [0][3][0] at cycle 48468
HALT operation received from [0][1][0] at cycle 48536
HALT operation received from [0][0][0] at cycle 48568
Simulation finished, cycleCount = 48569
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 5133039
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48242
HALT operation received from [0][1][0] at cycle 48242
HALT operation received from [0][3][0] at cycle 48244
HALT operation received from [0][2][0] at cycle 48246
Simulation finished, cycleCount = 48247
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 5181286
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48242
HALT operation received from [0][1][0] at cycle 48400
HALT operation received from [0][0][0] at cycle 48414
HALT operation received from [0][2][0] at cycle 48454
Simulation finished, cycleCount = 48455
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 5229741
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48324
HALT operation received from [0][1][0] at cycle 48344
HALT operation received from [0][3][0] at cycle 48428
HALT operation received from [0][0][0] at cycle 48568
Simulation finished, cycleCount = 48569
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 5278310
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48304
HALT operation received from [0][0][0] at cycle 48316
HALT operation received from [0][2][0] at cycle 48378
HALT operation received from [0][1][0] at cycle 48404
Simulation finished, cycleCount = 48405
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 5326715
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48348
HALT operation received from [0][0][0] at cycle 48400
HALT operation received from [0][3][0] at cycle 48406
HALT operation received from [0][1][0] at cycle 48418
Simulation finished, cycleCount = 48419
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 5375134
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48316
HALT operation received from [0][2][0] at cycle 48318
HALT operation received from [0][1][0] at cycle 48326
HALT operation received from [0][0][0] at cycle 48330
Simulation finished, cycleCount = 48331
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 5423465
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48494
HALT operation received from [0][3][0] at cycle 48766
HALT operation received from [0][0][0] at cycle 48940
HALT operation received from [0][1][0] at cycle 49004
Simulation finished, cycleCount = 49005
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 5472470
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48298
HALT operation received from [0][0][0] at cycle 48302
HALT operation received from [0][3][0] at cycle 48308
HALT operation received from [0][2][0] at cycle 48358
Simulation finished, cycleCount = 48359
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 5520829
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48240
HALT operation received from [0][1][0] at cycle 48240
HALT operation received from [0][2][0] at cycle 48240
HALT operation received from [0][3][0] at cycle 48240
Simulation finished, cycleCount = 48241
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 5569070
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48318
HALT operation received from [0][0][0] at cycle 48320
HALT operation received from [0][3][0] at cycle 48326
HALT operation received from [0][2][0] at cycle 48348
Simulation finished, cycleCount = 48349
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 5617419
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48240
HALT operation received from [0][0][0] at cycle 48246
HALT operation received from [0][3][0] at cycle 48246
HALT operation received from [0][1][0] at cycle 48258
Simulation finished, cycleCount = 48259
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 5665678
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48278
HALT operation received from [0][2][0] at cycle 48314
HALT operation received from [0][0][0] at cycle 48392
HALT operation received from [0][1][0] at cycle 48568
Simulation finished, cycleCount = 48569
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 5714247
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48252
HALT operation received from [0][2][0] at cycle 48260
HALT operation received from [0][3][0] at cycle 48262
HALT operation received from [0][1][0] at cycle 48466
Simulation finished, cycleCount = 48467
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 5762714
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48386
HALT operation received from [0][0][0] at cycle 48524
HALT operation received from [0][1][0] at cycle 48536
HALT operation received from [0][2][0] at cycle 48706
Simulation finished, cycleCount = 48707
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 5811421
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48528
HALT operation received from [0][0][0] at cycle 48550
HALT operation received from [0][1][0] at cycle 48758
HALT operation received from [0][2][0] at cycle 48760
Simulation finished, cycleCount = 48761
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 5860182
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48240
HALT operation received from [0][0][0] at cycle 48244
HALT operation received from [0][3][0] at cycle 48268
HALT operation received from [0][2][0] at cycle 48286
Simulation finished, cycleCount = 48287
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 5908469
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48240
HALT operation received from [0][1][0] at cycle 48240
HALT operation received from [0][3][0] at cycle 48240
HALT operation received from [0][2][0] at cycle 48290
Simulation finished, cycleCount = 48291
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 5956760
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48294
HALT operation received from [0][2][0] at cycle 48364
HALT operation received from [0][1][0] at cycle 48462
HALT operation received from [0][3][0] at cycle 48470
Simulation finished, cycleCount = 48471
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 6005231
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 48272
HALT operation received from [0][0][0] at cycle 48274
HALT operation received from [0][3][0] at cycle 48288
HALT operation received from [0][1][0] at cycle 48304
Simulation finished, cycleCount = 48305
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 6053536
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48262
HALT operation received from [0][0][0] at cycle 48266
HALT operation received from [0][2][0] at cycle 48290
HALT operation received from [0][1][0] at cycle 48484
Simulation finished, cycleCount = 48485
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 6102021
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 48558
HALT operation received from [0][0][0] at cycle 48576
HALT operation received from [0][3][0] at cycle 48582
HALT operation received from [0][2][0] at cycle 48986
Simulation finished, cycleCount = 48987
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 6151008
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 48626
HALT operation received from [0][1][0] at cycle 48644
HALT operation received from [0][2][0] at cycle 48712
HALT operation received from [0][0][0] at cycle 48734
Simulation finished, cycleCount = 48735
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 6199743
Device: 4 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 48274
HALT operation received from [0][1][0] at cycle 48350
HALT operation received from [0][2][0] at cycle 48374
HALT operation received from [0][3][0] at cycle 48524
Simulation finished, cycleCount = 48525
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 6248268

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
3290832632 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.011
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fb4a0ab4180
Device 1 : LE1 Device ID is 0x7fb4a0ab4290
Device 2 : LE1 Device ID is 0x7fb4a0ab43a0
Device 3 : LE1 Device ID is 0x7fb4a0ab44b0
Device 4 : LE1 Device ID is 0x7fb4a0ab45c0
Device 5 : LE1 Device ID is 0x7fb4a0ab46d0
Device 6 : LE1 Device ID is 0x7fb4a0ab47e0
Device 7 : LE1 Device ID is 0x7fb4a0ab48f0
Device 8 : LE1 Device ID is 0x7fb4a0ab4a00
Device 9 : LE1 Device ID is 0x7fb4a0ab4b10
Device 10 : LE1 Device ID is 0x7fb4a0ab4c20
Device 11 : LE1 Device ID is 0x7fb4a0ab4d30
Device 12 : LE1 Device ID is 0x7fb4a0ab4e40
Device 13 : LE1 Device ID is 0x7fb4a0ab4f50
Device 14 : LE1 Device ID is 0x7fb4a0ab5060
Device 15 : LE1 Device ID is 0x7fb4a0ab5170
Device 16 : LE1 Device ID is 0x7fb4a0ab5280
Device 17 : LE1 Device ID is 0x7fb4a0ab5390
Device 18 : LE1 Device ID is 0x7fb4a0ab54a0
Device 19 : LE1 Device ID is 0x7fb4a0ab55b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Error: clGetEventEventInfo Failed with Error Code: Error code : CL_INVALID_EVENT
Location : SDKCommon.cpp:104
Error: WaitForEventAndRelease(writeEvt) Failed
Location : FloydWarshall.cpp:281
Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f56b7c9c180
Device 1 : LE1 Device ID is 0x7f56b7c9c290
Device 2 : LE1 Device ID is 0x7f56b7c9c3a0
Device 3 : LE1 Device ID is 0x7f56b7c9c4b0
Device 4 : LE1 Device ID is 0x7f56b7c9c5c0
Device 5 : LE1 Device ID is 0x7f56b7c9c6d0
Device 6 : LE1 Device ID is 0x7f56b7c9c7e0
Device 7 : LE1 Device ID is 0x7f56b7c9c8f0
Device 8 : LE1 Device ID is 0x7f56b7c9ca00
Device 9 : LE1 Device ID is 0x7f56b7c9cb10
Device 10 : LE1 Device ID is 0x7f56b7c9cc20
Device 11 : LE1 Device ID is 0x7f56b7c9cd30
Device 12 : LE1 Device ID is 0x7f56b7c9ce40
Device 13 : LE1 Device ID is 0x7f56b7c9cf50
Device 14 : LE1 Device ID is 0x7f56b7c9d060
Device 15 : LE1 Device ID is 0x7f56b7c9d170
Device 16 : LE1 Device ID is 0x7f56b7c9d280
Device 17 : LE1 Device ID is 0x7f56b7c9d390
Device 18 : LE1 Device ID is 0x7f56b7c9d4a0
Device 19 : LE1 Device ID is 0x7f56b7c9d5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12334
HALT operation received from [0][7][0] at cycle 12388
HALT operation received from [0][9][0] at cycle 12406
HALT operation received from [0][10][0] at cycle 12410
HALT operation received from [0][2][0] at cycle 12424
HALT operation received from [0][8][0] at cycle 12428
HALT operation received from [0][14][0] at cycle 12428
HALT operation received from [0][12][0] at cycle 12462
HALT operation received from [0][11][0] at cycle 12466
HALT operation received from [0][1][0] at cycle 12476
HALT operation received from [0][6][0] at cycle 12494
HALT operation received from [0][0][0] at cycle 12500
HALT operation received from [0][4][0] at cycle 12542
HALT operation received from [0][3][0] at cycle 12546
HALT operation received from [0][13][0] at cycle 12624
HALT operation received from [0][5][0] at cycle 12652
Simulation finished, cycleCount = 12653
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 12653
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12220
HALT operation received from [0][9][0] at cycle 12256
HALT operation received from [0][3][0] at cycle 12282
HALT operation received from [0][5][0] at cycle 12290
HALT operation received from [0][2][0] at cycle 12312
HALT operation received from [0][7][0] at cycle 12356
HALT operation received from [0][0][0] at cycle 12360
HALT operation received from [0][11][0] at cycle 12366
HALT operation received from [0][6][0] at cycle 12370
HALT operation received from [0][13][0] at cycle 12370
HALT operation received from [0][10][0] at cycle 12404
HALT operation received from [0][15][0] at cycle 12414
HALT operation received from [0][4][0] at cycle 12426
HALT operation received from [0][8][0] at cycle 12428
HALT operation received from [0][14][0] at cycle 12450
HALT operation received from [0][12][0] at cycle 12534
Simulation finished, cycleCount = 12535
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 25188
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12294
HALT operation received from [0][0][0] at cycle 12332
HALT operation received from [0][3][0] at cycle 12362
HALT operation received from [0][6][0] at cycle 12368
HALT operation received from [0][2][0] at cycle 12386
HALT operation received from [0][1][0] at cycle 12388
HALT operation received from [0][13][0] at cycle 12394
HALT operation received from [0][4][0] at cycle 12400
HALT operation received from [0][8][0] at cycle 12402
HALT operation received from [0][7][0] at cycle 12410
HALT operation received from [0][15][0] at cycle 12424
HALT operation received from [0][14][0] at cycle 12428
HALT operation received from [0][11][0] at cycle 12432
HALT operation received from [0][10][0] at cycle 12448
HALT operation received from [0][9][0] at cycle 12452
HALT operation received from [0][12][0] at cycle 12478
Simulation finished, cycleCount = 12479
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 37667
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12364
HALT operation received from [0][9][0] at cycle 12376
HALT operation received from [0][12][0] at cycle 12376
HALT operation received from [0][4][0] at cycle 12384
HALT operation received from [0][3][0] at cycle 12456
HALT operation received from [0][6][0] at cycle 12456
HALT operation received from [0][0][0] at cycle 12468
HALT operation received from [0][14][0] at cycle 12470
HALT operation received from [0][11][0] at cycle 12480
HALT operation received from [0][5][0] at cycle 12482
HALT operation received from [0][8][0] at cycle 12486
HALT operation received from [0][2][0] at cycle 12534
HALT operation received from [0][13][0] at cycle 12534
HALT operation received from [0][10][0] at cycle 12536
HALT operation received from [0][7][0] at cycle 12580
HALT operation received from [0][15][0] at cycle 12638
Simulation finished, cycleCount = 12639
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 50306
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12178
HALT operation received from [0][9][0] at cycle 12210
HALT operation received from [0][2][0] at cycle 12218
HALT operation received from [0][5][0] at cycle 12234
HALT operation received from [0][7][0] at cycle 12250
HALT operation received from [0][3][0] at cycle 12254
HALT operation received from [0][10][0] at cycle 12260
HALT operation received from [0][0][0] at cycle 12276
HALT operation received from [0][13][0] at cycle 12278
HALT operation received from [0][11][0] at cycle 12284
HALT operation received from [0][6][0] at cycle 12286
HALT operation received from [0][15][0] at cycle 12302
HALT operation received from [0][8][0] at cycle 12312
HALT operation received from [0][14][0] at cycle 12320
HALT operation received from [0][4][0] at cycle 12332
HALT operation received from [0][12][0] at cycle 12334
Simulation finished, cycleCount = 12335
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 62641
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][14][0] at cycle 12280
HALT operation received from [0][6][0] at cycle 12286
HALT operation received from [0][0][0] at cycle 12296
HALT operation received from [0][8][0] at cycle 12296
HALT operation received from [0][3][0] at cycle 12334
HALT operation received from [0][5][0] at cycle 12346
HALT operation received from [0][13][0] at cycle 12364
HALT operation received from [0][11][0] at cycle 12370
HALT operation received from [0][15][0] at cycle 12404
HALT operation received from [0][9][0] at cycle 12422
HALT operation received from [0][1][0] at cycle 12438
HALT operation received from [0][12][0] at cycle 12442
HALT operation received from [0][7][0] at cycle 12450
HALT operation received from [0][4][0] at cycle 12474
HALT operation received from [0][10][0] at cycle 12514
HALT operation received from [0][2][0] at cycle 12526
Simulation finished, cycleCount = 12527
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 75168
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12174
HALT operation received from [0][10][0] at cycle 12176
HALT operation received from [0][0][0] at cycle 12180
HALT operation received from [0][13][0] at cycle 12186
HALT operation received from [0][5][0] at cycle 12188
HALT operation received from [0][6][0] at cycle 12200
HALT operation received from [0][14][0] at cycle 12200
HALT operation received from [0][7][0] at cycle 12212
HALT operation received from [0][9][0] at cycle 12214
HALT operation received from [0][1][0] at cycle 12218
HALT operation received from [0][2][0] at cycle 12220
HALT operation received from [0][15][0] at cycle 12222
HALT operation received from [0][12][0] at cycle 12256
HALT operation received from [0][3][0] at cycle 12270
HALT operation received from [0][11][0] at cycle 12288
HALT operation received from [0][4][0] at cycle 12294
Simulation finished, cycleCount = 12295
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 87463
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12136
HALT operation received from [0][3][0] at cycle 12138
HALT operation received from [0][11][0] at cycle 12138
HALT operation received from [0][7][0] at cycle 12164
HALT operation received from [0][8][0] at cycle 12170
HALT operation received from [0][12][0] at cycle 12186
HALT operation received from [0][0][0] at cycle 12202
HALT operation received from [0][13][0] at cycle 12202
HALT operation received from [0][9][0] at cycle 12212
HALT operation received from [0][5][0] at cycle 12220
HALT operation received from [0][4][0] at cycle 12238
HALT operation received from [0][10][0] at cycle 12290
HALT operation received from [0][1][0] at cycle 12296
HALT operation received from [0][14][0] at cycle 12302
HALT operation received from [0][6][0] at cycle 12322
HALT operation received from [0][2][0] at cycle 12358
Simulation finished, cycleCount = 12359
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 99822
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12288
HALT operation received from [0][11][0] at cycle 12296
HALT operation received from [0][5][0] at cycle 12342
HALT operation received from [0][13][0] at cycle 12354
HALT operation received from [0][2][0] at cycle 12386
HALT operation received from [0][15][0] at cycle 12404
HALT operation received from [0][7][0] at cycle 12412
HALT operation received from [0][4][0] at cycle 12422
HALT operation received from [0][12][0] at cycle 12422
HALT operation received from [0][10][0] at cycle 12434
HALT operation received from [0][14][0] at cycle 12472
HALT operation received from [0][1][0] at cycle 12474
HALT operation received from [0][9][0] at cycle 12478
HALT operation received from [0][6][0] at cycle 12482
HALT operation received from [0][0][0] at cycle 12500
HALT operation received from [0][8][0] at cycle 12506
Simulation finished, cycleCount = 12507
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 112329
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][13][0] at cycle 12140
HALT operation received from [0][5][0] at cycle 12142
HALT operation received from [0][9][0] at cycle 12144
HALT operation received from [0][1][0] at cycle 12154
HALT operation received from [0][0][0] at cycle 12176
HALT operation received from [0][15][0] at cycle 12180
HALT operation received from [0][8][0] at cycle 12182
HALT operation received from [0][7][0] at cycle 12206
HALT operation received from [0][14][0] at cycle 12240
HALT operation received from [0][6][0] at cycle 12260
HALT operation received from [0][10][0] at cycle 12260
HALT operation received from [0][2][0] at cycle 12268
HALT operation received from [0][11][0] at cycle 12296
HALT operation received from [0][12][0] at cycle 12308
HALT operation received from [0][3][0] at cycle 12324
HALT operation received from [0][4][0] at cycle 12330
Simulation finished, cycleCount = 12331
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 124660
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12168
HALT operation received from [0][4][0] at cycle 12190
HALT operation received from [0][2][0] at cycle 12192
HALT operation received from [0][5][0] at cycle 12192
HALT operation received from [0][11][0] at cycle 12218
HALT operation received from [0][1][0] at cycle 12222
HALT operation received from [0][9][0] at cycle 12252
HALT operation received from [0][13][0] at cycle 12252
HALT operation received from [0][12][0] at cycle 12254
HALT operation received from [0][6][0] at cycle 12258
HALT operation received from [0][10][0] at cycle 12262
HALT operation received from [0][0][0] at cycle 12274
HALT operation received from [0][14][0] at cycle 12294
HALT operation received from [0][8][0] at cycle 12298
HALT operation received from [0][7][0] at cycle 12370
HALT operation received from [0][15][0] at cycle 12434
Simulation finished, cycleCount = 12435
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 137095
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12112
HALT operation received from [0][0][0] at cycle 12116
HALT operation received from [0][7][0] at cycle 12124
HALT operation received from [0][6][0] at cycle 12138
HALT operation received from [0][5][0] at cycle 12146
HALT operation received from [0][2][0] at cycle 12148
HALT operation received from [0][1][0] at cycle 12174
HALT operation received from [0][8][0] at cycle 12246
HALT operation received from [0][12][0] at cycle 12260
HALT operation received from [0][3][0] at cycle 12262
HALT operation received from [0][15][0] at cycle 12264
HALT operation received from [0][9][0] at cycle 12308
HALT operation received from [0][13][0] at cycle 12316
HALT operation received from [0][10][0] at cycle 12322
HALT operation received from [0][14][0] at cycle 12338
HALT operation received from [0][11][0] at cycle 12518
Simulation finished, cycleCount = 12519
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 149614
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12088
HALT operation received from [0][8][0] at cycle 12102
HALT operation received from [0][4][0] at cycle 12106
HALT operation received from [0][2][0] at cycle 12112
HALT operation received from [0][7][0] at cycle 12124
HALT operation received from [0][3][0] at cycle 12142
HALT operation received from [0][6][0] at cycle 12142
HALT operation received from [0][15][0] at cycle 12144
HALT operation received from [0][10][0] at cycle 12150
HALT operation received from [0][11][0] at cycle 12158
HALT operation received from [0][12][0] at cycle 12162
HALT operation received from [0][14][0] at cycle 12172
HALT operation received from [0][1][0] at cycle 12182
HALT operation received from [0][5][0] at cycle 12192
HALT operation received from [0][9][0] at cycle 12238
HALT operation received from [0][13][0] at cycle 12280
Simulation finished, cycleCount = 12281
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 161895
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][6][0] at cycle 12156
HALT operation received from [0][4][0] at cycle 12166
HALT operation received from [0][3][0] at cycle 12174
HALT operation received from [0][12][0] at cycle 12174
HALT operation received from [0][11][0] at cycle 12176
HALT operation received from [0][14][0] at cycle 12184
HALT operation received from [0][15][0] at cycle 12190
HALT operation received from [0][0][0] at cycle 12194
HALT operation received from [0][7][0] at cycle 12202
HALT operation received from [0][8][0] at cycle 12208
HALT operation received from [0][10][0] at cycle 12216
HALT operation received from [0][2][0] at cycle 12228
HALT operation received from [0][1][0] at cycle 12250
HALT operation received from [0][13][0] at cycle 12258
HALT operation received from [0][9][0] at cycle 12262
HALT operation received from [0][5][0] at cycle 12268
Simulation finished, cycleCount = 12269
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 174164
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12132
HALT operation received from [0][9][0] at cycle 12166
HALT operation received from [0][6][0] at cycle 12172
HALT operation received from [0][1][0] at cycle 12178
HALT operation received from [0][14][0] at cycle 12184
HALT operation received from [0][3][0] at cycle 12188
HALT operation received from [0][15][0] at cycle 12188
HALT operation received from [0][2][0] at cycle 12192
HALT operation received from [0][4][0] at cycle 12198
HALT operation received from [0][0][0] at cycle 12204
HALT operation received from [0][10][0] at cycle 12212
HALT operation received from [0][11][0] at cycle 12218
HALT operation received from [0][12][0] at cycle 12224
HALT operation received from [0][8][0] at cycle 12230
HALT operation received from [0][5][0] at cycle 12250
HALT operation received from [0][13][0] at cycle 12278
Simulation finished, cycleCount = 12279
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 186443
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12332
HALT operation received from [0][12][0] at cycle 12344
HALT operation received from [0][5][0] at cycle 12352
HALT operation received from [0][2][0] at cycle 12374
HALT operation received from [0][14][0] at cycle 12388
HALT operation received from [0][13][0] at cycle 12392
HALT operation received from [0][9][0] at cycle 12396
HALT operation received from [0][6][0] at cycle 12416
HALT operation received from [0][10][0] at cycle 12430
HALT operation received from [0][1][0] at cycle 12432
HALT operation received from [0][0][0] at cycle 12582
HALT operation received from [0][8][0] at cycle 12588
HALT operation received from [0][7][0] at cycle 12602
HALT operation received from [0][15][0] at cycle 12622
HALT operation received from [0][11][0] at cycle 12660
HALT operation received from [0][3][0] at cycle 12742
Simulation finished, cycleCount = 12743
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 199186
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12288
HALT operation received from [0][13][0] at cycle 12316
HALT operation received from [0][11][0] at cycle 12326
HALT operation received from [0][9][0] at cycle 12362
HALT operation received from [0][2][0] at cycle 12380
HALT operation received from [0][12][0] at cycle 12396
HALT operation received from [0][5][0] at cycle 12420
HALT operation received from [0][14][0] at cycle 12450
HALT operation received from [0][3][0] at cycle 12456
HALT operation received from [0][8][0] at cycle 12466
HALT operation received from [0][15][0] at cycle 12486
HALT operation received from [0][1][0] at cycle 12498
HALT operation received from [0][4][0] at cycle 12586
HALT operation received from [0][6][0] at cycle 12606
HALT operation received from [0][7][0] at cycle 12616
HALT operation received from [0][0][0] at cycle 12638
Simulation finished, cycleCount = 12639
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 211825
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12074
HALT operation received from [0][12][0] at cycle 12082
HALT operation received from [0][0][0] at cycle 12094
HALT operation received from [0][6][0] at cycle 12094
HALT operation received from [0][7][0] at cycle 12098
HALT operation received from [0][3][0] at cycle 12100
HALT operation received from [0][8][0] at cycle 12106
HALT operation received from [0][15][0] at cycle 12110
HALT operation received from [0][11][0] at cycle 12114
HALT operation received from [0][14][0] at cycle 12122
HALT operation received from [0][5][0] at cycle 12126
HALT operation received from [0][13][0] at cycle 12126
HALT operation received from [0][10][0] at cycle 12158
HALT operation received from [0][2][0] at cycle 12166
HALT operation received from [0][9][0] at cycle 12212
HALT operation received from [0][1][0] at cycle 12220
Simulation finished, cycleCount = 12221
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 224046
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12144
HALT operation received from [0][3][0] at cycle 12144
HALT operation received from [0][5][0] at cycle 12146
HALT operation received from [0][14][0] at cycle 12150
HALT operation received from [0][6][0] at cycle 12152
HALT operation received from [0][13][0] at cycle 12152
HALT operation received from [0][2][0] at cycle 12158
HALT operation received from [0][11][0] at cycle 12160
HALT operation received from [0][4][0] at cycle 12162
HALT operation received from [0][10][0] at cycle 12166
HALT operation received from [0][9][0] at cycle 12168
HALT operation received from [0][12][0] at cycle 12168
HALT operation received from [0][0][0] at cycle 12172
HALT operation received from [0][7][0] at cycle 12174
HALT operation received from [0][8][0] at cycle 12176
HALT operation received from [0][15][0] at cycle 12186
Simulation finished, cycleCount = 12187
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 236233
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12100
HALT operation received from [0][3][0] at cycle 12102
HALT operation received from [0][15][0] at cycle 12118
HALT operation received from [0][1][0] at cycle 12122
HALT operation received from [0][9][0] at cycle 12124
HALT operation received from [0][11][0] at cycle 12124
HALT operation received from [0][0][0] at cycle 12126
HALT operation received from [0][6][0] at cycle 12130
HALT operation received from [0][8][0] at cycle 12132
HALT operation received from [0][2][0] at cycle 12144
HALT operation received from [0][10][0] at cycle 12162
HALT operation received from [0][14][0] at cycle 12168
HALT operation received from [0][4][0] at cycle 12172
HALT operation received from [0][12][0] at cycle 12196
HALT operation received from [0][5][0] at cycle 12242
HALT operation received from [0][13][0] at cycle 12248
Simulation finished, cycleCount = 12249
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 248482
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][9][0] at cycle 12140
HALT operation received from [0][10][0] at cycle 12150
HALT operation received from [0][15][0] at cycle 12166
HALT operation received from [0][11][0] at cycle 12182
HALT operation received from [0][14][0] at cycle 12200
HALT operation received from [0][7][0] at cycle 12222
HALT operation received from [0][1][0] at cycle 12224
HALT operation received from [0][2][0] at cycle 12234
HALT operation received from [0][13][0] at cycle 12238
HALT operation received from [0][8][0] at cycle 12260
HALT operation received from [0][6][0] at cycle 12262
HALT operation received from [0][3][0] at cycle 12266
HALT operation received from [0][12][0] at cycle 12278
HALT operation received from [0][5][0] at cycle 12282
HALT operation received from [0][0][0] at cycle 12304
HALT operation received from [0][4][0] at cycle 12322
Simulation finished, cycleCount = 12323
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 260805
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12086
HALT operation received from [0][2][0] at cycle 12090
HALT operation received from [0][6][0] at cycle 12092
HALT operation received from [0][4][0] at cycle 12114
HALT operation received from [0][1][0] at cycle 12116
HALT operation received from [0][3][0] at cycle 12126
HALT operation received from [0][15][0] at cycle 12128
HALT operation received from [0][0][0] at cycle 12130
HALT operation received from [0][5][0] at cycle 12140
HALT operation received from [0][10][0] at cycle 12146
HALT operation received from [0][14][0] at cycle 12178
HALT operation received from [0][12][0] at cycle 12196
HALT operation received from [0][9][0] at cycle 12200
HALT operation received from [0][8][0] at cycle 12202
HALT operation received from [0][11][0] at cycle 12202
HALT operation received from [0][13][0] at cycle 12244
Simulation finished, cycleCount = 12245
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 273050
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][0][0] at cycle 12072
HALT operation received from [0][4][0] at cycle 12072
HALT operation received from [0][6][0] at cycle 12072
HALT operation received from [0][13][0] at cycle 12076
HALT operation received from [0][2][0] at cycle 12082
HALT operation received from [0][12][0] at cycle 12082
HALT operation received from [0][7][0] at cycle 12094
HALT operation received from [0][8][0] at cycle 12094
HALT operation received from [0][14][0] at cycle 12098
HALT operation received from [0][10][0] at cycle 12100
HALT operation received from [0][11][0] at cycle 12114
HALT operation received from [0][3][0] at cycle 12118
HALT operation received from [0][15][0] at cycle 12118
HALT operation received from [0][1][0] at cycle 12124
HALT operation received from [0][9][0] at cycle 12150
Simulation finished, cycleCount = 12151
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 285201
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12098
HALT operation received from [0][1][0] at cycle 12106
HALT operation received from [0][2][0] at cycle 12138
HALT operation received from [0][7][0] at cycle 12140
HALT operation received from [0][9][0] at cycle 12144
HALT operation received from [0][3][0] at cycle 12152
HALT operation received from [0][13][0] at cycle 12154
HALT operation received from [0][15][0] at cycle 12204
HALT operation received from [0][6][0] at cycle 12208
HALT operation received from [0][10][0] at cycle 12210
HALT operation received from [0][0][0] at cycle 12214
HALT operation received from [0][11][0] at cycle 12216
HALT operation received from [0][4][0] at cycle 12238
HALT operation received from [0][8][0] at cycle 12276
HALT operation received from [0][14][0] at cycle 12294
HALT operation received from [0][12][0] at cycle 12320
Simulation finished, cycleCount = 12321
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 297522
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][13][0] at cycle 12098
HALT operation received from [0][10][0] at cycle 12130
HALT operation received from [0][5][0] at cycle 12142
HALT operation received from [0][12][0] at cycle 12158
HALT operation received from [0][9][0] at cycle 12160
HALT operation received from [0][15][0] at cycle 12160
HALT operation received from [0][8][0] at cycle 12182
HALT operation received from [0][2][0] at cycle 12186
HALT operation received from [0][1][0] at cycle 12188
HALT operation received from [0][14][0] at cycle 12188
HALT operation received from [0][11][0] at cycle 12192
HALT operation received from [0][6][0] at cycle 12224
HALT operation received from [0][7][0] at cycle 12226
HALT operation received from [0][4][0] at cycle 12238
HALT operation received from [0][0][0] at cycle 12248
HALT operation received from [0][3][0] at cycle 12278
Simulation finished, cycleCount = 12279
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 309801
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][14][0] at cycle 12156
HALT operation received from [0][6][0] at cycle 12162
HALT operation received from [0][15][0] at cycle 12258
HALT operation received from [0][10][0] at cycle 12272
HALT operation received from [0][7][0] at cycle 12278
HALT operation received from [0][2][0] at cycle 12306
HALT operation received from [0][11][0] at cycle 12308
HALT operation received from [0][8][0] at cycle 12318
HALT operation received from [0][12][0] at cycle 12350
HALT operation received from [0][9][0] at cycle 12354
HALT operation received from [0][13][0] at cycle 12354
HALT operation received from [0][0][0] at cycle 12358
HALT operation received from [0][3][0] at cycle 12372
HALT operation received from [0][1][0] at cycle 12392
HALT operation received from [0][5][0] at cycle 12396
HALT operation received from [0][4][0] at cycle 12402
Simulation finished, cycleCount = 12403
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 322204
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][11][0] at cycle 12074
HALT operation received from [0][8][0] at cycle 12092
HALT operation received from [0][2][0] at cycle 12096
HALT operation received from [0][5][0] at cycle 12108
HALT operation received from [0][7][0] at cycle 12110
HALT operation received from [0][10][0] at cycle 12128
HALT operation received from [0][15][0] at cycle 12136
HALT operation received from [0][1][0] at cycle 12154
HALT operation received from [0][4][0] at cycle 12158
HALT operation received from [0][13][0] at cycle 12174
HALT operation received from [0][12][0] at cycle 12176
HALT operation received from [0][9][0] at cycle 12180
HALT operation received from [0][6][0] at cycle 12188
HALT operation received from [0][14][0] at cycle 12228
Simulation finished, cycleCount = 12229
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 334433
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12132
HALT operation received from [0][3][0] at cycle 12146
HALT operation received from [0][5][0] at cycle 12152
HALT operation received from [0][4][0] at cycle 12170
HALT operation received from [0][6][0] at cycle 12180
HALT operation received from [0][0][0] at cycle 12182
HALT operation received from [0][1][0] at cycle 12182
HALT operation received from [0][2][0] at cycle 12192
HALT operation received from [0][15][0] at cycle 12220
HALT operation received from [0][9][0] at cycle 12240
HALT operation received from [0][14][0] at cycle 12242
HALT operation received from [0][12][0] at cycle 12264
HALT operation received from [0][8][0] at cycle 12266
HALT operation received from [0][11][0] at cycle 12266
HALT operation received from [0][13][0] at cycle 12288
HALT operation received from [0][10][0] at cycle 12314
Simulation finished, cycleCount = 12315
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 346748
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12204
HALT operation received from [0][3][0] at cycle 12226
HALT operation received from [0][4][0] at cycle 12272
HALT operation received from [0][7][0] at cycle 12284
HALT operation received from [0][13][0] at cycle 12288
HALT operation received from [0][11][0] at cycle 12310
HALT operation received from [0][2][0] at cycle 12316
HALT operation received from [0][0][0] at cycle 12346
HALT operation received from [0][1][0] at cycle 12354
HALT operation received from [0][6][0] at cycle 12366
HALT operation received from [0][12][0] at cycle 12376
HALT operation received from [0][9][0] at cycle 12396
HALT operation received from [0][10][0] at cycle 12414
HALT operation received from [0][15][0] at cycle 12418
HALT operation received from [0][8][0] at cycle 12436
HALT operation received from [0][14][0] at cycle 12456
Simulation finished, cycleCount = 12457
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 359205
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][12][0] at cycle 12082
HALT operation received from [0][4][0] at cycle 12098
HALT operation received from [0][15][0] at cycle 12102
HALT operation received from [0][7][0] at cycle 12106
HALT operation received from [0][9][0] at cycle 12108
HALT operation received from [0][1][0] at cycle 12110
HALT operation received from [0][14][0] at cycle 12134
HALT operation received from [0][8][0] at cycle 12144
HALT operation received from [0][13][0] at cycle 12146
HALT operation received from [0][0][0] at cycle 12152
HALT operation received from [0][6][0] at cycle 12156
HALT operation received from [0][5][0] at cycle 12158
HALT operation received from [0][3][0] at cycle 12164
HALT operation received from [0][11][0] at cycle 12164
HALT operation received from [0][10][0] at cycle 12184
HALT operation received from [0][2][0] at cycle 12206
Simulation finished, cycleCount = 12207
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 371412
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12084
HALT operation received from [0][0][0] at cycle 12090
HALT operation received from [0][13][0] at cycle 12092
HALT operation received from [0][4][0] at cycle 12094
HALT operation received from [0][7][0] at cycle 12094
HALT operation received from [0][12][0] at cycle 12102
HALT operation received from [0][8][0] at cycle 12112
HALT operation received from [0][15][0] at cycle 12114
HALT operation received from [0][3][0] at cycle 12130
HALT operation received from [0][11][0] at cycle 12130
HALT operation received from [0][9][0] at cycle 12132
HALT operation received from [0][1][0] at cycle 12146
HALT operation received from [0][14][0] at cycle 12158
HALT operation received from [0][6][0] at cycle 12160
HALT operation received from [0][2][0] at cycle 12210
HALT operation received from [0][10][0] at cycle 12226
Simulation finished, cycleCount = 12227
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 383639
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][11][0] at cycle 12150
HALT operation received from [0][15][0] at cycle 12162
HALT operation received from [0][12][0] at cycle 12166
HALT operation received from [0][14][0] at cycle 12176
HALT operation received from [0][10][0] at cycle 12178
HALT operation received from [0][3][0] at cycle 12186
HALT operation received from [0][4][0] at cycle 12186
HALT operation received from [0][7][0] at cycle 12190
HALT operation received from [0][8][0] at cycle 12192
HALT operation received from [0][13][0] at cycle 12198
HALT operation received from [0][6][0] at cycle 12208
HALT operation received from [0][5][0] at cycle 12218
HALT operation received from [0][0][0] at cycle 12220
HALT operation received from [0][2][0] at cycle 12224
HALT operation received from [0][9][0] at cycle 12224
HALT operation received from [0][1][0] at cycle 12258
Simulation finished, cycleCount = 12259
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 395898
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12098
HALT operation received from [0][12][0] at cycle 12098
HALT operation received from [0][13][0] at cycle 12102
HALT operation received from [0][11][0] at cycle 12104
HALT operation received from [0][14][0] at cycle 12104
HALT operation received from [0][9][0] at cycle 12106
HALT operation received from [0][2][0] at cycle 12108
HALT operation received from [0][8][0] at cycle 12108
HALT operation received from [0][5][0] at cycle 12112
HALT operation received from [0][15][0] at cycle 12112
HALT operation received from [0][6][0] at cycle 12116
HALT operation received from [0][7][0] at cycle 12124
HALT operation received from [0][1][0] at cycle 12126
HALT operation received from [0][3][0] at cycle 12126
HALT operation received from [0][4][0] at cycle 12136
HALT operation received from [0][0][0] at cycle 12140
Simulation finished, cycleCount = 12141
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 408039
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12082
HALT operation received from [0][12][0] at cycle 12084
HALT operation received from [0][8][0] at cycle 12086
HALT operation received from [0][0][0] at cycle 12098
HALT operation received from [0][14][0] at cycle 12116
HALT operation received from [0][6][0] at cycle 12122
HALT operation received from [0][15][0] at cycle 12128
HALT operation received from [0][9][0] at cycle 12154
HALT operation received from [0][7][0] at cycle 12160
HALT operation received from [0][1][0] at cycle 12162
HALT operation received from [0][5][0] at cycle 12170
HALT operation received from [0][13][0] at cycle 12172
HALT operation received from [0][11][0] at cycle 12180
HALT operation received from [0][3][0] at cycle 12182
HALT operation received from [0][10][0] at cycle 12204
HALT operation received from [0][2][0] at cycle 12206
Simulation finished, cycleCount = 12207
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 420246
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12084
HALT operation received from [0][2][0] at cycle 12090
HALT operation received from [0][6][0] at cycle 12094
HALT operation received from [0][10][0] at cycle 12102
HALT operation received from [0][14][0] at cycle 12116
HALT operation received from [0][3][0] at cycle 12118
HALT operation received from [0][12][0] at cycle 12118
HALT operation received from [0][1][0] at cycle 12132
HALT operation received from [0][0][0] at cycle 12148
HALT operation received from [0][5][0] at cycle 12158
HALT operation received from [0][7][0] at cycle 12158
HALT operation received from [0][9][0] at cycle 12164
HALT operation received from [0][11][0] at cycle 12164
HALT operation received from [0][13][0] at cycle 12164
HALT operation received from [0][8][0] at cycle 12184
HALT operation received from [0][15][0] at cycle 12192
Simulation finished, cycleCount = 12193
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 432439
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12172
HALT operation received from [0][7][0] at cycle 12200
HALT operation received from [0][4][0] at cycle 12202
HALT operation received from [0][3][0] at cycle 12216
HALT operation received from [0][1][0] at cycle 12246
HALT operation received from [0][13][0] at cycle 12250
HALT operation received from [0][6][0] at cycle 12270
HALT operation received from [0][2][0] at cycle 12286
HALT operation received from [0][11][0] at cycle 12310
HALT operation received from [0][0][0] at cycle 12320
HALT operation received from [0][9][0] at cycle 12356
HALT operation received from [0][15][0] at cycle 12378
HALT operation received from [0][12][0] at cycle 12382
HALT operation received from [0][10][0] at cycle 12440
HALT operation received from [0][14][0] at cycle 12444
HALT operation received from [0][8][0] at cycle 12500
Simulation finished, cycleCount = 12501
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 444940
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][14][0] at cycle 12184
HALT operation received from [0][2][0] at cycle 12186
HALT operation received from [0][10][0] at cycle 12198
HALT operation received from [0][6][0] at cycle 12206
HALT operation received from [0][3][0] at cycle 12246
HALT operation received from [0][4][0] at cycle 12268
HALT operation received from [0][12][0] at cycle 12270
HALT operation received from [0][11][0] at cycle 12286
HALT operation received from [0][5][0] at cycle 12312
HALT operation received from [0][8][0] at cycle 12324
HALT operation received from [0][13][0] at cycle 12324
HALT operation received from [0][0][0] at cycle 12328
HALT operation received from [0][7][0] at cycle 12352
HALT operation received from [0][15][0] at cycle 12378
HALT operation received from [0][9][0] at cycle 12446
HALT operation received from [0][1][0] at cycle 12482
Simulation finished, cycleCount = 12483
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 457423
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12290
HALT operation received from [0][13][0] at cycle 12336
HALT operation received from [0][12][0] at cycle 12388
HALT operation received from [0][2][0] at cycle 12414
HALT operation received from [0][8][0] at cycle 12416
HALT operation received from [0][11][0] at cycle 12420
HALT operation received from [0][5][0] at cycle 12442
HALT operation received from [0][15][0] at cycle 12474
HALT operation received from [0][14][0] at cycle 12516
HALT operation received from [0][4][0] at cycle 12518
HALT operation received from [0][3][0] at cycle 12532
HALT operation received from [0][7][0] at cycle 12562
HALT operation received from [0][0][0] at cycle 12570
HALT operation received from [0][6][0] at cycle 12632
HALT operation received from [0][9][0] at cycle 12652
HALT operation received from [0][1][0] at cycle 12816
Simulation finished, cycleCount = 12817
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 470240
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][2][0] at cycle 12134
HALT operation received from [0][8][0] at cycle 12138
HALT operation received from [0][0][0] at cycle 12142
HALT operation received from [0][10][0] at cycle 12142
HALT operation received from [0][12][0] at cycle 12144
HALT operation received from [0][14][0] at cycle 12144
HALT operation received from [0][4][0] at cycle 12148
HALT operation received from [0][6][0] at cycle 12150
HALT operation received from [0][11][0] at cycle 12156
HALT operation received from [0][3][0] at cycle 12158
HALT operation received from [0][7][0] at cycle 12190
HALT operation received from [0][15][0] at cycle 12196
HALT operation received from [0][1][0] at cycle 12232
HALT operation received from [0][9][0] at cycle 12234
HALT operation received from [0][5][0] at cycle 12294
HALT operation received from [0][13][0] at cycle 12306
Simulation finished, cycleCount = 12307
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 482547
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12086
HALT operation received from [0][3][0] at cycle 12088
HALT operation received from [0][6][0] at cycle 12090
HALT operation received from [0][5][0] at cycle 12092
HALT operation received from [0][2][0] at cycle 12094
HALT operation received from [0][4][0] at cycle 12096
HALT operation received from [0][11][0] at cycle 12096
HALT operation received from [0][1][0] at cycle 12098
HALT operation received from [0][0][0] at cycle 12100
HALT operation received from [0][8][0] at cycle 12102
HALT operation received from [0][12][0] at cycle 12102
HALT operation received from [0][14][0] at cycle 12104
HALT operation received from [0][15][0] at cycle 12104
HALT operation received from [0][9][0] at cycle 12108
HALT operation received from [0][13][0] at cycle 12110
HALT operation received from [0][10][0] at cycle 12118
Simulation finished, cycleCount = 12119
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 494666
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12148
HALT operation received from [0][15][0] at cycle 12194
HALT operation received from [0][8][0] at cycle 12202
HALT operation received from [0][9][0] at cycle 12206
HALT operation received from [0][14][0] at cycle 12214
HALT operation received from [0][13][0] at cycle 12218
HALT operation received from [0][2][0] at cycle 12238
HALT operation received from [0][11][0] at cycle 12244
HALT operation received from [0][6][0] at cycle 12292
HALT operation received from [0][5][0] at cycle 12296
HALT operation received from [0][7][0] at cycle 12300
HALT operation received from [0][1][0] at cycle 12306
HALT operation received from [0][12][0] at cycle 12310
HALT operation received from [0][0][0] at cycle 12312
HALT operation received from [0][3][0] at cycle 12312
HALT operation received from [0][4][0] at cycle 12394
Simulation finished, cycleCount = 12395
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 507061
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12090
HALT operation received from [0][9][0] at cycle 12094
HALT operation received from [0][8][0] at cycle 12100
HALT operation received from [0][13][0] at cycle 12108
HALT operation received from [0][14][0] at cycle 12108
HALT operation received from [0][7][0] at cycle 12124
HALT operation received from [0][1][0] at cycle 12134
HALT operation received from [0][12][0] at cycle 12134
HALT operation received from [0][5][0] at cycle 12136
HALT operation received from [0][6][0] at cycle 12140
HALT operation received from [0][0][0] at cycle 12146
HALT operation received from [0][10][0] at cycle 12154
HALT operation received from [0][4][0] at cycle 12184
HALT operation received from [0][2][0] at cycle 12204
HALT operation received from [0][11][0] at cycle 12234
HALT operation received from [0][3][0] at cycle 12264
Simulation finished, cycleCount = 12265
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 519326
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][11][0] at cycle 12108
HALT operation received from [0][15][0] at cycle 12110
HALT operation received from [0][14][0] at cycle 12122
HALT operation received from [0][3][0] at cycle 12128
HALT operation received from [0][7][0] at cycle 12130
HALT operation received from [0][6][0] at cycle 12136
HALT operation received from [0][9][0] at cycle 12148
HALT operation received from [0][1][0] at cycle 12156
HALT operation received from [0][12][0] at cycle 12160
HALT operation received from [0][8][0] at cycle 12162
HALT operation received from [0][10][0] at cycle 12164
HALT operation received from [0][0][0] at cycle 12174
HALT operation received from [0][4][0] at cycle 12176
HALT operation received from [0][2][0] at cycle 12180
HALT operation received from [0][5][0] at cycle 12202
HALT operation received from [0][13][0] at cycle 12212
Simulation finished, cycleCount = 12213
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 531539
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12122
HALT operation received from [0][5][0] at cycle 12134
HALT operation received from [0][2][0] at cycle 12168
HALT operation received from [0][7][0] at cycle 12194
HALT operation received from [0][4][0] at cycle 12204
HALT operation received from [0][13][0] at cycle 12208
HALT operation received from [0][9][0] at cycle 12212
HALT operation received from [0][0][0] at cycle 12222
HALT operation received from [0][10][0] at cycle 12228
HALT operation received from [0][6][0] at cycle 12244
HALT operation received from [0][12][0] at cycle 12260
HALT operation received from [0][3][0] at cycle 12268
HALT operation received from [0][15][0] at cycle 12276
HALT operation received from [0][8][0] at cycle 12280
HALT operation received from [0][14][0] at cycle 12292
HALT operation received from [0][11][0] at cycle 12326
Simulation finished, cycleCount = 12327
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 543866
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12102
HALT operation received from [0][1][0] at cycle 12108
HALT operation received from [0][12][0] at cycle 12114
HALT operation received from [0][2][0] at cycle 12116
HALT operation received from [0][9][0] at cycle 12116
HALT operation received from [0][10][0] at cycle 12116
HALT operation received from [0][7][0] at cycle 12132
HALT operation received from [0][15][0] at cycle 12146
HALT operation received from [0][0][0] at cycle 12156
HALT operation received from [0][6][0] at cycle 12162
HALT operation received from [0][8][0] at cycle 12164
HALT operation received from [0][14][0] at cycle 12178
HALT operation received from [0][3][0] at cycle 12182
HALT operation received from [0][5][0] at cycle 12182
HALT operation received from [0][13][0] at cycle 12192
HALT operation received from [0][11][0] at cycle 12206
Simulation finished, cycleCount = 12207
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 556073
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12086
HALT operation received from [0][6][0] at cycle 12088
HALT operation received from [0][2][0] at cycle 12114
HALT operation received from [0][10][0] at cycle 12122
HALT operation received from [0][9][0] at cycle 12134
HALT operation received from [0][14][0] at cycle 12134
HALT operation received from [0][3][0] at cycle 12138
HALT operation received from [0][7][0] at cycle 12142
HALT operation received from [0][4][0] at cycle 12144
HALT operation received from [0][11][0] at cycle 12168
HALT operation received from [0][0][0] at cycle 12170
HALT operation received from [0][5][0] at cycle 12172
HALT operation received from [0][15][0] at cycle 12184
HALT operation received from [0][12][0] at cycle 12186
HALT operation received from [0][13][0] at cycle 12202
HALT operation received from [0][8][0] at cycle 12248
Simulation finished, cycleCount = 12249
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 568322
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12098
HALT operation received from [0][15][0] at cycle 12098
HALT operation received from [0][0][0] at cycle 12108
HALT operation received from [0][8][0] at cycle 12108
HALT operation received from [0][6][0] at cycle 12112
HALT operation received from [0][14][0] at cycle 12116
HALT operation received from [0][4][0] at cycle 12132
HALT operation received from [0][5][0] at cycle 12132
HALT operation received from [0][1][0] at cycle 12136
HALT operation received from [0][13][0] at cycle 12140
HALT operation received from [0][9][0] at cycle 12142
HALT operation received from [0][12][0] at cycle 12144
HALT operation received from [0][3][0] at cycle 12156
HALT operation received from [0][11][0] at cycle 12164
HALT operation received from [0][2][0] at cycle 12196
HALT operation received from [0][10][0] at cycle 12196
Simulation finished, cycleCount = 12197
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 580519
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][6][0] at cycle 12122
HALT operation received from [0][14][0] at cycle 12122
HALT operation received from [0][7][0] at cycle 12140
HALT operation received from [0][11][0] at cycle 12140
HALT operation received from [0][3][0] at cycle 12144
HALT operation received from [0][15][0] at cycle 12144
HALT operation received from [0][9][0] at cycle 12146
HALT operation received from [0][1][0] at cycle 12158
HALT operation received from [0][4][0] at cycle 12162
HALT operation received from [0][12][0] at cycle 12170
HALT operation received from [0][10][0] at cycle 12176
HALT operation received from [0][0][0] at cycle 12180
HALT operation received from [0][2][0] at cycle 12184
HALT operation received from [0][5][0] at cycle 12184
HALT operation received from [0][8][0] at cycle 12190
HALT operation received from [0][13][0] at cycle 12216
Simulation finished, cycleCount = 12217
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 592736
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12176
HALT operation received from [0][2][0] at cycle 12184
HALT operation received from [0][6][0] at cycle 12204
HALT operation received from [0][10][0] at cycle 12216
HALT operation received from [0][1][0] at cycle 12250
HALT operation received from [0][12][0] at cycle 12252
HALT operation received from [0][5][0] at cycle 12260
HALT operation received from [0][0][0] at cycle 12266
HALT operation received from [0][7][0] at cycle 12266
HALT operation received from [0][3][0] at cycle 12284
HALT operation received from [0][13][0] at cycle 12324
HALT operation received from [0][14][0] at cycle 12326
HALT operation received from [0][8][0] at cycle 12352
HALT operation received from [0][9][0] at cycle 12358
HALT operation received from [0][11][0] at cycle 12378
HALT operation received from [0][15][0] at cycle 12414
Simulation finished, cycleCount = 12415
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 605151
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12068
HALT operation received from [0][3][0] at cycle 12070
HALT operation received from [0][5][0] at cycle 12070
HALT operation received from [0][4][0] at cycle 12076
HALT operation received from [0][6][0] at cycle 12078
HALT operation received from [0][10][0] at cycle 12082
HALT operation received from [0][13][0] at cycle 12086
HALT operation received from [0][11][0] at cycle 12090
HALT operation received from [0][8][0] at cycle 12100
HALT operation received from [0][9][0] at cycle 12106
HALT operation received from [0][15][0] at cycle 12106
HALT operation received from [0][12][0] at cycle 12110
HALT operation received from [0][14][0] at cycle 12124
Simulation finished, cycleCount = 12125
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 617276
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12164
HALT operation received from [0][15][0] at cycle 12166
HALT operation received from [0][5][0] at cycle 12218
HALT operation received from [0][13][0] at cycle 12218
HALT operation received from [0][11][0] at cycle 12258
HALT operation received from [0][3][0] at cycle 12260
HALT operation received from [0][14][0] at cycle 12272
HALT operation received from [0][6][0] at cycle 12284
HALT operation received from [0][9][0] at cycle 12314
HALT operation received from [0][1][0] at cycle 12318
HALT operation received from [0][0][0] at cycle 12342
HALT operation received from [0][8][0] at cycle 12350
HALT operation received from [0][12][0] at cycle 12356
HALT operation received from [0][4][0] at cycle 12362
HALT operation received from [0][2][0] at cycle 12364
HALT operation received from [0][10][0] at cycle 12372
Simulation finished, cycleCount = 12373
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 629649
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12090
HALT operation received from [0][6][0] at cycle 12092
HALT operation received from [0][5][0] at cycle 12106
HALT operation received from [0][4][0] at cycle 12110
HALT operation received from [0][10][0] at cycle 12120
HALT operation received from [0][2][0] at cycle 12122
HALT operation received from [0][12][0] at cycle 12130
HALT operation received from [0][14][0] at cycle 12134
HALT operation received from [0][1][0] at cycle 12140
HALT operation received from [0][15][0] at cycle 12142
HALT operation received from [0][13][0] at cycle 12154
HALT operation received from [0][0][0] at cycle 12160
HALT operation received from [0][9][0] at cycle 12176
HALT operation received from [0][8][0] at cycle 12190
HALT operation received from [0][3][0] at cycle 12192
HALT operation received from [0][11][0] at cycle 12238
Simulation finished, cycleCount = 12239
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 641888
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12098
HALT operation received from [0][14][0] at cycle 12122
HALT operation received from [0][12][0] at cycle 12126
HALT operation received from [0][7][0] at cycle 12128
HALT operation received from [0][11][0] at cycle 12138
HALT operation received from [0][9][0] at cycle 12150
HALT operation received from [0][3][0] at cycle 12158
HALT operation received from [0][8][0] at cycle 12160
HALT operation received from [0][6][0] at cycle 12164
HALT operation received from [0][4][0] at cycle 12174
HALT operation received from [0][0][0] at cycle 12176
HALT operation received from [0][1][0] at cycle 12180
HALT operation received from [0][13][0] at cycle 12244
HALT operation received from [0][5][0] at cycle 12286
HALT operation received from [0][10][0] at cycle 12342
HALT operation received from [0][2][0] at cycle 12354
Simulation finished, cycleCount = 12355
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 654243
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12066
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][15][0] at cycle 12072
HALT operation received from [0][8][0] at cycle 12076
HALT operation received from [0][0][0] at cycle 12078
HALT operation received from [0][10][0] at cycle 12078
HALT operation received from [0][2][0] at cycle 12080
HALT operation received from [0][14][0] at cycle 12082
HALT operation received from [0][6][0] at cycle 12092
HALT operation received from [0][9][0] at cycle 12102
HALT operation received from [0][1][0] at cycle 12114
HALT operation received from [0][13][0] at cycle 12180
HALT operation received from [0][5][0] at cycle 12196
HALT operation received from [0][12][0] at cycle 12210
HALT operation received from [0][4][0] at cycle 12222
Simulation finished, cycleCount = 12223
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 666466
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][11][0] at cycle 12074
HALT operation received from [0][14][0] at cycle 12076
HALT operation received from [0][13][0] at cycle 12080
HALT operation received from [0][8][0] at cycle 12082
HALT operation received from [0][5][0] at cycle 12088
HALT operation received from [0][9][0] at cycle 12090
HALT operation received from [0][3][0] at cycle 12092
HALT operation received from [0][6][0] at cycle 12094
HALT operation received from [0][0][0] at cycle 12100
HALT operation received from [0][1][0] at cycle 12106
HALT operation received from [0][10][0] at cycle 12124
HALT operation received from [0][12][0] at cycle 12126
HALT operation received from [0][4][0] at cycle 12130
HALT operation received from [0][2][0] at cycle 12136
HALT operation received from [0][15][0] at cycle 12148
HALT operation received from [0][7][0] at cycle 12172
Simulation finished, cycleCount = 12173
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 678639
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][6][0] at cycle 12232
HALT operation received from [0][14][0] at cycle 12256
HALT operation received from [0][8][0] at cycle 12342
HALT operation received from [0][0][0] at cycle 12366
HALT operation received from [0][11][0] at cycle 12378
HALT operation received from [0][12][0] at cycle 12410
HALT operation received from [0][3][0] at cycle 12412
HALT operation received from [0][7][0] at cycle 12412
HALT operation received from [0][15][0] at cycle 12418
HALT operation received from [0][4][0] at cycle 12432
HALT operation received from [0][1][0] at cycle 12440
HALT operation received from [0][9][0] at cycle 12474
HALT operation received from [0][13][0] at cycle 12476
HALT operation received from [0][5][0] at cycle 12484
HALT operation received from [0][10][0] at cycle 12518
HALT operation received from [0][2][0] at cycle 12534
Simulation finished, cycleCount = 12535
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 691174
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][10][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12072
HALT operation received from [0][15][0] at cycle 12074
HALT operation received from [0][11][0] at cycle 12076
HALT operation received from [0][13][0] at cycle 12076
HALT operation received from [0][14][0] at cycle 12076
HALT operation received from [0][6][0] at cycle 12078
HALT operation received from [0][4][0] at cycle 12080
HALT operation received from [0][1][0] at cycle 12082
HALT operation received from [0][2][0] at cycle 12084
HALT operation received from [0][5][0] at cycle 12086
HALT operation received from [0][7][0] at cycle 12086
HALT operation received from [0][0][0] at cycle 12088
HALT operation received from [0][3][0] at cycle 12096
Simulation finished, cycleCount = 12097
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 703271
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12082
HALT operation received from [0][11][0] at cycle 12090
HALT operation received from [0][2][0] at cycle 12096
HALT operation received from [0][8][0] at cycle 12098
HALT operation received from [0][12][0] at cycle 12104
HALT operation received from [0][3][0] at cycle 12106
HALT operation received from [0][4][0] at cycle 12114
HALT operation received from [0][0][0] at cycle 12120
HALT operation received from [0][5][0] at cycle 12128
HALT operation received from [0][13][0] at cycle 12128
HALT operation received from [0][1][0] at cycle 12140
HALT operation received from [0][9][0] at cycle 12152
HALT operation received from [0][7][0] at cycle 12182
HALT operation received from [0][14][0] at cycle 12192
HALT operation received from [0][15][0] at cycle 12192
HALT operation received from [0][6][0] at cycle 12206
Simulation finished, cycleCount = 12207
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 715478
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][14][0] at cycle 12218
HALT operation received from [0][12][0] at cycle 12222
HALT operation received from [0][11][0] at cycle 12226
HALT operation received from [0][15][0] at cycle 12232
HALT operation received from [0][13][0] at cycle 12236
HALT operation received from [0][7][0] at cycle 12238
HALT operation received from [0][6][0] at cycle 12246
HALT operation received from [0][4][0] at cycle 12252
HALT operation received from [0][3][0] at cycle 12258
HALT operation received from [0][9][0] at cycle 12260
HALT operation received from [0][5][0] at cycle 12270
HALT operation received from [0][1][0] at cycle 12312
HALT operation received from [0][8][0] at cycle 12412
HALT operation received from [0][10][0] at cycle 12412
HALT operation received from [0][2][0] at cycle 12444
HALT operation received from [0][0][0] at cycle 12448
Simulation finished, cycleCount = 12449
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 727927
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12068
HALT operation received from [0][3][0] at cycle 12072
HALT operation received from [0][7][0] at cycle 12072
HALT operation received from [0][2][0] at cycle 12074
HALT operation received from [0][5][0] at cycle 12074
HALT operation received from [0][12][0] at cycle 12074
HALT operation received from [0][11][0] at cycle 12088
HALT operation received from [0][15][0] at cycle 12088
HALT operation received from [0][13][0] at cycle 12090
HALT operation received from [0][0][0] at cycle 12096
HALT operation received from [0][10][0] at cycle 12096
HALT operation received from [0][6][0] at cycle 12108
HALT operation received from [0][8][0] at cycle 12112
HALT operation received from [0][14][0] at cycle 12116
HALT operation received from [0][9][0] at cycle 12122
HALT operation received from [0][1][0] at cycle 12130
Simulation finished, cycleCount = 12131
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 740058
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12162
HALT operation received from [0][4][0] at cycle 12178
HALT operation received from [0][11][0] at cycle 12182
HALT operation received from [0][13][0] at cycle 12182
HALT operation received from [0][12][0] at cycle 12190
HALT operation received from [0][5][0] at cycle 12198
HALT operation received from [0][7][0] at cycle 12212
HALT operation received from [0][15][0] at cycle 12226
HALT operation received from [0][9][0] at cycle 12228
HALT operation received from [0][0][0] at cycle 12230
HALT operation received from [0][1][0] at cycle 12236
HALT operation received from [0][8][0] at cycle 12236
HALT operation received from [0][14][0] at cycle 12284
HALT operation received from [0][10][0] at cycle 12290
HALT operation received from [0][6][0] at cycle 12302
HALT operation received from [0][2][0] at cycle 12310
Simulation finished, cycleCount = 12311
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 752369
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12234
HALT operation received from [0][14][0] at cycle 12236
HALT operation received from [0][13][0] at cycle 12244
HALT operation received from [0][8][0] at cycle 12272
HALT operation received from [0][12][0] at cycle 12298
HALT operation received from [0][6][0] at cycle 12304
HALT operation received from [0][10][0] at cycle 12312
HALT operation received from [0][9][0] at cycle 12320
HALT operation received from [0][7][0] at cycle 12322
HALT operation received from [0][5][0] at cycle 12350
HALT operation received from [0][0][0] at cycle 12380
HALT operation received from [0][11][0] at cycle 12392
HALT operation received from [0][1][0] at cycle 12404
HALT operation received from [0][4][0] at cycle 12408
HALT operation received from [0][2][0] at cycle 12410
HALT operation received from [0][3][0] at cycle 12544
Simulation finished, cycleCount = 12545
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 764914
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12074
HALT operation received from [0][5][0] at cycle 12074
HALT operation received from [0][4][0] at cycle 12076
HALT operation received from [0][0][0] at cycle 12078
HALT operation received from [0][3][0] at cycle 12082
HALT operation received from [0][2][0] at cycle 12088
HALT operation received from [0][9][0] at cycle 12090
HALT operation received from [0][7][0] at cycle 12094
HALT operation received from [0][8][0] at cycle 12094
HALT operation received from [0][11][0] at cycle 12096
HALT operation received from [0][10][0] at cycle 12098
HALT operation received from [0][12][0] at cycle 12098
HALT operation received from [0][13][0] at cycle 12100
HALT operation received from [0][6][0] at cycle 12102
HALT operation received from [0][14][0] at cycle 12102
HALT operation received from [0][15][0] at cycle 12110
Simulation finished, cycleCount = 12111
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 777025
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][13][0] at cycle 12082
HALT operation received from [0][11][0] at cycle 12084
HALT operation received from [0][3][0] at cycle 12090
HALT operation received from [0][5][0] at cycle 12090
HALT operation received from [0][0][0] at cycle 12098
HALT operation received from [0][14][0] at cycle 12098
HALT operation received from [0][4][0] at cycle 12100
HALT operation received from [0][8][0] at cycle 12100
HALT operation received from [0][12][0] at cycle 12102
HALT operation received from [0][6][0] at cycle 12104
HALT operation received from [0][7][0] at cycle 12104
HALT operation received from [0][10][0] at cycle 12112
HALT operation received from [0][15][0] at cycle 12112
HALT operation received from [0][2][0] at cycle 12120
HALT operation received from [0][9][0] at cycle 12130
HALT operation received from [0][1][0] at cycle 12138
Simulation finished, cycleCount = 12139
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 789164
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][6][0] at cycle 12140
HALT operation received from [0][14][0] at cycle 12154
HALT operation received from [0][9][0] at cycle 12166
HALT operation received from [0][7][0] at cycle 12172
HALT operation received from [0][15][0] at cycle 12176
HALT operation received from [0][1][0] at cycle 12178
HALT operation received from [0][4][0] at cycle 12178
HALT operation received from [0][3][0] at cycle 12180
HALT operation received from [0][11][0] at cycle 12186
HALT operation received from [0][12][0] at cycle 12186
HALT operation received from [0][5][0] at cycle 12230
HALT operation received from [0][13][0] at cycle 12240
HALT operation received from [0][2][0] at cycle 12248
HALT operation received from [0][10][0] at cycle 12250
HALT operation received from [0][0][0] at cycle 12276
HALT operation received from [0][8][0] at cycle 12302
Simulation finished, cycleCount = 12303
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 801467
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][2][0] at cycle 12068
HALT operation received from [0][10][0] at cycle 12076
HALT operation received from [0][0][0] at cycle 12090
HALT operation received from [0][4][0] at cycle 12098
HALT operation received from [0][1][0] at cycle 12104
HALT operation received from [0][8][0] at cycle 12106
HALT operation received from [0][5][0] at cycle 12108
HALT operation received from [0][12][0] at cycle 12114
HALT operation received from [0][13][0] at cycle 12124
HALT operation received from [0][9][0] at cycle 12128
HALT operation received from [0][6][0] at cycle 12172
HALT operation received from [0][14][0] at cycle 12176
HALT operation received from [0][3][0] at cycle 12180
HALT operation received from [0][11][0] at cycle 12188
HALT operation received from [0][7][0] at cycle 12228
HALT operation received from [0][15][0] at cycle 12236
Simulation finished, cycleCount = 12237
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 813704
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12070
HALT operation received from [0][2][0] at cycle 12070
HALT operation received from [0][1][0] at cycle 12072
HALT operation received from [0][4][0] at cycle 12078
HALT operation received from [0][6][0] at cycle 12078
HALT operation received from [0][5][0] at cycle 12082
HALT operation received from [0][7][0] at cycle 12082
HALT operation received from [0][3][0] at cycle 12086
HALT operation received from [0][10][0] at cycle 12096
HALT operation received from [0][15][0] at cycle 12102
HALT operation received from [0][8][0] at cycle 12106
HALT operation received from [0][11][0] at cycle 12114
HALT operation received from [0][14][0] at cycle 12114
HALT operation received from [0][12][0] at cycle 12118
HALT operation received from [0][13][0] at cycle 12122
HALT operation received from [0][9][0] at cycle 12126
Simulation finished, cycleCount = 12127
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 825831
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12068
HALT operation received from [0][3][0] at cycle 12070
HALT operation received from [0][0][0] at cycle 12074
HALT operation received from [0][5][0] at cycle 12076
HALT operation received from [0][9][0] at cycle 12088
HALT operation received from [0][11][0] at cycle 12092
HALT operation received from [0][13][0] at cycle 12094
HALT operation received from [0][8][0] at cycle 12096
HALT operation received from [0][2][0] at cycle 12100
HALT operation received from [0][4][0] at cycle 12106
HALT operation received from [0][7][0] at cycle 12106
HALT operation received from [0][12][0] at cycle 12114
HALT operation received from [0][15][0] at cycle 12126
HALT operation received from [0][6][0] at cycle 12130
HALT operation received from [0][10][0] at cycle 12132
HALT operation received from [0][14][0] at cycle 12156
Simulation finished, cycleCount = 12157
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 837988
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12084
HALT operation received from [0][10][0] at cycle 12084
HALT operation received from [0][12][0] at cycle 12086
HALT operation received from [0][11][0] at cycle 12090
HALT operation received from [0][13][0] at cycle 12090
HALT operation received from [0][2][0] at cycle 12108
HALT operation received from [0][0][0] at cycle 12112
HALT operation received from [0][4][0] at cycle 12114
HALT operation received from [0][15][0] at cycle 12122
HALT operation received from [0][3][0] at cycle 12124
HALT operation received from [0][5][0] at cycle 12126
HALT operation received from [0][7][0] at cycle 12136
HALT operation received from [0][14][0] at cycle 12144
HALT operation received from [0][6][0] at cycle 12170
HALT operation received from [0][9][0] at cycle 12256
HALT operation received from [0][1][0] at cycle 12298
Simulation finished, cycleCount = 12299
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 850287
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][2][0] at cycle 12090
HALT operation received from [0][1][0] at cycle 12098
HALT operation received from [0][6][0] at cycle 12098
HALT operation received from [0][3][0] at cycle 12100
HALT operation received from [0][0][0] at cycle 12102
HALT operation received from [0][5][0] at cycle 12102
HALT operation received from [0][4][0] at cycle 12104
HALT operation received from [0][7][0] at cycle 12106
HALT operation received from [0][12][0] at cycle 12106
HALT operation received from [0][14][0] at cycle 12106
HALT operation received from [0][10][0] at cycle 12108
HALT operation received from [0][15][0] at cycle 12112
HALT operation received from [0][11][0] at cycle 12114
HALT operation received from [0][13][0] at cycle 12114
HALT operation received from [0][9][0] at cycle 12122
HALT operation received from [0][8][0] at cycle 12130
Simulation finished, cycleCount = 12131
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 862418
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12086
HALT operation received from [0][2][0] at cycle 12092
HALT operation received from [0][0][0] at cycle 12094
HALT operation received from [0][10][0] at cycle 12094
HALT operation received from [0][12][0] at cycle 12096
HALT operation received from [0][4][0] at cycle 12106
HALT operation received from [0][13][0] at cycle 12108
HALT operation received from [0][11][0] at cycle 12122
HALT operation received from [0][5][0] at cycle 12124
HALT operation received from [0][3][0] at cycle 12126
HALT operation received from [0][7][0] at cycle 12208
HALT operation received from [0][15][0] at cycle 12210
HALT operation received from [0][14][0] at cycle 12238
HALT operation received from [0][9][0] at cycle 12240
HALT operation received from [0][6][0] at cycle 12256
HALT operation received from [0][1][0] at cycle 12262
Simulation finished, cycleCount = 12263
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 874681
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12076
HALT operation received from [0][12][0] at cycle 12102
HALT operation received from [0][14][0] at cycle 12102
HALT operation received from [0][8][0] at cycle 12116
HALT operation received from [0][7][0] at cycle 12122
HALT operation received from [0][11][0] at cycle 12128
HALT operation received from [0][1][0] at cycle 12134
HALT operation received from [0][4][0] at cycle 12158
HALT operation received from [0][6][0] at cycle 12162
HALT operation received from [0][0][0] at cycle 12176
HALT operation received from [0][3][0] at cycle 12194
HALT operation received from [0][13][0] at cycle 12206
HALT operation received from [0][5][0] at cycle 12220
HALT operation received from [0][10][0] at cycle 12306
HALT operation received from [0][2][0] at cycle 12360
Simulation finished, cycleCount = 12361
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 887042
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12376
HALT operation received from [0][0][0] at cycle 12386
HALT operation received from [0][13][0] at cycle 12400
HALT operation received from [0][5][0] at cycle 12406
HALT operation received from [0][6][0] at cycle 12410
HALT operation received from [0][8][0] at cycle 12422
HALT operation received from [0][12][0] at cycle 12432
HALT operation received from [0][7][0] at cycle 12438
HALT operation received from [0][2][0] at cycle 12448
HALT operation received from [0][15][0] at cycle 12462
HALT operation received from [0][14][0] at cycle 12472
HALT operation received from [0][3][0] at cycle 12482
HALT operation received from [0][10][0] at cycle 12512
HALT operation received from [0][11][0] at cycle 12516
HALT operation received from [0][1][0] at cycle 12564
HALT operation received from [0][9][0] at cycle 12610
Simulation finished, cycleCount = 12611
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 899653
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12096
HALT operation received from [0][5][0] at cycle 12120
HALT operation received from [0][12][0] at cycle 12128
HALT operation received from [0][13][0] at cycle 12132
HALT operation received from [0][1][0] at cycle 12138
HALT operation received from [0][6][0] at cycle 12138
HALT operation received from [0][2][0] at cycle 12156
HALT operation received from [0][3][0] at cycle 12156
HALT operation received from [0][9][0] at cycle 12160
HALT operation received from [0][7][0] at cycle 12164
HALT operation received from [0][11][0] at cycle 12164
HALT operation received from [0][14][0] at cycle 12172
HALT operation received from [0][15][0] at cycle 12184
HALT operation received from [0][10][0] at cycle 12186
HALT operation received from [0][0][0] at cycle 12214
HALT operation received from [0][8][0] at cycle 12224
Simulation finished, cycleCount = 12225
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 911878
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][11][0] at cycle 12080
HALT operation received from [0][3][0] at cycle 12082
HALT operation received from [0][13][0] at cycle 12084
HALT operation received from [0][9][0] at cycle 12088
HALT operation received from [0][14][0] at cycle 12090
HALT operation received from [0][5][0] at cycle 12092
HALT operation received from [0][6][0] at cycle 12092
HALT operation received from [0][12][0] at cycle 12092
HALT operation received from [0][1][0] at cycle 12094
HALT operation received from [0][2][0] at cycle 12094
HALT operation received from [0][15][0] at cycle 12096
HALT operation received from [0][4][0] at cycle 12098
HALT operation received from [0][10][0] at cycle 12098
HALT operation received from [0][7][0] at cycle 12102
HALT operation received from [0][8][0] at cycle 12126
HALT operation received from [0][0][0] at cycle 12130
Simulation finished, cycleCount = 12131
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 924009
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12092
HALT operation received from [0][7][0] at cycle 12096
HALT operation received from [0][0][0] at cycle 12102
HALT operation received from [0][5][0] at cycle 12112
HALT operation received from [0][3][0] at cycle 12118
HALT operation received from [0][2][0] at cycle 12122
HALT operation received from [0][1][0] at cycle 12126
HALT operation received from [0][6][0] at cycle 12144
HALT operation received from [0][15][0] at cycle 12158
HALT operation received from [0][12][0] at cycle 12166
HALT operation received from [0][8][0] at cycle 12168
HALT operation received from [0][13][0] at cycle 12180
HALT operation received from [0][11][0] at cycle 12194
HALT operation received from [0][10][0] at cycle 12198
HALT operation received from [0][9][0] at cycle 12210
HALT operation received from [0][14][0] at cycle 12222
Simulation finished, cycleCount = 12223
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 936232
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12102
HALT operation received from [0][2][0] at cycle 12102
HALT operation received from [0][5][0] at cycle 12106
HALT operation received from [0][8][0] at cycle 12116
HALT operation received from [0][6][0] at cycle 12118
HALT operation received from [0][13][0] at cycle 12124
HALT operation received from [0][10][0] at cycle 12126
HALT operation received from [0][3][0] at cycle 12128
HALT operation received from [0][14][0] at cycle 12144
HALT operation received from [0][4][0] at cycle 12148
HALT operation received from [0][11][0] at cycle 12156
HALT operation received from [0][1][0] at cycle 12160
HALT operation received from [0][12][0] at cycle 12168
HALT operation received from [0][7][0] at cycle 12194
HALT operation received from [0][9][0] at cycle 12196
HALT operation received from [0][15][0] at cycle 12204
Simulation finished, cycleCount = 12205
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 948437
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12092
HALT operation received from [0][11][0] at cycle 12092
HALT operation received from [0][2][0] at cycle 12096
HALT operation received from [0][6][0] at cycle 12096
HALT operation received from [0][1][0] at cycle 12098
HALT operation received from [0][3][0] at cycle 12100
HALT operation received from [0][9][0] at cycle 12100
HALT operation received from [0][14][0] at cycle 12100
HALT operation received from [0][15][0] at cycle 12100
HALT operation received from [0][13][0] at cycle 12108
HALT operation received from [0][4][0] at cycle 12112
HALT operation received from [0][7][0] at cycle 12112
HALT operation received from [0][12][0] at cycle 12116
HALT operation received from [0][5][0] at cycle 12124
HALT operation received from [0][8][0] at cycle 12124
HALT operation received from [0][0][0] at cycle 12136
Simulation finished, cycleCount = 12137
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 960574
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][9][0] at cycle 12148
HALT operation received from [0][15][0] at cycle 12150
HALT operation received from [0][14][0] at cycle 12160
HALT operation received from [0][1][0] at cycle 12164
HALT operation received from [0][6][0] at cycle 12170
HALT operation received from [0][12][0] at cycle 12172
HALT operation received from [0][4][0] at cycle 12180
HALT operation received from [0][7][0] at cycle 12196
HALT operation received from [0][13][0] at cycle 12198
HALT operation received from [0][5][0] at cycle 12216
HALT operation received from [0][10][0] at cycle 12216
HALT operation received from [0][8][0] at cycle 12226
HALT operation received from [0][2][0] at cycle 12236
HALT operation received from [0][0][0] at cycle 12264
HALT operation received from [0][11][0] at cycle 12330
HALT operation received from [0][3][0] at cycle 12374
Simulation finished, cycleCount = 12375
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 972949
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][8][0] at cycle 12074
HALT operation received from [0][10][0] at cycle 12074
HALT operation received from [0][1][0] at cycle 12076
HALT operation received from [0][15][0] at cycle 12076
HALT operation received from [0][13][0] at cycle 12078
HALT operation received from [0][0][0] at cycle 12080
HALT operation received from [0][11][0] at cycle 12080
HALT operation received from [0][2][0] at cycle 12082
HALT operation received from [0][3][0] at cycle 12084
HALT operation received from [0][4][0] at cycle 12084
HALT operation received from [0][5][0] at cycle 12084
HALT operation received from [0][6][0] at cycle 12086
HALT operation received from [0][7][0] at cycle 12086
Simulation finished, cycleCount = 12087
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 985036
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12078
HALT operation received from [0][13][0] at cycle 12078
HALT operation received from [0][15][0] at cycle 12080
HALT operation received from [0][9][0] at cycle 12082
HALT operation received from [0][12][0] at cycle 12084
HALT operation received from [0][8][0] at cycle 12086
HALT operation received from [0][14][0] at cycle 12090
HALT operation received from [0][11][0] at cycle 12094
HALT operation received from [0][2][0] at cycle 12138
HALT operation received from [0][7][0] at cycle 12138
HALT operation received from [0][4][0] at cycle 12146
HALT operation received from [0][0][0] at cycle 12156
HALT operation received from [0][5][0] at cycle 12156
HALT operation received from [0][6][0] at cycle 12156
HALT operation received from [0][1][0] at cycle 12158
HALT operation received from [0][3][0] at cycle 12178
Simulation finished, cycleCount = 12179
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 997215
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][8][0] at cycle 12076
HALT operation received from [0][10][0] at cycle 12076
HALT operation received from [0][11][0] at cycle 12076
HALT operation received from [0][14][0] at cycle 12076
HALT operation received from [0][9][0] at cycle 12080
HALT operation received from [0][12][0] at cycle 12080
HALT operation received from [0][5][0] at cycle 12096
HALT operation received from [0][13][0] at cycle 12096
HALT operation received from [0][15][0] at cycle 12176
HALT operation received from [0][7][0] at cycle 12184
Simulation finished, cycleCount = 12185
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 1009400
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][13][0] at cycle 12254
HALT operation received from [0][5][0] at cycle 12268
HALT operation received from [0][0][0] at cycle 12272
HALT operation received from [0][14][0] at cycle 12272
HALT operation received from [0][8][0] at cycle 12278
HALT operation received from [0][6][0] at cycle 12288
HALT operation received from [0][10][0] at cycle 12298
HALT operation received from [0][15][0] at cycle 12298
HALT operation received from [0][9][0] at cycle 12302
HALT operation received from [0][2][0] at cycle 12306
HALT operation received from [0][7][0] at cycle 12328
HALT operation received from [0][11][0] at cycle 12332
HALT operation received from [0][1][0] at cycle 12364
HALT operation received from [0][3][0] at cycle 12370
HALT operation received from [0][12][0] at cycle 12384
HALT operation received from [0][4][0] at cycle 12400
Simulation finished, cycleCount = 12401
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 1021801
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12070
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][8][0] at cycle 12074
HALT operation received from [0][10][0] at cycle 12074
HALT operation received from [0][13][0] at cycle 12074
HALT operation received from [0][14][0] at cycle 12074
HALT operation received from [0][9][0] at cycle 12076
HALT operation received from [0][15][0] at cycle 12084
HALT operation received from [0][4][0] at cycle 12108
HALT operation received from [0][12][0] at cycle 12128
Simulation finished, cycleCount = 12129
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 1033930
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12070
HALT operation received from [0][2][0] at cycle 12072
HALT operation received from [0][3][0] at cycle 12078
HALT operation received from [0][0][0] at cycle 12082
HALT operation received from [0][6][0] at cycle 12084
HALT operation received from [0][5][0] at cycle 12086
HALT operation received from [0][4][0] at cycle 12092
HALT operation received from [0][13][0] at cycle 12110
HALT operation received from [0][10][0] at cycle 12116
HALT operation received from [0][15][0] at cycle 12118
HALT operation received from [0][11][0] at cycle 12124
HALT operation received from [0][14][0] at cycle 12128
HALT operation received from [0][1][0] at cycle 12130
HALT operation received from [0][8][0] at cycle 12132
HALT operation received from [0][12][0] at cycle 12132
HALT operation received from [0][9][0] at cycle 12156
Simulation finished, cycleCount = 12157
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 1046087
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12080
HALT operation received from [0][4][0] at cycle 12080
HALT operation received from [0][6][0] at cycle 12080
HALT operation received from [0][11][0] at cycle 12090
HALT operation received from [0][12][0] at cycle 12098
HALT operation received from [0][14][0] at cycle 12098
HALT operation received from [0][1][0] at cycle 12102
HALT operation received from [0][7][0] at cycle 12110
HALT operation received from [0][5][0] at cycle 12126
HALT operation received from [0][9][0] at cycle 12126
HALT operation received from [0][13][0] at cycle 12130
HALT operation received from [0][15][0] at cycle 12130
HALT operation received from [0][0][0] at cycle 12168
HALT operation received from [0][2][0] at cycle 12184
HALT operation received from [0][8][0] at cycle 12186
HALT operation received from [0][10][0] at cycle 12202
Simulation finished, cycleCount = 12203
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 1058290
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12080
HALT operation received from [0][9][0] at cycle 12082
HALT operation received from [0][13][0] at cycle 12082
HALT operation received from [0][12][0] at cycle 12084
HALT operation received from [0][14][0] at cycle 12084
HALT operation received from [0][10][0] at cycle 12086
HALT operation received from [0][8][0] at cycle 12092
HALT operation received from [0][11][0] at cycle 12092
HALT operation received from [0][1][0] at cycle 12098
HALT operation received from [0][6][0] at cycle 12098
HALT operation received from [0][5][0] at cycle 12114
HALT operation received from [0][4][0] at cycle 12116
HALT operation received from [0][7][0] at cycle 12120
HALT operation received from [0][2][0] at cycle 12124
HALT operation received from [0][3][0] at cycle 12128
HALT operation received from [0][0][0] at cycle 12134
Simulation finished, cycleCount = 12135
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 1070425
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12070
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][10][0] at cycle 12072
HALT operation received from [0][13][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][15][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12078
HALT operation received from [0][3][0] at cycle 12082
HALT operation received from [0][4][0] at cycle 12112
HALT operation received from [0][12][0] at cycle 12122
Simulation finished, cycleCount = 12123
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 1082548
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12072
HALT operation received from [0][0][0] at cycle 12078
HALT operation received from [0][2][0] at cycle 12082
HALT operation received from [0][5][0] at cycle 12086
HALT operation received from [0][11][0] at cycle 12088
HALT operation received from [0][4][0] at cycle 12092
HALT operation received from [0][8][0] at cycle 12096
HALT operation received from [0][7][0] at cycle 12100
HALT operation received from [0][10][0] at cycle 12100
HALT operation received from [0][15][0] at cycle 12112
HALT operation received from [0][13][0] at cycle 12120
HALT operation received from [0][12][0] at cycle 12128
HALT operation received from [0][1][0] at cycle 12158
HALT operation received from [0][9][0] at cycle 12160
HALT operation received from [0][14][0] at cycle 12170
HALT operation received from [0][6][0] at cycle 12174
Simulation finished, cycleCount = 12175
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 1094723
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12076
HALT operation received from [0][13][0] at cycle 12080
HALT operation received from [0][15][0] at cycle 12082
HALT operation received from [0][11][0] at cycle 12084
HALT operation received from [0][14][0] at cycle 12084
HALT operation received from [0][0][0] at cycle 12088
HALT operation received from [0][12][0] at cycle 12096
HALT operation received from [0][5][0] at cycle 12098
HALT operation received from [0][7][0] at cycle 12098
HALT operation received from [0][3][0] at cycle 12102
HALT operation received from [0][6][0] at cycle 12108
HALT operation received from [0][9][0] at cycle 12116
HALT operation received from [0][4][0] at cycle 12134
HALT operation received from [0][1][0] at cycle 12142
HALT operation received from [0][10][0] at cycle 12176
HALT operation received from [0][2][0] at cycle 12190
Simulation finished, cycleCount = 12191
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 1106914
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12074
HALT operation received from [0][2][0] at cycle 12074
HALT operation received from [0][3][0] at cycle 12076
HALT operation received from [0][7][0] at cycle 12076
HALT operation received from [0][15][0] at cycle 12076
HALT operation received from [0][10][0] at cycle 12078
HALT operation received from [0][9][0] at cycle 12080
HALT operation received from [0][11][0] at cycle 12080
HALT operation received from [0][13][0] at cycle 12080
HALT operation received from [0][5][0] at cycle 12084
HALT operation received from [0][14][0] at cycle 12098
HALT operation received from [0][6][0] at cycle 12116
HALT operation received from [0][12][0] at cycle 12150
HALT operation received from [0][4][0] at cycle 12172
HALT operation received from [0][8][0] at cycle 12194
HALT operation received from [0][0][0] at cycle 12204
Simulation finished, cycleCount = 12205
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 1119119
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12096
HALT operation received from [0][11][0] at cycle 12098
HALT operation received from [0][0][0] at cycle 12100
HALT operation received from [0][9][0] at cycle 12100
HALT operation received from [0][10][0] at cycle 12102
HALT operation received from [0][15][0] at cycle 12108
HALT operation received from [0][3][0] at cycle 12112
HALT operation received from [0][13][0] at cycle 12112
HALT operation received from [0][12][0] at cycle 12116
HALT operation received from [0][14][0] at cycle 12120
HALT operation received from [0][6][0] at cycle 12124
HALT operation received from [0][7][0] at cycle 12124
HALT operation received from [0][4][0] at cycle 12130
HALT operation received from [0][2][0] at cycle 12134
HALT operation received from [0][5][0] at cycle 12136
HALT operation received from [0][1][0] at cycle 12140
Simulation finished, cycleCount = 12141
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 1131260
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][13][0] at cycle 12184
HALT operation received from [0][11][0] at cycle 12208
HALT operation received from [0][5][0] at cycle 12212
HALT operation received from [0][14][0] at cycle 12238
HALT operation received from [0][3][0] at cycle 12240
HALT operation received from [0][6][0] at cycle 12248
HALT operation received from [0][8][0] at cycle 12248
HALT operation received from [0][0][0] at cycle 12284
HALT operation received from [0][10][0] at cycle 12286
HALT operation received from [0][9][0] at cycle 12288
HALT operation received from [0][15][0] at cycle 12298
HALT operation received from [0][2][0] at cycle 12306
HALT operation received from [0][1][0] at cycle 12318
HALT operation received from [0][7][0] at cycle 12320
HALT operation received from [0][12][0] at cycle 12382
HALT operation received from [0][4][0] at cycle 12402
Simulation finished, cycleCount = 12403
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 1143663
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12082
HALT operation received from [0][12][0] at cycle 12086
HALT operation received from [0][11][0] at cycle 12088
HALT operation received from [0][4][0] at cycle 12100
HALT operation received from [0][0][0] at cycle 12102
HALT operation received from [0][14][0] at cycle 12102
HALT operation received from [0][10][0] at cycle 12104
HALT operation received from [0][15][0] at cycle 12104
HALT operation received from [0][3][0] at cycle 12118
HALT operation received from [0][7][0] at cycle 12126
HALT operation received from [0][2][0] at cycle 12130
HALT operation received from [0][6][0] at cycle 12130
HALT operation received from [0][9][0] at cycle 12132
HALT operation received from [0][1][0] at cycle 12178
HALT operation received from [0][13][0] at cycle 12190
HALT operation received from [0][5][0] at cycle 12214
Simulation finished, cycleCount = 12215
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 1155878
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][13][0] at cycle 12074
HALT operation received from [0][10][0] at cycle 12076
HALT operation received from [0][8][0] at cycle 12082
HALT operation received from [0][12][0] at cycle 12082
HALT operation received from [0][5][0] at cycle 12088
HALT operation received from [0][11][0] at cycle 12088
HALT operation received from [0][15][0] at cycle 12088
HALT operation received from [0][0][0] at cycle 12094
HALT operation received from [0][2][0] at cycle 12096
HALT operation received from [0][4][0] at cycle 12096
HALT operation received from [0][3][0] at cycle 12098
HALT operation received from [0][7][0] at cycle 12104
HALT operation received from [0][9][0] at cycle 12122
HALT operation received from [0][1][0] at cycle 12132
HALT operation received from [0][6][0] at cycle 12154
HALT operation received from [0][14][0] at cycle 12154
Simulation finished, cycleCount = 12155
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 1168033
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12176
HALT operation received from [0][0][0] at cycle 12204
HALT operation received from [0][6][0] at cycle 12212
HALT operation received from [0][4][0] at cycle 12232
HALT operation received from [0][13][0] at cycle 12234
HALT operation received from [0][7][0] at cycle 12252
HALT operation received from [0][1][0] at cycle 12254
HALT operation received from [0][8][0] at cycle 12258
HALT operation received from [0][14][0] at cycle 12260
HALT operation received from [0][2][0] at cycle 12272
HALT operation received from [0][3][0] at cycle 12288
HALT operation received from [0][15][0] at cycle 12292
HALT operation received from [0][12][0] at cycle 12306
HALT operation received from [0][9][0] at cycle 12312
HALT operation received from [0][10][0] at cycle 12320
HALT operation received from [0][11][0] at cycle 12330
Simulation finished, cycleCount = 12331
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 1180364
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12068
HALT operation received from [0][7][0] at cycle 12068
HALT operation received from [0][0][0] at cycle 12070
HALT operation received from [0][6][0] at cycle 12070
HALT operation received from [0][3][0] at cycle 12078
HALT operation received from [0][10][0] at cycle 12090
HALT operation received from [0][9][0] at cycle 12094
HALT operation received from [0][15][0] at cycle 12098
HALT operation received from [0][12][0] at cycle 12106
HALT operation received from [0][14][0] at cycle 12106
HALT operation received from [0][8][0] at cycle 12108
HALT operation received from [0][11][0] at cycle 12122
HALT operation received from [0][5][0] at cycle 12162
HALT operation received from [0][13][0] at cycle 12200
Simulation finished, cycleCount = 12201
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 1192565
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][12][0] at cycle 12076
HALT operation received from [0][10][0] at cycle 12078
HALT operation received from [0][9][0] at cycle 12108
HALT operation received from [0][14][0] at cycle 12108
HALT operation received from [0][15][0] at cycle 12114
HALT operation received from [0][4][0] at cycle 12120
HALT operation received from [0][2][0] at cycle 12124
HALT operation received from [0][1][0] at cycle 12144
HALT operation received from [0][8][0] at cycle 12146
HALT operation received from [0][7][0] at cycle 12156
HALT operation received from [0][6][0] at cycle 12162
HALT operation received from [0][0][0] at cycle 12182
HALT operation received from [0][13][0] at cycle 12194
HALT operation received from [0][11][0] at cycle 12204
HALT operation received from [0][5][0] at cycle 12234
HALT operation received from [0][3][0] at cycle 12236
Simulation finished, cycleCount = 12237
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 1204802
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12124
HALT operation received from [0][15][0] at cycle 12128
HALT operation received from [0][6][0] at cycle 12154
HALT operation received from [0][12][0] at cycle 12154
HALT operation received from [0][4][0] at cycle 12160
HALT operation received from [0][14][0] at cycle 12164
HALT operation received from [0][9][0] at cycle 12168
HALT operation received from [0][10][0] at cycle 12178
HALT operation received from [0][1][0] at cycle 12180
HALT operation received from [0][2][0] at cycle 12190
HALT operation received from [0][13][0] at cycle 12204
HALT operation received from [0][5][0] at cycle 12210
HALT operation received from [0][8][0] at cycle 12210
HALT operation received from [0][0][0] at cycle 12212
HALT operation received from [0][11][0] at cycle 12272
HALT operation received from [0][3][0] at cycle 12276
Simulation finished, cycleCount = 12277
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 1217079
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12166
HALT operation received from [0][7][0] at cycle 12178
HALT operation received from [0][9][0] at cycle 12178
HALT operation received from [0][14][0] at cycle 12182
HALT operation received from [0][1][0] at cycle 12210
HALT operation received from [0][13][0] at cycle 12210
HALT operation received from [0][6][0] at cycle 12214
HALT operation received from [0][5][0] at cycle 12216
HALT operation received from [0][8][0] at cycle 12278
HALT operation received from [0][0][0] at cycle 12284
HALT operation received from [0][11][0] at cycle 12318
HALT operation received from [0][10][0] at cycle 12324
HALT operation received from [0][2][0] at cycle 12330
HALT operation received from [0][3][0] at cycle 12332
HALT operation received from [0][12][0] at cycle 12398
HALT operation received from [0][4][0] at cycle 12406
Simulation finished, cycleCount = 12407
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 1229486
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12092
HALT operation received from [0][7][0] at cycle 12094
HALT operation received from [0][0][0] at cycle 12096
HALT operation received from [0][3][0] at cycle 12096
HALT operation received from [0][2][0] at cycle 12098
HALT operation received from [0][4][0] at cycle 12112
HALT operation received from [0][6][0] at cycle 12118
HALT operation received from [0][11][0] at cycle 12146
HALT operation received from [0][9][0] at cycle 12148
HALT operation received from [0][15][0] at cycle 12150
HALT operation received from [0][8][0] at cycle 12154
HALT operation received from [0][10][0] at cycle 12154
HALT operation received from [0][5][0] at cycle 12162
HALT operation received from [0][12][0] at cycle 12172
HALT operation received from [0][14][0] at cycle 12186
HALT operation received from [0][13][0] at cycle 12216
Simulation finished, cycleCount = 12217
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 1241703
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 12178
HALT operation received from [0][12][0] at cycle 12198
HALT operation received from [0][7][0] at cycle 12216
HALT operation received from [0][10][0] at cycle 12216
HALT operation received from [0][4][0] at cycle 12250
HALT operation received from [0][2][0] at cycle 12262
HALT operation received from [0][9][0] at cycle 12268
HALT operation received from [0][1][0] at cycle 12284
HALT operation received from [0][8][0] at cycle 12284
HALT operation received from [0][0][0] at cycle 12288
HALT operation received from [0][5][0] at cycle 12318
HALT operation received from [0][13][0] at cycle 12324
HALT operation received from [0][6][0] at cycle 12360
HALT operation received from [0][14][0] at cycle 12362
HALT operation received from [0][3][0] at cycle 12394
HALT operation received from [0][11][0] at cycle 12394
Simulation finished, cycleCount = 12395
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 1254098
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12084
HALT operation received from [0][6][0] at cycle 12098
HALT operation received from [0][0][0] at cycle 12100
HALT operation received from [0][15][0] at cycle 12102
HALT operation received from [0][14][0] at cycle 12104
HALT operation received from [0][1][0] at cycle 12106
HALT operation received from [0][9][0] at cycle 12108
HALT operation received from [0][2][0] at cycle 12120
HALT operation received from [0][8][0] at cycle 12120
HALT operation received from [0][5][0] at cycle 12122
HALT operation received from [0][3][0] at cycle 12124
HALT operation received from [0][13][0] at cycle 12124
HALT operation received from [0][11][0] at cycle 12126
HALT operation received from [0][12][0] at cycle 12128
HALT operation received from [0][4][0] at cycle 12132
HALT operation received from [0][10][0] at cycle 12136
Simulation finished, cycleCount = 12137
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 1266235
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][10][0] at cycle 12074
HALT operation received from [0][0][0] at cycle 12076
HALT operation received from [0][2][0] at cycle 12076
HALT operation received from [0][3][0] at cycle 12078
HALT operation received from [0][5][0] at cycle 12078
HALT operation received from [0][13][0] at cycle 12082
HALT operation received from [0][14][0] at cycle 12088
HALT operation received from [0][15][0] at cycle 12092
HALT operation received from [0][12][0] at cycle 12096
HALT operation received from [0][6][0] at cycle 12098
HALT operation received from [0][7][0] at cycle 12100
HALT operation received from [0][4][0] at cycle 12104
HALT operation received from [0][9][0] at cycle 12106
HALT operation received from [0][1][0] at cycle 12108
Simulation finished, cycleCount = 12109
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 1278344
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 12078
HALT operation received from [0][7][0] at cycle 12080
HALT operation received from [0][2][0] at cycle 12086
HALT operation received from [0][6][0] at cycle 12090
HALT operation received from [0][13][0] at cycle 12098
HALT operation received from [0][4][0] at cycle 12104
HALT operation received from [0][15][0] at cycle 12104
HALT operation received from [0][10][0] at cycle 12110
HALT operation received from [0][12][0] at cycle 12130
HALT operation received from [0][14][0] at cycle 12130
HALT operation received from [0][3][0] at cycle 12158
HALT operation received from [0][11][0] at cycle 12162
HALT operation received from [0][0][0] at cycle 12166
HALT operation received from [0][1][0] at cycle 12192
HALT operation received from [0][8][0] at cycle 12204
HALT operation received from [0][9][0] at cycle 12204
Simulation finished, cycleCount = 12205
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 1290549
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12066
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12072
HALT operation received from [0][15][0] at cycle 12072
HALT operation received from [0][8][0] at cycle 12074
HALT operation received from [0][10][0] at cycle 12074
HALT operation received from [0][13][0] at cycle 12074
HALT operation received from [0][11][0] at cycle 12076
HALT operation received from [0][14][0] at cycle 12076
Simulation finished, cycleCount = 12077
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 1302626
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12068
HALT operation received from [0][6][0] at cycle 12072
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][13][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][15][0] at cycle 12072
HALT operation received from [0][1][0] at cycle 12148
HALT operation received from [0][9][0] at cycle 12150
HALT operation received from [0][4][0] at cycle 12156
HALT operation received from [0][12][0] at cycle 12156
HALT operation received from [0][2][0] at cycle 12166
HALT operation received from [0][10][0] at cycle 12180
Simulation finished, cycleCount = 12181
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 1314807
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12070
HALT operation received from [0][2][0] at cycle 12070
HALT operation received from [0][1][0] at cycle 12072
HALT operation received from [0][6][0] at cycle 12072
HALT operation received from [0][5][0] at cycle 12074
HALT operation received from [0][7][0] at cycle 12082
HALT operation received from [0][3][0] at cycle 12104
HALT operation received from [0][14][0] at cycle 12108
HALT operation received from [0][8][0] at cycle 12110
HALT operation received from [0][10][0] at cycle 12110
HALT operation received from [0][13][0] at cycle 12114
HALT operation received from [0][9][0] at cycle 12120
HALT operation received from [0][15][0] at cycle 12128
HALT operation received from [0][11][0] at cycle 12150
HALT operation received from [0][4][0] at cycle 12194
HALT operation received from [0][12][0] at cycle 12230
Simulation finished, cycleCount = 12231
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 1327038
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 12074
HALT operation received from [0][7][0] at cycle 12076
HALT operation received from [0][3][0] at cycle 12078
HALT operation received from [0][6][0] at cycle 12080
HALT operation received from [0][0][0] at cycle 12084
HALT operation received from [0][15][0] at cycle 12092
HALT operation received from [0][5][0] at cycle 12094
HALT operation received from [0][11][0] at cycle 12094
HALT operation received from [0][8][0] at cycle 12096
HALT operation received from [0][14][0] at cycle 12096
HALT operation received from [0][12][0] at cycle 12098
HALT operation received from [0][1][0] at cycle 12102
HALT operation received from [0][10][0] at cycle 12118
HALT operation received from [0][2][0] at cycle 12120
HALT operation received from [0][9][0] at cycle 12120
HALT operation received from [0][13][0] at cycle 12124
Simulation finished, cycleCount = 12125
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 1339163
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12076
HALT operation received from [0][2][0] at cycle 12076
HALT operation received from [0][6][0] at cycle 12076
HALT operation received from [0][4][0] at cycle 12086
HALT operation received from [0][0][0] at cycle 12090
HALT operation received from [0][3][0] at cycle 12090
HALT operation received from [0][7][0] at cycle 12098
HALT operation received from [0][5][0] at cycle 12112
HALT operation received from [0][14][0] at cycle 12114
HALT operation received from [0][9][0] at cycle 12116
HALT operation received from [0][10][0] at cycle 12118
HALT operation received from [0][15][0] at cycle 12124
HALT operation received from [0][8][0] at cycle 12128
HALT operation received from [0][11][0] at cycle 12130
HALT operation received from [0][12][0] at cycle 12132
HALT operation received from [0][13][0] at cycle 12150
Simulation finished, cycleCount = 12151
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 1351314
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][10][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12074
HALT operation received from [0][15][0] at cycle 12074
HALT operation received from [0][13][0] at cycle 12078
HALT operation received from [0][12][0] at cycle 12080
HALT operation received from [0][1][0] at cycle 12098
HALT operation received from [0][0][0] at cycle 12102
HALT operation received from [0][3][0] at cycle 12102
HALT operation received from [0][7][0] at cycle 12102
HALT operation received from [0][6][0] at cycle 12104
HALT operation received from [0][2][0] at cycle 12106
HALT operation received from [0][4][0] at cycle 12112
HALT operation received from [0][5][0] at cycle 12114
Simulation finished, cycleCount = 12115
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 1363429
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 12080
HALT operation received from [0][2][0] at cycle 12090
HALT operation received from [0][7][0] at cycle 12110
HALT operation received from [0][15][0] at cycle 12114
HALT operation received from [0][14][0] at cycle 12172
HALT operation received from [0][6][0] at cycle 12188
HALT operation received from [0][12][0] at cycle 12196
HALT operation received from [0][4][0] at cycle 12208
HALT operation received from [0][13][0] at cycle 12242
HALT operation received from [0][5][0] at cycle 12254
HALT operation received from [0][9][0] at cycle 12266
HALT operation received from [0][1][0] at cycle 12278
HALT operation received from [0][8][0] at cycle 12278
HALT operation received from [0][3][0] at cycle 12282
HALT operation received from [0][0][0] at cycle 12294
HALT operation received from [0][11][0] at cycle 12296
Simulation finished, cycleCount = 12297
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 1375726
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12072
HALT operation received from [0][7][0] at cycle 12072
HALT operation received from [0][4][0] at cycle 12074
HALT operation received from [0][1][0] at cycle 12078
HALT operation received from [0][6][0] at cycle 12080
HALT operation received from [0][3][0] at cycle 12084
HALT operation received from [0][13][0] at cycle 12090
HALT operation received from [0][9][0] at cycle 12094
HALT operation received from [0][11][0] at cycle 12094
HALT operation received from [0][15][0] at cycle 12094
HALT operation received from [0][8][0] at cycle 12098
HALT operation received from [0][2][0] at cycle 12100
HALT operation received from [0][12][0] at cycle 12100
HALT operation received from [0][14][0] at cycle 12106
HALT operation received from [0][10][0] at cycle 12108
Simulation finished, cycleCount = 12109
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 1387835
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12066
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][10][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12072
HALT operation received from [0][13][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][15][0] at cycle 12072
Simulation finished, cycleCount = 12073
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 1399908
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12080
HALT operation received from [0][13][0] at cycle 12080
HALT operation received from [0][9][0] at cycle 12082
HALT operation received from [0][12][0] at cycle 12082
HALT operation received from [0][15][0] at cycle 12084
HALT operation received from [0][10][0] at cycle 12088
HALT operation received from [0][11][0] at cycle 12088
HALT operation received from [0][14][0] at cycle 12090
HALT operation received from [0][7][0] at cycle 12092
HALT operation received from [0][1][0] at cycle 12094
HALT operation received from [0][4][0] at cycle 12094
HALT operation received from [0][2][0] at cycle 12096
HALT operation received from [0][3][0] at cycle 12098
HALT operation received from [0][5][0] at cycle 12098
HALT operation received from [0][0][0] at cycle 12100
HALT operation received from [0][6][0] at cycle 12110
Simulation finished, cycleCount = 12111
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 1412019
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][2][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12068
HALT operation received from [0][5][0] at cycle 12068
HALT operation received from [0][7][0] at cycle 12068
HALT operation received from [0][1][0] at cycle 12070
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][10][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12076
HALT operation received from [0][13][0] at cycle 12076
HALT operation received from [0][15][0] at cycle 12076
HALT operation received from [0][9][0] at cycle 12080
Simulation finished, cycleCount = 12081
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 1424100
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12076
HALT operation received from [0][15][0] at cycle 12076
HALT operation received from [0][2][0] at cycle 12080
HALT operation received from [0][11][0] at cycle 12080
HALT operation received from [0][7][0] at cycle 12082
HALT operation received from [0][4][0] at cycle 12086
HALT operation received from [0][10][0] at cycle 12086
HALT operation received from [0][5][0] at cycle 12090
HALT operation received from [0][12][0] at cycle 12090
HALT operation received from [0][6][0] at cycle 12092
HALT operation received from [0][13][0] at cycle 12092
HALT operation received from [0][14][0] at cycle 12092
HALT operation received from [0][0][0] at cycle 12120
HALT operation received from [0][8][0] at cycle 12132
HALT operation received from [0][9][0] at cycle 12206
HALT operation received from [0][1][0] at cycle 12216
Simulation finished, cycleCount = 12217
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 1436317
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12068
HALT operation received from [0][3][0] at cycle 12068
HALT operation received from [0][5][0] at cycle 12068
HALT operation received from [0][6][0] at cycle 12070
HALT operation received from [0][4][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][13][0] at cycle 12072
HALT operation received from [0][2][0] at cycle 12074
HALT operation received from [0][8][0] at cycle 12074
HALT operation received from [0][12][0] at cycle 12074
HALT operation received from [0][14][0] at cycle 12074
HALT operation received from [0][7][0] at cycle 12078
HALT operation received from [0][10][0] at cycle 12078
HALT operation received from [0][15][0] at cycle 12080
HALT operation received from [0][1][0] at cycle 12180
HALT operation received from [0][9][0] at cycle 12182
Simulation finished, cycleCount = 12183
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 1448500
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12082
HALT operation received from [0][3][0] at cycle 12082
HALT operation received from [0][1][0] at cycle 12084
HALT operation received from [0][2][0] at cycle 12084
HALT operation received from [0][7][0] at cycle 12100
HALT operation received from [0][9][0] at cycle 12108
HALT operation received from [0][11][0] at cycle 12110
HALT operation received from [0][8][0] at cycle 12112
HALT operation received from [0][10][0] at cycle 12112
HALT operation received from [0][15][0] at cycle 12130
HALT operation received from [0][5][0] at cycle 12176
HALT operation received from [0][4][0] at cycle 12178
HALT operation received from [0][12][0] at cycle 12188
HALT operation received from [0][13][0] at cycle 12204
HALT operation received from [0][6][0] at cycle 12262
HALT operation received from [0][14][0] at cycle 12284
Simulation finished, cycleCount = 12285
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 1460785
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][2][0] at cycle 12086
HALT operation received from [0][1][0] at cycle 12090
HALT operation received from [0][3][0] at cycle 12098
HALT operation received from [0][0][0] at cycle 12122
HALT operation received from [0][4][0] at cycle 12122
HALT operation received from [0][9][0] at cycle 12132
HALT operation received from [0][10][0] at cycle 12140
HALT operation received from [0][11][0] at cycle 12142
HALT operation received from [0][7][0] at cycle 12154
HALT operation received from [0][8][0] at cycle 12162
HALT operation received from [0][15][0] at cycle 12170
HALT operation received from [0][12][0] at cycle 12180
HALT operation received from [0][5][0] at cycle 12264
HALT operation received from [0][6][0] at cycle 12268
HALT operation received from [0][14][0] at cycle 12302
HALT operation received from [0][13][0] at cycle 12308
Simulation finished, cycleCount = 12309
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 1473094
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][0][0] at cycle 12068
HALT operation received from [0][2][0] at cycle 12070
HALT operation received from [0][7][0] at cycle 12070
HALT operation received from [0][3][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12072
HALT operation received from [0][13][0] at cycle 12072
HALT operation received from [0][8][0] at cycle 12074
HALT operation received from [0][10][0] at cycle 12076
HALT operation received from [0][6][0] at cycle 12078
HALT operation received from [0][15][0] at cycle 12078
HALT operation received from [0][11][0] at cycle 12084
HALT operation received from [0][14][0] at cycle 12098
Simulation finished, cycleCount = 12099
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 1485193
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12066
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12066
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][11][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12072
HALT operation received from [0][13][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][15][0] at cycle 12072
HALT operation received from [0][2][0] at cycle 12092
HALT operation received from [0][10][0] at cycle 12096
Simulation finished, cycleCount = 12097
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 1497290
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12068
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][1][0] at cycle 12074
HALT operation received from [0][3][0] at cycle 12074
HALT operation received from [0][9][0] at cycle 12076
HALT operation received from [0][11][0] at cycle 12076
HALT operation received from [0][2][0] at cycle 12084
HALT operation received from [0][4][0] at cycle 12094
HALT operation received from [0][12][0] at cycle 12096
HALT operation received from [0][10][0] at cycle 12098
HALT operation received from [0][14][0] at cycle 12106
HALT operation received from [0][6][0] at cycle 12112
HALT operation received from [0][13][0] at cycle 12162
HALT operation received from [0][7][0] at cycle 12178
HALT operation received from [0][15][0] at cycle 12178
HALT operation received from [0][5][0] at cycle 12186
Simulation finished, cycleCount = 12187
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 1509477
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 12072
HALT operation received from [0][9][0] at cycle 12072
HALT operation received from [0][10][0] at cycle 12072
HALT operation received from [0][12][0] at cycle 12072
HALT operation received from [0][14][0] at cycle 12072
HALT operation received from [0][2][0] at cycle 12076
HALT operation received from [0][4][0] at cycle 12076
HALT operation received from [0][3][0] at cycle 12078
HALT operation received from [0][11][0] at cycle 12078
HALT operation received from [0][13][0] at cycle 12082
HALT operation received from [0][15][0] at cycle 12082
HALT operation received from [0][7][0] at cycle 12086
HALT operation received from [0][6][0] at cycle 12088
HALT operation received from [0][0][0] at cycle 12090
HALT operation received from [0][1][0] at cycle 12090
HALT operation received from [0][5][0] at cycle 12096
Simulation finished, cycleCount = 12097
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 1521574
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][0][0] at cycle 12070
HALT operation received from [0][2][0] at cycle 12070
HALT operation received from [0][4][0] at cycle 12070
HALT operation received from [0][7][0] at cycle 12074
HALT operation received from [0][11][0] at cycle 12076
HALT operation received from [0][10][0] at cycle 12078
HALT operation received from [0][13][0] at cycle 12078
HALT operation received from [0][6][0] at cycle 12080
HALT operation received from [0][8][0] at cycle 12080
HALT operation received from [0][12][0] at cycle 12082
HALT operation received from [0][15][0] at cycle 12082
HALT operation received from [0][14][0] at cycle 12098
HALT operation received from [0][1][0] at cycle 12184
HALT operation received from [0][9][0] at cycle 12192
Simulation finished, cycleCount = 12193
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 1533767
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 12116
HALT operation received from [0][0][0] at cycle 12130
HALT operation received from [0][5][0] at cycle 12132
HALT operation received from [0][2][0] at cycle 12136
HALT operation received from [0][10][0] at cycle 12136
HALT operation received from [0][15][0] at cycle 12136
HALT operation received from [0][1][0] at cycle 12138
HALT operation received from [0][8][0] at cycle 12152
HALT operation received from [0][4][0] at cycle 12156
HALT operation received from [0][9][0] at cycle 12156
HALT operation received from [0][13][0] at cycle 12168
HALT operation received from [0][12][0] at cycle 12174
HALT operation received from [0][3][0] at cycle 12182
HALT operation received from [0][11][0] at cycle 12184
HALT operation received from [0][14][0] at cycle 12368
HALT operation received from [0][6][0] at cycle 12382
Simulation finished, cycleCount = 12383
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 1546150
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][14][0] at cycle 12100
HALT operation received from [0][13][0] at cycle 12102
HALT operation received from [0][11][0] at cycle 12116
HALT operation received from [0][15][0] at cycle 12126
HALT operation received from [0][12][0] at cycle 12140
HALT operation received from [0][9][0] at cycle 12150
HALT operation received from [0][10][0] at cycle 12174
HALT operation received from [0][8][0] at cycle 12176
HALT operation received from [0][5][0] at cycle 12194
HALT operation received from [0][7][0] at cycle 12204
HALT operation received from [0][6][0] at cycle 12212
HALT operation received from [0][3][0] at cycle 12216
HALT operation received from [0][4][0] at cycle 12222
HALT operation received from [0][0][0] at cycle 12232
HALT operation received from [0][1][0] at cycle 12234
HALT operation received from [0][2][0] at cycle 12262
Simulation finished, cycleCount = 12263
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 1558413
Device: 16 core 3w3a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 12066
HALT operation received from [0][4][0] at cycle 12066
HALT operation received from [0][5][0] at cycle 12066
HALT operation received from [0][6][0] at cycle 12066
HALT operation received from [0][7][0] at cycle 12066
HALT operation received from [0][1][0] at cycle 12080
HALT operation received from [0][8][0] at cycle 12084
HALT operation received from [0][14][0] at cycle 12088
HALT operation received from [0][15][0] at cycle 12090
HALT operation received from [0][12][0] at cycle 12094
HALT operation received from [0][13][0] at cycle 12100
HALT operation received from [0][2][0] at cycle 12102
HALT operation received from [0][9][0] at cycle 12140
HALT operation received from [0][10][0] at cycle 12154
HALT operation received from [0][3][0] at cycle 12188
HALT operation received from [0][11][0] at cycle 12216
Simulation finished, cycleCount = 12217
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 1570630

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
3031867128 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.022
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f2af931c180
Device 1 : LE1 Device ID is 0x7f2af931c290
Device 2 : LE1 Device ID is 0x7f2af931c3a0
Device 3 : LE1 Device ID is 0x7f2af931c4b0
Device 4 : LE1 Device ID is 0x7f2af931c5c0
Device 5 : LE1 Device ID is 0x7f2af931c6d0
Device 6 : LE1 Device ID is 0x7f2af931c7e0
Device 7 : LE1 Device ID is 0x7f2af931c8f0
Device 8 : LE1 Device ID is 0x7f2af931ca00
Device 9 : LE1 Device ID is 0x7f2af931cb10
Device 10 : LE1 Device ID is 0x7f2af931cc20
Device 11 : LE1 Device ID is 0x7f2af931cd30
Device 12 : LE1 Device ID is 0x7f2af931ce40
Device 13 : LE1 Device ID is 0x7f2af931cf50
Device 14 : LE1 Device ID is 0x7f2af931d060
Device 15 : LE1 Device ID is 0x7f2af931d170
Device 16 : LE1 Device ID is 0x7f2af931d280
Device 17 : LE1 Device ID is 0x7f2af931d390
Device 18 : LE1 Device ID is 0x7f2af931d4a0
Device 19 : LE1 Device ID is 0x7f2af931d5b0
Executing kernel for 1 iterations
-------------------------------------------
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 215856
Simulation finished, cycleCount = 215857
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 215857
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 214114
Simulation finished, cycleCount = 214115
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 429972
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 214674
Simulation finished, cycleCount = 214675
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 644647
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 215896
Simulation finished, cycleCount = 215897
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 860544
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212604
Simulation finished, cycleCount = 212605
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 1073149
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 214518
Simulation finished, cycleCount = 214519
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 1287668
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211774
Simulation finished, cycleCount = 211775
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 1499443
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211850
Simulation finished, cycleCount = 211851
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 1711294
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 214948
Simulation finished, cycleCount = 214949
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 1926243
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211886
Simulation finished, cycleCount = 211887
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 2138130
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212406
Simulation finished, cycleCount = 212407
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 2350537
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212068
Simulation finished, cycleCount = 212069
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 2562606
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210770
Simulation finished, cycleCount = 210771
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 2773377
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211582
Simulation finished, cycleCount = 211583
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 2984960
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211490
Simulation finished, cycleCount = 211491
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 3196451
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 215928
Simulation finished, cycleCount = 215929
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 3412380
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 215566
Simulation finished, cycleCount = 215567
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 3627947
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210278
Simulation finished, cycleCount = 210279
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 3838226
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210854
Simulation finished, cycleCount = 210855
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 4049081
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210686
Simulation finished, cycleCount = 210687
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 4259768
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212006
Simulation finished, cycleCount = 212007
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 4471775
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210666
Simulation finished, cycleCount = 210667
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 4682442
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209808
Simulation finished, cycleCount = 209809
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 4892251
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211388
Simulation finished, cycleCount = 211389
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 5103640
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211274
Simulation finished, cycleCount = 211275
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 5314915
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 213312
Simulation finished, cycleCount = 213313
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 5528228
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210410
Simulation finished, cycleCount = 210411
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 5738639
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211712
Simulation finished, cycleCount = 211713
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 5950352
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 213738
Simulation finished, cycleCount = 213739
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 6164091
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210490
Simulation finished, cycleCount = 210491
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 6374582
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210350
Simulation finished, cycleCount = 210351
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 6584933
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211412
Simulation finished, cycleCount = 211413
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 6796346
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210096
Simulation finished, cycleCount = 210097
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 7006443
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210582
Simulation finished, cycleCount = 210583
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 7217026
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210462
Simulation finished, cycleCount = 210463
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 7427489
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 213248
Simulation finished, cycleCount = 213249
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 7640738
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 213066
Simulation finished, cycleCount = 213067
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 7853805
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 216254
Simulation finished, cycleCount = 216255
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 8070060
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211184
Simulation finished, cycleCount = 211185
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 8281245
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209864
Simulation finished, cycleCount = 209865
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 8491110
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212462
Simulation finished, cycleCount = 212463
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 8703573
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210630
Simulation finished, cycleCount = 210631
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 8914204
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210744
Simulation finished, cycleCount = 210745
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 9124949
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211914
Simulation finished, cycleCount = 211915
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 9336864
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210648
Simulation finished, cycleCount = 210649
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 9547513
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210708
Simulation finished, cycleCount = 210709
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 9758222
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210454
Simulation finished, cycleCount = 210455
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 9968677
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210854
Simulation finished, cycleCount = 210855
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 10179532
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212786
Simulation finished, cycleCount = 212787
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 10392319
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209640
Simulation finished, cycleCount = 209641
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 10601960
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212894
Simulation finished, cycleCount = 212895
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 10814855
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210572
Simulation finished, cycleCount = 210573
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 11025428
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211276
Simulation finished, cycleCount = 211277
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 11236705
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210062
Simulation finished, cycleCount = 210063
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 11446768
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209994
Simulation finished, cycleCount = 209995
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 11656763
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 214860
Simulation finished, cycleCount = 214861
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 11871624
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209546
Simulation finished, cycleCount = 209547
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 12081171
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210406
Simulation finished, cycleCount = 210407
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 12291578
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212962
Simulation finished, cycleCount = 212963
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 12504541
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209756
Simulation finished, cycleCount = 209757
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 12714298
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211922
Simulation finished, cycleCount = 211923
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 12926221
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 213706
Simulation finished, cycleCount = 213707
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 13139928
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209732
Simulation finished, cycleCount = 209733
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 13349661
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209940
Simulation finished, cycleCount = 209941
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 13559602
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211538
Simulation finished, cycleCount = 211539
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 13771141
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210472
Simulation finished, cycleCount = 210473
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 13981614
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209792
Simulation finished, cycleCount = 209793
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 14191407
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209904
Simulation finished, cycleCount = 209905
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 14401312
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210420
Simulation finished, cycleCount = 210421
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 14611733
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209988
Simulation finished, cycleCount = 209989
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 14821722
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210738
Simulation finished, cycleCount = 210739
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 15032461
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210910
Simulation finished, cycleCount = 210911
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 15243372
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 215612
Simulation finished, cycleCount = 215613
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 15458985
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210808
Simulation finished, cycleCount = 210809
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 15669794
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209814
Simulation finished, cycleCount = 209815
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 15879609
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210684
Simulation finished, cycleCount = 210685
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 16090294
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210568
Simulation finished, cycleCount = 210569
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 16300863
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209982
Simulation finished, cycleCount = 209983
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 16510846
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211676
Simulation finished, cycleCount = 211677
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 16722523
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209536
Simulation finished, cycleCount = 209537
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 16932060
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210174
Simulation finished, cycleCount = 210175
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 17142235
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209688
Simulation finished, cycleCount = 209689
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 17351924
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 213290
Simulation finished, cycleCount = 213291
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 17565215
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209506
Simulation finished, cycleCount = 209507
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 17774722
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209986
Simulation finished, cycleCount = 209987
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 17984709
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210266
Simulation finished, cycleCount = 210267
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 18194976
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209890
Simulation finished, cycleCount = 209891
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 18404867
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209502
Simulation finished, cycleCount = 209503
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 18614370
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210092
Simulation finished, cycleCount = 210093
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 18824463
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210030
Simulation finished, cycleCount = 210031
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 19034494
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209988
Simulation finished, cycleCount = 209989
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 19244483
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210128
Simulation finished, cycleCount = 210129
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 19454612
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212738
Simulation finished, cycleCount = 212739
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 19667351
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210262
Simulation finished, cycleCount = 210263
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 19877614
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209904
Simulation finished, cycleCount = 209905
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 20087519
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212478
Simulation finished, cycleCount = 212479
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 20299998
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209848
Simulation finished, cycleCount = 209849
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 20509847
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210662
Simulation finished, cycleCount = 210663
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 20720510
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211260
Simulation finished, cycleCount = 211261
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 20931771
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212500
Simulation finished, cycleCount = 212501
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 21144272
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210470
Simulation finished, cycleCount = 210471
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 21354743
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 212872
Simulation finished, cycleCount = 212873
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 21567616
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210110
Simulation finished, cycleCount = 210111
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 21777727
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209676
Simulation finished, cycleCount = 209677
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 21987404
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210372
Simulation finished, cycleCount = 210373
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 22197777
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209394
Simulation finished, cycleCount = 209395
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 22407172
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209930
Simulation finished, cycleCount = 209931
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 22617103
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210084
Simulation finished, cycleCount = 210085
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 22827188
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209822
Simulation finished, cycleCount = 209823
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 23037011
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209992
Simulation finished, cycleCount = 209993
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 23247004
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209710
Simulation finished, cycleCount = 209711
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 23456715
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211624
Simulation finished, cycleCount = 211625
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 23668340
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209686
Simulation finished, cycleCount = 209687
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 23878027
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209380
Simulation finished, cycleCount = 209381
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 24087408
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209732
Simulation finished, cycleCount = 209733
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 24297141
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209410
Simulation finished, cycleCount = 209411
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 24506552
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209972
Simulation finished, cycleCount = 209973
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 24716525
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209660
Simulation finished, cycleCount = 209661
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 24926186
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210572
Simulation finished, cycleCount = 210573
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 25136759
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211016
Simulation finished, cycleCount = 211017
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 25347776
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209458
Simulation finished, cycleCount = 209459
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 25557235
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209430
Simulation finished, cycleCount = 209431
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 25766666
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 210010
Simulation finished, cycleCount = 210011
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 25976677
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209558
Simulation finished, cycleCount = 209559
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 26186236
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209722
Simulation finished, cycleCount = 209723
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 26395959
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211122
Simulation finished, cycleCount = 211123
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 26607082
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 211136
Simulation finished, cycleCount = 211137
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 26818219
Device: 1 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131132
Size of bss area : 
End of memory: 1049056
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 209942
Simulation finished, cycleCount = 209943
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 27028162

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
4129201912 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.012
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fc34d004180
Device 1 : LE1 Device ID is 0x7fc34d004290
Device 2 : LE1 Device ID is 0x7fc34d0043a0
Device 3 : LE1 Device ID is 0x7fc34d0044b0
Device 4 : LE1 Device ID is 0x7fc34d0045c0
Device 5 : LE1 Device ID is 0x7fc34d0046d0
Device 6 : LE1 Device ID is 0x7fc34d0047e0
Device 7 : LE1 Device ID is 0x7fc34d0048f0
Device 8 : LE1 Device ID is 0x7fc34d004a00
Device 9 : LE1 Device ID is 0x7fc34d004b10
Device 10 : LE1 Device ID is 0x7fc34d004c20
Device 11 : LE1 Device ID is 0x7fc34d004d30
Device 12 : LE1 Device ID is 0x7fc34d004e40
Device 13 : LE1 Device ID is 0x7fc34d004f50
Device 14 : LE1 Device ID is 0x7fc34d005060
Device 15 : LE1 Device ID is 0x7fc34d005170
Device 16 : LE1 Device ID is 0x7fc34d005280
Device 17 : LE1 Device ID is 0x7fc34d005390
Device 18 : LE1 Device ID is 0x7fc34d0054a0
Device 19 : LE1 Device ID is 0x7fc34d0055b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 107832
HALT operation received from [0][1][0] at cycle 108036
Simulation finished, cycleCount = 108037
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 108037
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106698
HALT operation received from [0][0][0] at cycle 107428
Simulation finished, cycleCount = 107429
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 215466
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 107300
HALT operation received from [0][0][0] at cycle 107386
Simulation finished, cycleCount = 107387
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 322853
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 107854
HALT operation received from [0][1][0] at cycle 108054
Simulation finished, cycleCount = 108055
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 430908
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106134
HALT operation received from [0][0][0] at cycle 106482
Simulation finished, cycleCount = 106483
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 537391
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 107258
HALT operation received from [0][1][0] at cycle 107272
Simulation finished, cycleCount = 107273
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 644664
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105844
HALT operation received from [0][1][0] at cycle 105942
Simulation finished, cycleCount = 105943
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 750607
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105650
HALT operation received from [0][0][0] at cycle 106212
Simulation finished, cycleCount = 106213
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 856820
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 107192
HALT operation received from [0][0][0] at cycle 107768
Simulation finished, cycleCount = 107769
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 964589
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105730
HALT operation received from [0][0][0] at cycle 106168
Simulation finished, cycleCount = 106169
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 1070758
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106166
HALT operation received from [0][1][0] at cycle 106252
Simulation finished, cycleCount = 106253
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 1177011
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105824
HALT operation received from [0][1][0] at cycle 106256
Simulation finished, cycleCount = 106257
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 1283268
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105178
HALT operation received from [0][1][0] at cycle 105604
Simulation finished, cycleCount = 105605
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 1388873
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105670
HALT operation received from [0][1][0] at cycle 105924
Simulation finished, cycleCount = 105925
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 1494798
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105742
HALT operation received from [0][0][0] at cycle 105760
Simulation finished, cycleCount = 105761
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 1600559
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 107598
HALT operation received from [0][1][0] at cycle 108342
Simulation finished, cycleCount = 108343
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 1708902
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 107624
HALT operation received from [0][0][0] at cycle 107954
Simulation finished, cycleCount = 107955
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 1816857
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105040
HALT operation received from [0][1][0] at cycle 105250
Simulation finished, cycleCount = 105251
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 1922108
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105418
HALT operation received from [0][0][0] at cycle 105448
Simulation finished, cycleCount = 105449
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 2027557
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105324
HALT operation received from [0][0][0] at cycle 105374
Simulation finished, cycleCount = 105375
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 2132932
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105864
HALT operation received from [0][0][0] at cycle 106154
Simulation finished, cycleCount = 106155
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 2239087
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105292
HALT operation received from [0][1][0] at cycle 105386
Simulation finished, cycleCount = 105387
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 2344474
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104816
HALT operation received from [0][1][0] at cycle 105004
Simulation finished, cycleCount = 105005
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 2449479
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105358
HALT operation received from [0][0][0] at cycle 106042
Simulation finished, cycleCount = 106043
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 2555522
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105588
HALT operation received from [0][0][0] at cycle 105698
Simulation finished, cycleCount = 105699
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 2661221
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106468
HALT operation received from [0][1][0] at cycle 106856
Simulation finished, cycleCount = 106857
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 2768078
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105146
HALT operation received from [0][0][0] at cycle 105276
Simulation finished, cycleCount = 105277
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 2873355
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105770
HALT operation received from [0][0][0] at cycle 105954
Simulation finished, cycleCount = 105955
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 2979310
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106624
HALT operation received from [0][0][0] at cycle 107126
Simulation finished, cycleCount = 107127
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 3086437
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105202
HALT operation received from [0][0][0] at cycle 105300
Simulation finished, cycleCount = 105301
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 3191738
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105066
HALT operation received from [0][0][0] at cycle 105296
Simulation finished, cycleCount = 105297
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 3297035
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105694
HALT operation received from [0][1][0] at cycle 105730
Simulation finished, cycleCount = 105731
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 3402766
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105052
HALT operation received from [0][1][0] at cycle 105056
Simulation finished, cycleCount = 105057
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 3507823
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105142
HALT operation received from [0][1][0] at cycle 105452
Simulation finished, cycleCount = 105453
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 3613276
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105080
HALT operation received from [0][1][0] at cycle 105394
Simulation finished, cycleCount = 105395
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 3718671
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106272
HALT operation received from [0][0][0] at cycle 106988
Simulation finished, cycleCount = 106989
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 3825660
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106108
HALT operation received from [0][1][0] at cycle 106970
Simulation finished, cycleCount = 106971
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 3932631
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 107888
HALT operation received from [0][1][0] at cycle 108378
Simulation finished, cycleCount = 108379
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 4041010
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105286
HALT operation received from [0][1][0] at cycle 105910
Simulation finished, cycleCount = 105911
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 4146921
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104926
HALT operation received from [0][0][0] at cycle 104950
Simulation finished, cycleCount = 104951
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 4251872
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106220
HALT operation received from [0][0][0] at cycle 106254
Simulation finished, cycleCount = 106255
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 4358127
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105314
HALT operation received from [0][1][0] at cycle 105328
Simulation finished, cycleCount = 105329
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 4463456
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105338
HALT operation received from [0][0][0] at cycle 105418
Simulation finished, cycleCount = 105419
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 4568875
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105884
HALT operation received from [0][0][0] at cycle 106042
Simulation finished, cycleCount = 106043
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 4674918
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105252
HALT operation received from [0][1][0] at cycle 105408
Simulation finished, cycleCount = 105409
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 4780327
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105350
HALT operation received from [0][1][0] at cycle 105370
Simulation finished, cycleCount = 105371
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 4885698
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105210
HALT operation received from [0][0][0] at cycle 105256
Simulation finished, cycleCount = 105257
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 4990955
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105416
HALT operation received from [0][0][0] at cycle 105450
Simulation finished, cycleCount = 105451
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 5096406
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106120
HALT operation received from [0][1][0] at cycle 106678
Simulation finished, cycleCount = 106679
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 5203085
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104806
HALT operation received from [0][0][0] at cycle 104846
Simulation finished, cycleCount = 104847
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 5307932
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106060
HALT operation received from [0][0][0] at cycle 106846
Simulation finished, cycleCount = 106847
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 5414779
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105202
HALT operation received from [0][1][0] at cycle 105382
Simulation finished, cycleCount = 105383
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 5520162
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105526
HALT operation received from [0][0][0] at cycle 105762
Simulation finished, cycleCount = 105763
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 5625925
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105012
HALT operation received from [0][0][0] at cycle 105062
Simulation finished, cycleCount = 105063
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 5730988
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104994
HALT operation received from [0][0][0] at cycle 105012
Simulation finished, cycleCount = 105013
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 5836001
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 107234
HALT operation received from [0][1][0] at cycle 107638
Simulation finished, cycleCount = 107639
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 5943640
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104766
HALT operation received from [0][1][0] at cycle 104792
Simulation finished, cycleCount = 104793
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 6048433
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105156
HALT operation received from [0][1][0] at cycle 105262
Simulation finished, cycleCount = 105263
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 6153696
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106176
HALT operation received from [0][0][0] at cycle 106798
Simulation finished, cycleCount = 106799
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 6260495
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104880
HALT operation received from [0][0][0] at cycle 104888
Simulation finished, cycleCount = 104889
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 6365384
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105770
HALT operation received from [0][0][0] at cycle 106164
Simulation finished, cycleCount = 106165
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 6471549
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106764
HALT operation received from [0][1][0] at cycle 106954
Simulation finished, cycleCount = 106955
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 6578504
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104864
HALT operation received from [0][0][0] at cycle 104880
Simulation finished, cycleCount = 104881
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 6683385
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104974
HALT operation received from [0][0][0] at cycle 104978
Simulation finished, cycleCount = 104979
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 6788364
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105672
HALT operation received from [0][0][0] at cycle 105878
Simulation finished, cycleCount = 105879
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 6894243
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105044
HALT operation received from [0][1][0] at cycle 105440
Simulation finished, cycleCount = 105441
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 6999684
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104874
HALT operation received from [0][1][0] at cycle 104930
Simulation finished, cycleCount = 104931
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 7104615
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104864
HALT operation received from [0][0][0] at cycle 105052
Simulation finished, cycleCount = 105053
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 7209668
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105046
HALT operation received from [0][1][0] at cycle 105386
Simulation finished, cycleCount = 105387
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 7315055
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104988
HALT operation received from [0][1][0] at cycle 105012
Simulation finished, cycleCount = 105013
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 7420068
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105206
HALT operation received from [0][1][0] at cycle 105544
Simulation finished, cycleCount = 105545
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 7525613
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105296
HALT operation received from [0][0][0] at cycle 105626
Simulation finished, cycleCount = 105627
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 7631240
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 107602
HALT operation received from [0][1][0] at cycle 108022
Simulation finished, cycleCount = 108023
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 7739263
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105362
HALT operation received from [0][0][0] at cycle 105458
Simulation finished, cycleCount = 105459
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 7844722
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104862
HALT operation received from [0][0][0] at cycle 104964
Simulation finished, cycleCount = 104965
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 7949687
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105338
HALT operation received from [0][0][0] at cycle 105358
Simulation finished, cycleCount = 105359
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 8055046
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105168
HALT operation received from [0][1][0] at cycle 105412
Simulation finished, cycleCount = 105413
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 8160459
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104978
HALT operation received from [0][0][0] at cycle 105016
Simulation finished, cycleCount = 105017
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 8265476
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105768
HALT operation received from [0][1][0] at cycle 105920
Simulation finished, cycleCount = 105921
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 8371397
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104768
HALT operation received from [0][1][0] at cycle 104780
Simulation finished, cycleCount = 104781
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 8476178
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105078
HALT operation received from [0][1][0] at cycle 105108
Simulation finished, cycleCount = 105109
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 8581287
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104716
HALT operation received from [0][1][0] at cycle 104984
Simulation finished, cycleCount = 104985
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 8686272
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106642
HALT operation received from [0][1][0] at cycle 106660
Simulation finished, cycleCount = 106661
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 8792933
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104718
HALT operation received from [0][0][0] at cycle 104800
Simulation finished, cycleCount = 104801
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 8897734
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104982
HALT operation received from [0][1][0] at cycle 105016
Simulation finished, cycleCount = 105017
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 9002751
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105038
HALT operation received from [0][0][0] at cycle 105240
Simulation finished, cycleCount = 105241
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 9107992
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104940
HALT operation received from [0][0][0] at cycle 104962
Simulation finished, cycleCount = 104963
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 9212955
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104722
HALT operation received from [0][0][0] at cycle 104792
Simulation finished, cycleCount = 104793
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 9317748
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105040
HALT operation received from [0][0][0] at cycle 105064
Simulation finished, cycleCount = 105065
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 9422813
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104946
HALT operation received from [0][0][0] at cycle 105096
Simulation finished, cycleCount = 105097
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 9527910
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104770
HALT operation received from [0][0][0] at cycle 105230
Simulation finished, cycleCount = 105231
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 9633141
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105066
HALT operation received from [0][1][0] at cycle 105074
Simulation finished, cycleCount = 105075
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 9738216
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 106212
HALT operation received from [0][0][0] at cycle 106538
Simulation finished, cycleCount = 106539
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 9844755
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104980
HALT operation received from [0][1][0] at cycle 105294
Simulation finished, cycleCount = 105295
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 9950050
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104938
HALT operation received from [0][0][0] at cycle 104978
Simulation finished, cycleCount = 104979
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 10055029
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106208
HALT operation received from [0][1][0] at cycle 106282
Simulation finished, cycleCount = 106283
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 10161312
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104828
HALT operation received from [0][1][0] at cycle 105032
Simulation finished, cycleCount = 105033
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 10266345
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105140
HALT operation received from [0][1][0] at cycle 105534
Simulation finished, cycleCount = 105535
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 10371880
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105566
HALT operation received from [0][1][0] at cycle 105706
Simulation finished, cycleCount = 105707
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 10477587
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105952
HALT operation received from [0][0][0] at cycle 106560
Simulation finished, cycleCount = 106561
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 10584148
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105234
HALT operation received from [0][1][0] at cycle 105248
Simulation finished, cycleCount = 105249
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 10689397
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106364
HALT operation received from [0][1][0] at cycle 106520
Simulation finished, cycleCount = 106521
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 10795918
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105040
HALT operation received from [0][0][0] at cycle 105082
Simulation finished, cycleCount = 105083
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 10901001
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104828
HALT operation received from [0][1][0] at cycle 104860
Simulation finished, cycleCount = 104861
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 11005862
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105164
HALT operation received from [0][1][0] at cycle 105220
Simulation finished, cycleCount = 105221
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 11111083
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104702
HALT operation received from [0][0][0] at cycle 104704
Simulation finished, cycleCount = 104705
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 11215788
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104858
HALT operation received from [0][0][0] at cycle 105084
Simulation finished, cycleCount = 105085
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 11320873
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104988
HALT operation received from [0][0][0] at cycle 105108
Simulation finished, cycleCount = 105109
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 11425982
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104910
HALT operation received from [0][1][0] at cycle 104924
Simulation finished, cycleCount = 104925
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 11530907
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104964
HALT operation received from [0][1][0] at cycle 105040
Simulation finished, cycleCount = 105041
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 11635948
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104858
HALT operation received from [0][0][0] at cycle 104864
Simulation finished, cycleCount = 104865
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 11740813
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 105650
HALT operation received from [0][1][0] at cycle 105986
Simulation finished, cycleCount = 105987
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 11846800
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104822
HALT operation received from [0][0][0] at cycle 104876
Simulation finished, cycleCount = 104877
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 11951677
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104696
HALT operation received from [0][1][0] at cycle 104696
Simulation finished, cycleCount = 104697
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 12056374
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104860
HALT operation received from [0][0][0] at cycle 104884
Simulation finished, cycleCount = 104885
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 12161259
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104702
HALT operation received from [0][1][0] at cycle 104720
Simulation finished, cycleCount = 104721
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 12265980
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104922
HALT operation received from [0][1][0] at cycle 105062
Simulation finished, cycleCount = 105063
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 12371043
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104728
HALT operation received from [0][1][0] at cycle 104944
Simulation finished, cycleCount = 104945
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 12475988
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105138
HALT operation received from [0][0][0] at cycle 105446
Simulation finished, cycleCount = 105447
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 12581435
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105502
HALT operation received from [0][0][0] at cycle 105526
Simulation finished, cycleCount = 105527
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 12686962
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104724
HALT operation received from [0][0][0] at cycle 104746
Simulation finished, cycleCount = 104747
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 12791709
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 104696
HALT operation received from [0][0][0] at cycle 104746
Simulation finished, cycleCount = 104747
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 12896456
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104874
HALT operation received from [0][1][0] at cycle 105148
Simulation finished, cycleCount = 105149
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 13001605
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104762
HALT operation received from [0][1][0] at cycle 104808
Simulation finished, cycleCount = 104809
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 13106414
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104772
HALT operation received from [0][1][0] at cycle 104962
Simulation finished, cycleCount = 104963
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 13211377
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105356
HALT operation received from [0][0][0] at cycle 105778
Simulation finished, cycleCount = 105779
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 13317156
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 105486
HALT operation received from [0][0][0] at cycle 105662
Simulation finished, cycleCount = 105663
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 13422819
Device: 2 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131136
Size of bss area : 
End of memory: 1049088
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 104864
HALT operation received from [0][1][0] at cycle 105090
Simulation finished, cycleCount = 105091
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 13527910

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
1240276728 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.018
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7fd99a19c180
Device 1 : LE1 Device ID is 0x7fd99a19c290
Device 2 : LE1 Device ID is 0x7fd99a19c3a0
Device 3 : LE1 Device ID is 0x7fd99a19c4b0
Device 4 : LE1 Device ID is 0x7fd99a19c5c0
Device 5 : LE1 Device ID is 0x7fd99a19c6d0
Device 6 : LE1 Device ID is 0x7fd99a19c7e0
Device 7 : LE1 Device ID is 0x7fd99a19c8f0
Device 8 : LE1 Device ID is 0x7fd99a19ca00
Device 9 : LE1 Device ID is 0x7fd99a19cb10
Device 10 : LE1 Device ID is 0x7fd99a19cc20
Device 11 : LE1 Device ID is 0x7fd99a19cd30
Device 12 : LE1 Device ID is 0x7fd99a19ce40
Device 13 : LE1 Device ID is 0x7fd99a19cf50
Device 14 : LE1 Device ID is 0x7fd99a19d060
Device 15 : LE1 Device ID is 0x7fd99a19d170
Device 16 : LE1 Device ID is 0x7fd99a19d280
Device 17 : LE1 Device ID is 0x7fd99a19d390
Device 18 : LE1 Device ID is 0x7fd99a19d4a0
Device 19 : LE1 Device ID is 0x7fd99a19d5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 53812
HALT operation received from [0][2][0] at cycle 53834
HALT operation received from [0][0][0] at cycle 54010
HALT operation received from [0][1][0] at cycle 54236
Simulation finished, cycleCount = 54237
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 54237
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 53214
HALT operation received from [0][3][0] at cycle 53496
HALT operation received from [0][2][0] at cycle 53614
HALT operation received from [0][0][0] at cycle 53826
Simulation finished, cycleCount = 53827
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 108064
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 53606
HALT operation received from [0][0][0] at cycle 53690
HALT operation received from [0][3][0] at cycle 53706
HALT operation received from [0][2][0] at cycle 53708
Simulation finished, cycleCount = 53709
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 161773
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 53792
HALT operation received from [0][1][0] at cycle 53834
HALT operation received from [0][2][0] at cycle 54074
HALT operation received from [0][3][0] at cycle 54232
Simulation finished, cycleCount = 54233
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 216006
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52978
HALT operation received from [0][2][0] at cycle 53162
HALT operation received from [0][3][0] at cycle 53168
HALT operation received from [0][0][0] at cycle 53332
Simulation finished, cycleCount = 53333
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 269339
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 53586
HALT operation received from [0][3][0] at cycle 53636
HALT operation received from [0][1][0] at cycle 53648
HALT operation received from [0][2][0] at cycle 53684
Simulation finished, cycleCount = 53685
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 323024
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52874
HALT operation received from [0][1][0] at cycle 52884
HALT operation received from [0][0][0] at cycle 52982
HALT operation received from [0][3][0] at cycle 53070
Simulation finished, cycleCount = 53071
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 376095
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52654
HALT operation received from [0][0][0] at cycle 52874
HALT operation received from [0][1][0] at cycle 53008
HALT operation received from [0][2][0] at cycle 53350
Simulation finished, cycleCount = 53351
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 429446
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 53478
HALT operation received from [0][1][0] at cycle 53726
HALT operation received from [0][2][0] at cycle 53852
HALT operation received from [0][0][0] at cycle 53928
Simulation finished, cycleCount = 53929
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 483375
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52658
HALT operation received from [0][0][0] at cycle 53074
HALT operation received from [0][3][0] at cycle 53084
HALT operation received from [0][2][0] at cycle 53106
Simulation finished, cycleCount = 53107
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 536482
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52996
HALT operation received from [0][2][0] at cycle 53084
HALT operation received from [0][0][0] at cycle 53094
HALT operation received from [0][3][0] at cycle 53268
Simulation finished, cycleCount = 53269
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 589751
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52812
HALT operation received from [0][1][0] at cycle 53022
HALT operation received from [0][2][0] at cycle 53024
HALT operation received from [0][3][0] at cycle 53246
Simulation finished, cycleCount = 53247
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 642998
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52536
HALT operation received from [0][3][0] at cycle 52646
HALT operation received from [0][2][0] at cycle 52654
HALT operation received from [0][1][0] at cycle 52970
Simulation finished, cycleCount = 52971
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 695969
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52820
HALT operation received from [0][3][0] at cycle 52820
HALT operation received from [0][2][0] at cycle 52862
HALT operation received from [0][1][0] at cycle 53116
Simulation finished, cycleCount = 53117
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 749086
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52804
HALT operation received from [0][2][0] at cycle 52838
HALT operation received from [0][0][0] at cycle 52934
HALT operation received from [0][1][0] at cycle 52950
Simulation finished, cycleCount = 52951
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 802037
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 53650
HALT operation received from [0][2][0] at cycle 53686
HALT operation received from [0][0][0] at cycle 53924
HALT operation received from [0][3][0] at cycle 54704
Simulation finished, cycleCount = 54705
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 856742
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 53674
HALT operation received from [0][2][0] at cycle 53802
HALT operation received from [0][3][0] at cycle 53962
HALT operation received from [0][0][0] at cycle 54164
Simulation finished, cycleCount = 54165
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 910907
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52434
HALT operation received from [0][3][0] at cycle 52500
HALT operation received from [0][2][0] at cycle 52618
HALT operation received from [0][1][0] at cycle 52762
Simulation finished, cycleCount = 52763
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 963670
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52688
HALT operation received from [0][2][0] at cycle 52704
HALT operation received from [0][3][0] at cycle 52742
HALT operation received from [0][0][0] at cycle 52756
Simulation finished, cycleCount = 52757
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 1016427
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52522
HALT operation received from [0][2][0] at cycle 52682
HALT operation received from [0][0][0] at cycle 52704
HALT operation received from [0][1][0] at cycle 52814
Simulation finished, cycleCount = 52815
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 1069242
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52914
HALT operation received from [0][2][0] at cycle 52924
HALT operation received from [0][1][0] at cycle 52962
HALT operation received from [0][0][0] at cycle 53242
Simulation finished, cycleCount = 53243
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 1122485
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52584
HALT operation received from [0][3][0] at cycle 52620
HALT operation received from [0][0][0] at cycle 52720
HALT operation received from [0][1][0] at cycle 52778
Simulation finished, cycleCount = 52779
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 1175264
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52398
HALT operation received from [0][2][0] at cycle 52430
HALT operation received from [0][1][0] at cycle 52494
HALT operation received from [0][3][0] at cycle 52522
Simulation finished, cycleCount = 52523
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 1227787
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52580
HALT operation received from [0][3][0] at cycle 52790
HALT operation received from [0][2][0] at cycle 52928
HALT operation received from [0][0][0] at cycle 53126
Simulation finished, cycleCount = 53127
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 1280914
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52666
HALT operation received from [0][2][0] at cycle 52806
HALT operation received from [0][0][0] at cycle 52904
HALT operation received from [0][3][0] at cycle 52934
Simulation finished, cycleCount = 52935
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 1333849
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52974
HALT operation received from [0][3][0] at cycle 53294
HALT operation received from [0][0][0] at cycle 53506
HALT operation received from [0][1][0] at cycle 53574
Simulation finished, cycleCount = 53575
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 1387424
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52464
HALT operation received from [0][0][0] at cycle 52570
HALT operation received from [0][1][0] at cycle 52694
HALT operation received from [0][2][0] at cycle 52718
Simulation finished, cycleCount = 52719
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 1440143
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52842
HALT operation received from [0][1][0] at cycle 52940
HALT operation received from [0][0][0] at cycle 52960
HALT operation received from [0][2][0] at cycle 53006
Simulation finished, cycleCount = 53007
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 1493150
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 53316
HALT operation received from [0][1][0] at cycle 53320
HALT operation received from [0][0][0] at cycle 53508
HALT operation received from [0][2][0] at cycle 53630
Simulation finished, cycleCount = 53631
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 1546781
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52554
HALT operation received from [0][1][0] at cycle 52600
HALT operation received from [0][3][0] at cycle 52614
HALT operation received from [0][2][0] at cycle 52758
Simulation finished, cycleCount = 52759
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 1599540
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52476
HALT operation received from [0][1][0] at cycle 52532
HALT operation received from [0][3][0] at cycle 52546
HALT operation received from [0][2][0] at cycle 52832
Simulation finished, cycleCount = 52833
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 1652373
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52766
HALT operation received from [0][0][0] at cycle 52842
HALT operation received from [0][2][0] at cycle 52864
HALT operation received from [0][1][0] at cycle 52976
Simulation finished, cycleCount = 52977
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 1705350
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52504
HALT operation received from [0][1][0] at cycle 52524
HALT operation received from [0][3][0] at cycle 52544
HALT operation received from [0][0][0] at cycle 52560
Simulation finished, cycleCount = 52561
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 1757911
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52428
HALT operation received from [0][2][0] at cycle 52726
HALT operation received from [0][3][0] at cycle 52728
HALT operation received from [0][1][0] at cycle 52736
Simulation finished, cycleCount = 52737
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 1810648
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52480
HALT operation received from [0][0][0] at cycle 52612
HALT operation received from [0][1][0] at cycle 52696
HALT operation received from [0][3][0] at cycle 52710
Simulation finished, cycleCount = 52711
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 1863359
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 53102
HALT operation received from [0][3][0] at cycle 53182
HALT operation received from [0][0][0] at cycle 53482
HALT operation received from [0][2][0] at cycle 53518
Simulation finished, cycleCount = 53519
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 1916878
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52852
HALT operation received from [0][0][0] at cycle 53268
HALT operation received from [0][3][0] at cycle 53340
HALT operation received from [0][1][0] at cycle 53642
Simulation finished, cycleCount = 53643
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 1970521
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 53930
HALT operation received from [0][0][0] at cycle 53970
HALT operation received from [0][3][0] at cycle 54066
HALT operation received from [0][1][0] at cycle 54324
Simulation finished, cycleCount = 54325
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 2024846
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52648
HALT operation received from [0][0][0] at cycle 52650
HALT operation received from [0][3][0] at cycle 52778
HALT operation received from [0][1][0] at cycle 53144
Simulation finished, cycleCount = 53145
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 2077991
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52452
HALT operation received from [0][0][0] at cycle 52478
HALT operation received from [0][2][0] at cycle 52484
HALT operation received from [0][1][0] at cycle 52486
Simulation finished, cycleCount = 52487
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 2130478
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52970
HALT operation received from [0][1][0] at cycle 53104
HALT operation received from [0][3][0] at cycle 53128
HALT operation received from [0][0][0] at cycle 53296
Simulation finished, cycleCount = 53297
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 2183775
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52550
HALT operation received from [0][0][0] at cycle 52642
HALT operation received from [0][2][0] at cycle 52684
HALT operation received from [0][3][0] at cycle 52790
Simulation finished, cycleCount = 52791
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 2236566
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52554
HALT operation received from [0][2][0] at cycle 52680
HALT operation received from [0][0][0] at cycle 52750
HALT operation received from [0][1][0] at cycle 52796
Simulation finished, cycleCount = 52797
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 2289363
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52754
HALT operation received from [0][2][0] at cycle 53010
HALT operation received from [0][0][0] at cycle 53044
HALT operation received from [0][3][0] at cycle 53142
Simulation finished, cycleCount = 53143
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 2342506
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52614
HALT operation received from [0][2][0] at cycle 52650
HALT operation received from [0][1][0] at cycle 52676
HALT operation received from [0][3][0] at cycle 52744
Simulation finished, cycleCount = 52745
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 2395251
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52536
HALT operation received from [0][1][0] at cycle 52672
HALT operation received from [0][3][0] at cycle 52710
HALT operation received from [0][0][0] at cycle 52826
Simulation finished, cycleCount = 52827
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 2448078
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52570
HALT operation received from [0][3][0] at cycle 52594
HALT operation received from [0][1][0] at cycle 52628
HALT operation received from [0][2][0] at cycle 52698
Simulation finished, cycleCount = 52699
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 2500777
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52646
HALT operation received from [0][2][0] at cycle 52682
HALT operation received from [0][0][0] at cycle 52780
HALT operation received from [0][1][0] at cycle 52782
Simulation finished, cycleCount = 52783
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 2553560
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 53008
HALT operation received from [0][0][0] at cycle 53124
HALT operation received from [0][1][0] at cycle 53270
HALT operation received from [0][3][0] at cycle 53420
Simulation finished, cycleCount = 53421
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 2606981
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52408
HALT operation received from [0][3][0] at cycle 52410
HALT operation received from [0][2][0] at cycle 52428
HALT operation received from [0][0][0] at cycle 52430
Simulation finished, cycleCount = 52431
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 2659412
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52926
HALT operation received from [0][1][0] at cycle 53146
HALT operation received from [0][2][0] at cycle 53370
HALT operation received from [0][0][0] at cycle 53488
Simulation finished, cycleCount = 53489
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 2712901
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52546
HALT operation received from [0][1][0] at cycle 52654
HALT operation received from [0][0][0] at cycle 52668
HALT operation received from [0][3][0] at cycle 52740
Simulation finished, cycleCount = 52741
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 2765642
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52600
HALT operation received from [0][0][0] at cycle 52714
HALT operation received from [0][1][0] at cycle 52938
HALT operation received from [0][2][0] at cycle 53060
Simulation finished, cycleCount = 53061
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 2818703
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52354
HALT operation received from [0][2][0] at cycle 52410
HALT operation received from [0][0][0] at cycle 52664
HALT operation received from [0][1][0] at cycle 52670
Simulation finished, cycleCount = 52671
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 2871374
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52442
HALT operation received from [0][2][0] at cycle 52508
HALT operation received from [0][0][0] at cycle 52516
HALT operation received from [0][3][0] at cycle 52564
Simulation finished, cycleCount = 52565
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 2923939
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 53618
HALT operation received from [0][0][0] at cycle 53628
HALT operation received from [0][3][0] at cycle 53698
HALT operation received from [0][1][0] at cycle 53952
Simulation finished, cycleCount = 53953
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 2977892
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52388
HALT operation received from [0][0][0] at cycle 52390
HALT operation received from [0][1][0] at cycle 52394
HALT operation received from [0][3][0] at cycle 52410
Simulation finished, cycleCount = 52411
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 3030303
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52514
HALT operation received from [0][1][0] at cycle 52626
HALT operation received from [0][3][0] at cycle 52648
HALT operation received from [0][2][0] at cycle 52654
Simulation finished, cycleCount = 52655
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 3082958
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 53032
HALT operation received from [0][1][0] at cycle 53156
HALT operation received from [0][2][0] at cycle 53398
HALT operation received from [0][0][0] at cycle 53412
Simulation finished, cycleCount = 53413
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 3136371
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52398
HALT operation received from [0][0][0] at cycle 52428
HALT operation received from [0][2][0] at cycle 52472
HALT operation received from [0][1][0] at cycle 52494
Simulation finished, cycleCount = 52495
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 3188866
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52860
HALT operation received from [0][0][0] at cycle 52912
HALT operation received from [0][1][0] at cycle 52922
HALT operation received from [0][2][0] at cycle 53264
Simulation finished, cycleCount = 53265
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 3242131
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 53340
HALT operation received from [0][1][0] at cycle 53396
HALT operation received from [0][0][0] at cycle 53436
HALT operation received from [0][3][0] at cycle 53570
Simulation finished, cycleCount = 53571
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 3295702
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52416
HALT operation received from [0][0][0] at cycle 52424
HALT operation received from [0][3][0] at cycle 52460
HALT operation received from [0][2][0] at cycle 52468
Simulation finished, cycleCount = 52469
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 3348171
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52468
HALT operation received from [0][0][0] at cycle 52478
HALT operation received from [0][2][0] at cycle 52512
HALT operation received from [0][1][0] at cycle 52518
Simulation finished, cycleCount = 52519
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 3400690
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52792
HALT operation received from [0][2][0] at cycle 52870
HALT operation received from [0][1][0] at cycle 52892
HALT operation received from [0][0][0] at cycle 53020
Simulation finished, cycleCount = 53021
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 3453711
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52486
HALT operation received from [0][1][0] at cycle 52542
HALT operation received from [0][2][0] at cycle 52570
HALT operation received from [0][3][0] at cycle 52910
Simulation finished, cycleCount = 52911
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 3506622
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52436
HALT operation received from [0][0][0] at cycle 52450
HALT operation received from [0][3][0] at cycle 52462
HALT operation received from [0][1][0] at cycle 52480
Simulation finished, cycleCount = 52481
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 3559103
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52404
HALT operation received from [0][0][0] at cycle 52468
HALT operation received from [0][3][0] at cycle 52472
HALT operation received from [0][2][0] at cycle 52596
Simulation finished, cycleCount = 52597
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 3611700
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52474
HALT operation received from [0][3][0] at cycle 52550
HALT operation received from [0][2][0] at cycle 52584
HALT operation received from [0][1][0] at cycle 52848
Simulation finished, cycleCount = 52849
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 3664549
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52480
HALT operation received from [0][3][0] at cycle 52510
HALT operation received from [0][1][0] at cycle 52514
HALT operation received from [0][0][0] at cycle 52520
Simulation finished, cycleCount = 52521
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 3717070
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52460
HALT operation received from [0][3][0] at cycle 52744
HALT operation received from [0][2][0] at cycle 52758
HALT operation received from [0][1][0] at cycle 52812
Simulation finished, cycleCount = 52813
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 3769883
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52594
HALT operation received from [0][0][0] at cycle 52630
HALT operation received from [0][1][0] at cycle 52714
HALT operation received from [0][2][0] at cycle 53008
Simulation finished, cycleCount = 53009
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 3822892
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 53694
HALT operation received from [0][2][0] at cycle 53920
HALT operation received from [0][3][0] at cycle 53976
HALT operation received from [0][1][0] at cycle 54058
Simulation finished, cycleCount = 54059
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 3876951
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52628
HALT operation received from [0][2][0] at cycle 52730
HALT operation received from [0][0][0] at cycle 52740
HALT operation received from [0][3][0] at cycle 52746
Simulation finished, cycleCount = 52747
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 3929698
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52436
HALT operation received from [0][3][0] at cycle 52438
HALT operation received from [0][2][0] at cycle 52452
HALT operation received from [0][0][0] at cycle 52524
Simulation finished, cycleCount = 52525
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 3982223
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52606
HALT operation received from [0][3][0] at cycle 52644
HALT operation received from [0][1][0] at cycle 52706
HALT operation received from [0][2][0] at cycle 52764
Simulation finished, cycleCount = 52765
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 4034988
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52568
HALT operation received from [0][0][0] at cycle 52612
HALT operation received from [0][1][0] at cycle 52664
HALT operation received from [0][3][0] at cycle 52760
Simulation finished, cycleCount = 52761
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 4087749
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52462
HALT operation received from [0][3][0] at cycle 52482
HALT operation received from [0][1][0] at cycle 52508
HALT operation received from [0][0][0] at cycle 52566
Simulation finished, cycleCount = 52567
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 4140316
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52804
HALT operation received from [0][2][0] at cycle 52860
HALT operation received from [0][0][0] at cycle 52920
HALT operation received from [0][3][0] at cycle 53128
Simulation finished, cycleCount = 53129
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 4193445
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52388
HALT operation received from [0][1][0] at cycle 52388
HALT operation received from [0][2][0] at cycle 52392
HALT operation received from [0][3][0] at cycle 52404
Simulation finished, cycleCount = 52405
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 4245850
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52540
HALT operation received from [0][0][0] at cycle 52550
HALT operation received from [0][1][0] at cycle 52552
HALT operation received from [0][3][0] at cycle 52568
Simulation finished, cycleCount = 52569
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 4298419
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52362
HALT operation received from [0][0][0] at cycle 52366
HALT operation received from [0][1][0] at cycle 52416
HALT operation received from [0][3][0] at cycle 52580
Simulation finished, cycleCount = 52581
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 4351000
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 53242
HALT operation received from [0][1][0] at cycle 53266
HALT operation received from [0][3][0] at cycle 53406
HALT operation received from [0][0][0] at cycle 53412
Simulation finished, cycleCount = 53413
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 4404413
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52358
HALT operation received from [0][1][0] at cycle 52360
HALT operation received from [0][3][0] at cycle 52370
HALT operation received from [0][0][0] at cycle 52454
Simulation finished, cycleCount = 52455
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 4456868
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52468
HALT operation received from [0][2][0] at cycle 52478
HALT operation received from [0][0][0] at cycle 52516
HALT operation received from [0][1][0] at cycle 52560
Simulation finished, cycleCount = 52561
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 4509429
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52488
HALT operation received from [0][1][0] at cycle 52562
HALT operation received from [0][0][0] at cycle 52610
HALT operation received from [0][2][0] at cycle 52642
Simulation finished, cycleCount = 52643
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 4562072
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52454
HALT operation received from [0][2][0] at cycle 52470
HALT operation received from [0][3][0] at cycle 52498
HALT operation received from [0][0][0] at cycle 52504
Simulation finished, cycleCount = 52505
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 4614577
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52354
HALT operation received from [0][2][0] at cycle 52354
HALT operation received from [0][3][0] at cycle 52380
HALT operation received from [0][0][0] at cycle 52450
Simulation finished, cycleCount = 52451
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 4667028
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52450
HALT operation received from [0][0][0] at cycle 52472
HALT operation received from [0][1][0] at cycle 52602
HALT operation received from [0][2][0] at cycle 52604
Simulation finished, cycleCount = 52605
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 4719633
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52444
HALT operation received from [0][0][0] at cycle 52472
HALT operation received from [0][1][0] at cycle 52514
HALT operation received from [0][2][0] at cycle 52636
Simulation finished, cycleCount = 52637
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 4772270
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52386
HALT operation received from [0][1][0] at cycle 52396
HALT operation received from [0][2][0] at cycle 52444
HALT operation received from [0][0][0] at cycle 52798
Simulation finished, cycleCount = 52799
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 4825069
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52520
HALT operation received from [0][3][0] at cycle 52520
HALT operation received from [0][2][0] at cycle 52558
HALT operation received from [0][1][0] at cycle 52566
Simulation finished, cycleCount = 52567
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 4877636
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 53080
HALT operation received from [0][3][0] at cycle 53144
HALT operation received from [0][2][0] at cycle 53156
HALT operation received from [0][0][0] at cycle 53394
Simulation finished, cycleCount = 53395
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 4931031
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52448
HALT operation received from [0][3][0] at cycle 52514
HALT operation received from [0][2][0] at cycle 52544
HALT operation received from [0][1][0] at cycle 52792
Simulation finished, cycleCount = 52793
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 4983824
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52432
HALT operation received from [0][3][0] at cycle 52456
HALT operation received from [0][1][0] at cycle 52494
HALT operation received from [0][2][0] at cycle 52558
Simulation finished, cycleCount = 52559
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 5036383
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 53054
HALT operation received from [0][0][0] at cycle 53078
HALT operation received from [0][2][0] at cycle 53142
HALT operation received from [0][3][0] at cycle 53240
Simulation finished, cycleCount = 53241
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 5089624
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52410
HALT operation received from [0][0][0] at cycle 52430
HALT operation received from [0][3][0] at cycle 52444
HALT operation received from [0][1][0] at cycle 52600
Simulation finished, cycleCount = 52601
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 5142225
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52550
HALT operation received from [0][0][0] at cycle 52602
HALT operation received from [0][1][0] at cycle 52758
HALT operation received from [0][3][0] at cycle 52788
Simulation finished, cycleCount = 52789
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 5195014
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52764
HALT operation received from [0][0][0] at cycle 52814
HALT operation received from [0][1][0] at cycle 52840
HALT operation received from [0][3][0] at cycle 52878
Simulation finished, cycleCount = 52879
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 5247893
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52892
HALT operation received from [0][3][0] at cycle 53072
HALT operation received from [0][2][0] at cycle 53128
HALT operation received from [0][0][0] at cycle 53444
Simulation finished, cycleCount = 53445
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 5301338
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52564
HALT operation received from [0][0][0] at cycle 52612
HALT operation received from [0][2][0] at cycle 52634
HALT operation received from [0][1][0] at cycle 52696
Simulation finished, cycleCount = 52697
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 5354035
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 53098
HALT operation received from [0][3][0] at cycle 53260
HALT operation received from [0][1][0] at cycle 53272
HALT operation received from [0][2][0] at cycle 53278
Simulation finished, cycleCount = 53279
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 5407314
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52514
HALT operation received from [0][2][0] at cycle 52536
HALT operation received from [0][1][0] at cycle 52538
HALT operation received from [0][0][0] at cycle 52558
Simulation finished, cycleCount = 52559
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 5459873
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52414
HALT operation received from [0][3][0] at cycle 52420
HALT operation received from [0][0][0] at cycle 52426
HALT operation received from [0][1][0] at cycle 52452
Simulation finished, cycleCount = 52453
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 5512326
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52494
HALT operation received from [0][3][0] at cycle 52582
HALT operation received from [0][1][0] at cycle 52650
HALT operation received from [0][0][0] at cycle 52682
Simulation finished, cycleCount = 52683
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 5565009
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52356
HALT operation received from [0][1][0] at cycle 52356
HALT operation received from [0][3][0] at cycle 52358
HALT operation received from [0][2][0] at cycle 52360
Simulation finished, cycleCount = 52361
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 5617370
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52356
HALT operation received from [0][1][0] at cycle 52514
HALT operation received from [0][0][0] at cycle 52528
HALT operation received from [0][2][0] at cycle 52568
Simulation finished, cycleCount = 52569
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 5669939
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52438
HALT operation received from [0][1][0] at cycle 52458
HALT operation received from [0][3][0] at cycle 52542
HALT operation received from [0][0][0] at cycle 52682
Simulation finished, cycleCount = 52683
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 5722622
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52418
HALT operation received from [0][0][0] at cycle 52430
HALT operation received from [0][2][0] at cycle 52492
HALT operation received from [0][1][0] at cycle 52518
Simulation finished, cycleCount = 52519
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 5775141
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52462
HALT operation received from [0][0][0] at cycle 52514
HALT operation received from [0][3][0] at cycle 52520
HALT operation received from [0][1][0] at cycle 52532
Simulation finished, cycleCount = 52533
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 5827674
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52430
HALT operation received from [0][2][0] at cycle 52432
HALT operation received from [0][1][0] at cycle 52440
HALT operation received from [0][0][0] at cycle 52444
Simulation finished, cycleCount = 52445
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 5880119
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52608
HALT operation received from [0][3][0] at cycle 52880
HALT operation received from [0][0][0] at cycle 53054
HALT operation received from [0][1][0] at cycle 53118
Simulation finished, cycleCount = 53119
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 5933238
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52412
HALT operation received from [0][0][0] at cycle 52416
HALT operation received from [0][3][0] at cycle 52422
HALT operation received from [0][2][0] at cycle 52472
Simulation finished, cycleCount = 52473
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 5985711
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52354
HALT operation received from [0][1][0] at cycle 52354
HALT operation received from [0][2][0] at cycle 52354
HALT operation received from [0][3][0] at cycle 52354
Simulation finished, cycleCount = 52355
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 6038066
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52432
HALT operation received from [0][0][0] at cycle 52434
HALT operation received from [0][3][0] at cycle 52440
HALT operation received from [0][2][0] at cycle 52462
Simulation finished, cycleCount = 52463
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 6090529
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52354
HALT operation received from [0][0][0] at cycle 52360
HALT operation received from [0][3][0] at cycle 52360
HALT operation received from [0][1][0] at cycle 52372
Simulation finished, cycleCount = 52373
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 6142902
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52392
HALT operation received from [0][2][0] at cycle 52428
HALT operation received from [0][0][0] at cycle 52506
HALT operation received from [0][1][0] at cycle 52682
Simulation finished, cycleCount = 52683
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 6195585
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52366
HALT operation received from [0][2][0] at cycle 52374
HALT operation received from [0][3][0] at cycle 52376
HALT operation received from [0][1][0] at cycle 52580
Simulation finished, cycleCount = 52581
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 6248166
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52500
HALT operation received from [0][0][0] at cycle 52638
HALT operation received from [0][1][0] at cycle 52650
HALT operation received from [0][2][0] at cycle 52820
Simulation finished, cycleCount = 52821
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 6300987
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52642
HALT operation received from [0][0][0] at cycle 52664
HALT operation received from [0][1][0] at cycle 52872
HALT operation received from [0][2][0] at cycle 52874
Simulation finished, cycleCount = 52875
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 6353862
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52354
HALT operation received from [0][0][0] at cycle 52358
HALT operation received from [0][3][0] at cycle 52382
HALT operation received from [0][2][0] at cycle 52400
Simulation finished, cycleCount = 52401
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 6406263
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52354
HALT operation received from [0][1][0] at cycle 52354
HALT operation received from [0][3][0] at cycle 52354
HALT operation received from [0][2][0] at cycle 52404
Simulation finished, cycleCount = 52405
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 6458668
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52408
HALT operation received from [0][2][0] at cycle 52478
HALT operation received from [0][1][0] at cycle 52576
HALT operation received from [0][3][0] at cycle 52584
Simulation finished, cycleCount = 52585
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 6511253
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 52386
HALT operation received from [0][0][0] at cycle 52388
HALT operation received from [0][3][0] at cycle 52402
HALT operation received from [0][1][0] at cycle 52418
Simulation finished, cycleCount = 52419
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 6563672
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52376
HALT operation received from [0][0][0] at cycle 52380
HALT operation received from [0][2][0] at cycle 52404
HALT operation received from [0][1][0] at cycle 52598
Simulation finished, cycleCount = 52599
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 6616271
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52672
HALT operation received from [0][0][0] at cycle 52690
HALT operation received from [0][3][0] at cycle 52696
HALT operation received from [0][2][0] at cycle 53100
Simulation finished, cycleCount = 53101
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 6669372
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 52740
HALT operation received from [0][1][0] at cycle 52758
HALT operation received from [0][2][0] at cycle 52826
HALT operation received from [0][0][0] at cycle 52848
Simulation finished, cycleCount = 52849
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 6722221
Device: 4 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131144
Size of bss area : 
End of memory: 1049152
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52388
HALT operation received from [0][1][0] at cycle 52464
HALT operation received from [0][2][0] at cycle 52488
HALT operation received from [0][3][0] at cycle 52638
Simulation finished, cycleCount = 52639
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 6774860

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
2533793528 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.02
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7f26fa06c180
Device 1 : LE1 Device ID is 0x7f26fa06c290
Device 2 : LE1 Device ID is 0x7f26fa06c3a0
Device 3 : LE1 Device ID is 0x7f26fa06c4b0
Device 4 : LE1 Device ID is 0x7f26fa06c5c0
Device 5 : LE1 Device ID is 0x7f26fa06c6d0
Device 6 : LE1 Device ID is 0x7f26fa06c7e0
Device 7 : LE1 Device ID is 0x7f26fa06c8f0
Device 8 : LE1 Device ID is 0x7f26fa06ca00
Device 9 : LE1 Device ID is 0x7f26fa06cb10
Device 10 : LE1 Device ID is 0x7f26fa06cc20
Device 11 : LE1 Device ID is 0x7f26fa06cd30
Device 12 : LE1 Device ID is 0x7f26fa06ce40
Device 13 : LE1 Device ID is 0x7f26fa06cf50
Device 14 : LE1 Device ID is 0x7f26fa06d060
Device 15 : LE1 Device ID is 0x7f26fa06d170
Device 16 : LE1 Device ID is 0x7f26fa06d280
Device 17 : LE1 Device ID is 0x7f26fa06d390
Device 18 : LE1 Device ID is 0x7f26fa06d4a0
Device 19 : LE1 Device ID is 0x7f26fa06d5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26767
HALT operation received from [0][2][0] at cycle 26879
HALT operation received from [0][1][0] at cycle 26927
HALT operation received from [0][6][0] at cycle 26967
HALT operation received from [0][0][0] at cycle 26973
HALT operation received from [0][4][0] at cycle 27049
HALT operation received from [0][3][0] at cycle 27057
HALT operation received from [0][5][0] at cycle 27321
Simulation finished, cycleCount = 27322
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 27322
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26521
HALT operation received from [0][3][0] at cycle 26693
HALT operation received from [0][5][0] at cycle 26705
HALT operation received from [0][2][0] at cycle 26761
HALT operation received from [0][7][0] at cycle 26815
HALT operation received from [0][0][0] at cycle 26833
HALT operation received from [0][6][0] at cycle 26865
HALT operation received from [0][4][0] at cycle 27005
Simulation finished, cycleCount = 27006
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 54328
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26733
HALT operation received from [0][0][0] at cycle 26779
HALT operation received from [0][3][0] at cycle 26839
HALT operation received from [0][6][0] at cycle 26841
HALT operation received from [0][2][0] at cycle 26879
HALT operation received from [0][7][0] at cycle 26879
HALT operation received from [0][1][0] at cycle 26885
HALT operation received from [0][4][0] at cycle 26923
Simulation finished, cycleCount = 26924
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 81252
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26785
HALT operation received from [0][4][0] at cycle 26805
HALT operation received from [0][6][0] at cycle 26971
HALT operation received from [0][3][0] at cycle 26981
HALT operation received from [0][0][0] at cycle 26999
HALT operation received from [0][5][0] at cycle 27061
HALT operation received from [0][2][0] at cycle 27115
HALT operation received from [0][7][0] at cycle 27263
Simulation finished, cycleCount = 27264
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 108516
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26433
HALT operation received from [0][2][0] at cycle 26523
HALT operation received from [0][5][0] at cycle 26557
HALT operation received from [0][3][0] at cycle 26583
HALT operation received from [0][7][0] at cycle 26597
HALT operation received from [0][0][0] at cycle 26633
HALT operation received from [0][6][0] at cycle 26651
HALT operation received from [0][4][0] at cycle 26711
Simulation finished, cycleCount = 26712
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 135228
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26611
HALT operation received from [0][0][0] at cycle 26637
HALT operation received from [0][3][0] at cycle 26749
HALT operation received from [0][5][0] at cycle 26755
HALT operation received from [0][7][0] at cycle 26899
HALT operation received from [0][1][0] at cycle 26905
HALT operation received from [0][4][0] at cycle 26961
HALT operation received from [0][2][0] at cycle 27085
Simulation finished, cycleCount = 27086
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 162314
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26399
HALT operation received from [0][5][0] at cycle 26419
HALT operation received from [0][2][0] at cycle 26441
HALT operation received from [0][6][0] at cycle 26445
HALT operation received from [0][1][0] at cycle 26477
HALT operation received from [0][7][0] at cycle 26479
HALT operation received from [0][4][0] at cycle 26595
HALT operation received from [0][3][0] at cycle 26603
Simulation finished, cycleCount = 26604
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 188918
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26321
HALT operation received from [0][7][0] at cycle 26345
HALT operation received from [0][0][0] at cycle 26417
HALT operation received from [0][5][0] at cycle 26467
HALT operation received from [0][4][0] at cycle 26469
HALT operation received from [0][1][0] at cycle 26553
HALT operation received from [0][6][0] at cycle 26669
HALT operation received from [0][2][0] at cycle 26693
Simulation finished, cycleCount = 26694
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 215612
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26629
HALT operation received from [0][5][0] at cycle 26741
HALT operation received from [0][7][0] at cycle 26861
HALT operation received from [0][2][0] at cycle 26865
HALT operation received from [0][4][0] at cycle 26889
HALT operation received from [0][1][0] at cycle 26997
HALT operation received from [0][6][0] at cycle 26999
HALT operation received from [0][0][0] at cycle 27051
Simulation finished, cycleCount = 27052
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 242664
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26327
HALT operation received from [0][1][0] at cycle 26343
HALT operation received from [0][0][0] at cycle 26403
HALT operation received from [0][7][0] at cycle 26431
HALT operation received from [0][6][0] at cycle 26545
HALT operation received from [0][2][0] at cycle 26573
HALT operation received from [0][3][0] at cycle 26665
HALT operation received from [0][4][0] at cycle 26683
Simulation finished, cycleCount = 26684
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 269348
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26431
HALT operation received from [0][4][0] at cycle 26489
HALT operation received from [0][5][0] at cycle 26489
HALT operation received from [0][2][0] at cycle 26499
HALT operation received from [0][1][0] at cycle 26519
HALT operation received from [0][6][0] at cycle 26597
HALT operation received from [0][0][0] at cycle 26617
HALT operation received from [0][7][0] at cycle 26849
Simulation finished, cycleCount = 26850
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 296198
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26407
HALT operation received from [0][4][0] at cycle 26417
HALT operation received from [0][7][0] at cycle 26433
HALT operation received from [0][5][0] at cycle 26507
HALT operation received from [0][2][0] at cycle 26515
HALT operation received from [0][6][0] at cycle 26521
HALT operation received from [0][1][0] at cycle 26527
HALT operation received from [0][3][0] at cycle 26825
Simulation finished, cycleCount = 26826
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 323024
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26235
HALT operation received from [0][2][0] at cycle 26307
HALT operation received from [0][4][0] at cycle 26313
HALT operation received from [0][7][0] at cycle 26313
HALT operation received from [0][3][0] at cycle 26345
HALT operation received from [0][6][0] at cycle 26359
HALT operation received from [0][1][0] at cycle 26465
HALT operation received from [0][5][0] at cycle 26517
Simulation finished, cycleCount = 26518
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 349542
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26385
HALT operation received from [0][6][0] at cycle 26385
HALT operation received from [0][3][0] at cycle 26395
HALT operation received from [0][7][0] at cycle 26437
HALT operation received from [0][0][0] at cycle 26447
HALT operation received from [0][2][0] at cycle 26489
HALT operation received from [0][1][0] at cycle 26557
HALT operation received from [0][5][0] at cycle 26571
Simulation finished, cycleCount = 26572
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 376114
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26365
HALT operation received from [0][1][0] at cycle 26389
HALT operation received from [0][6][0] at cycle 26401
HALT operation received from [0][2][0] at cycle 26449
HALT operation received from [0][3][0] at cycle 26451
HALT operation received from [0][4][0] at cycle 26467
HALT operation received from [0][0][0] at cycle 26479
HALT operation received from [0][5][0] at cycle 26573
Simulation finished, cycleCount = 26574
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 402688
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26721
HALT operation received from [0][5][0] at cycle 26789
HALT operation received from [0][2][0] at cycle 26849
HALT operation received from [0][6][0] at cycle 26849
HALT operation received from [0][1][0] at cycle 26873
HALT operation received from [0][0][0] at cycle 27215
HALT operation received from [0][7][0] at cycle 27269
HALT operation received from [0][3][0] at cycle 27447
Simulation finished, cycleCount = 27448
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 430136
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26713
HALT operation received from [0][5][0] at cycle 26781
HALT operation received from [0][3][0] at cycle 26827
HALT operation received from [0][1][0] at cycle 26905
HALT operation received from [0][4][0] at cycle 27027
HALT operation received from [0][6][0] at cycle 27101
HALT operation received from [0][7][0] at cycle 27147
HALT operation received from [0][0][0] at cycle 27149
Simulation finished, cycleCount = 27150
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 457286
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26201
HALT operation received from [0][0][0] at cycle 26245
HALT operation received from [0][7][0] at cycle 26253
HALT operation received from [0][3][0] at cycle 26259
HALT operation received from [0][6][0] at cycle 26261
HALT operation received from [0][5][0] at cycle 26297
HALT operation received from [0][2][0] at cycle 26369
HALT operation received from [0][1][0] at cycle 26477
Simulation finished, cycleCount = 26478
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 483764
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26343
HALT operation received from [0][6][0] at cycle 26347
HALT operation received from [0][3][0] at cycle 26349
HALT operation received from [0][1][0] at cycle 26357
HALT operation received from [0][2][0] at cycle 26369
HALT operation received from [0][4][0] at cycle 26375
HALT operation received from [0][0][0] at cycle 26393
HALT operation received from [0][7][0] at cycle 26405
Simulation finished, cycleCount = 26406
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 510170
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26263
HALT operation received from [0][3][0] at cycle 26271
HALT operation received from [0][1][0] at cycle 26291
HALT operation received from [0][0][0] at cycle 26303
HALT operation received from [0][6][0] at cycle 26343
HALT operation received from [0][2][0] at cycle 26351
HALT operation received from [0][4][0] at cycle 26413
HALT operation received from [0][5][0] at cycle 26535
Simulation finished, cycleCount = 26536
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 536706
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26409
HALT operation received from [0][2][0] at cycle 26429
HALT operation received from [0][7][0] at cycle 26433
HALT operation received from [0][3][0] at cycle 26493
HALT operation received from [0][6][0] at cycle 26507
HALT operation received from [0][5][0] at cycle 26565
HALT operation received from [0][0][0] at cycle 26609
HALT operation received from [0][4][0] at cycle 26645
Simulation finished, cycleCount = 26646
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 563352
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26259
HALT operation received from [0][2][0] at cycle 26281
HALT operation received from [0][6][0] at cycle 26315
HALT operation received from [0][4][0] at cycle 26355
HALT operation received from [0][1][0] at cycle 26361
HALT operation received from [0][3][0] at cycle 26373
HALT operation received from [0][0][0] at cycle 26377
HALT operation received from [0][5][0] at cycle 26429
Simulation finished, cycleCount = 26430
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 589782
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26187
HALT operation received from [0][4][0] at cycle 26199
HALT operation received from [0][0][0] at cycle 26211
HALT operation received from [0][6][0] at cycle 26215
HALT operation received from [0][2][0] at cycle 26227
HALT operation received from [0][7][0] at cycle 26257
HALT operation received from [0][3][0] at cycle 26277
HALT operation received from [0][1][0] at cycle 26319
Simulation finished, cycleCount = 26320
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 616102
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26295
HALT operation received from [0][5][0] at cycle 26297
HALT operation received from [0][7][0] at cycle 26389
HALT operation received from [0][2][0] at cycle 26393
HALT operation received from [0][3][0] at cycle 26413
HALT operation received from [0][0][0] at cycle 26535
HALT operation received from [0][6][0] at cycle 26547
HALT operation received from [0][4][0] at cycle 26603
Simulation finished, cycleCount = 26604
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 642706
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26285
HALT operation received from [0][2][0] at cycle 26361
HALT operation received from [0][1][0] at cycle 26393
HALT operation received from [0][7][0] at cycle 26431
HALT operation received from [0][4][0] at cycle 26441
HALT operation received from [0][6][0] at cycle 26457
HALT operation received from [0][0][0] at cycle 26475
HALT operation received from [0][3][0] at cycle 26515
Simulation finished, cycleCount = 26516
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 669222
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26363
HALT operation received from [0][7][0] at cycle 26581
HALT operation received from [0][2][0] at cycle 26623
HALT operation received from [0][0][0] at cycle 26721
HALT operation received from [0][3][0] at cycle 26725
HALT operation received from [0][1][0] at cycle 26791
HALT operation received from [0][5][0] at cycle 26795
HALT operation received from [0][4][0] at cycle 26797
Simulation finished, cycleCount = 26798
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 696020
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26185
HALT operation received from [0][0][0] at cycle 26203
HALT operation received from [0][2][0] at cycle 26269
HALT operation received from [0][7][0] at cycle 26291
HALT operation received from [0][5][0] at cycle 26327
HALT operation received from [0][1][0] at cycle 26379
HALT operation received from [0][4][0] at cycle 26379
HALT operation received from [0][6][0] at cycle 26461
Simulation finished, cycleCount = 26462
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 722482
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26397
HALT operation received from [0][3][0] at cycle 26457
HALT operation received from [0][1][0] at cycle 26467
HALT operation received from [0][6][0] at cycle 26467
HALT operation received from [0][4][0] at cycle 26479
HALT operation received from [0][5][0] at cycle 26485
HALT operation received from [0][0][0] at cycle 26493
HALT operation received from [0][2][0] at cycle 26551
Simulation finished, cycleCount = 26552
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 749034
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26537
HALT operation received from [0][3][0] at cycle 26581
HALT operation received from [0][4][0] at cycle 26693
HALT operation received from [0][7][0] at cycle 26747
HALT operation received from [0][2][0] at cycle 26775
HALT operation received from [0][1][0] at cycle 26795
HALT operation received from [0][0][0] at cycle 26827
HALT operation received from [0][6][0] at cycle 26867
Simulation finished, cycleCount = 26868
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 775902
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26225
HALT operation received from [0][7][0] at cycle 26253
HALT operation received from [0][1][0] at cycle 26263
HALT operation received from [0][6][0] at cycle 26335
HALT operation received from [0][0][0] at cycle 26341
HALT operation received from [0][5][0] at cycle 26349
HALT operation received from [0][3][0] at cycle 26373
HALT operation received from [0][2][0] at cycle 26435
Simulation finished, cycleCount = 26436
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 802338
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26221
HALT operation received from [0][4][0] at cycle 26241
HALT operation received from [0][0][0] at cycle 26247
HALT operation received from [0][7][0] at cycle 26253
HALT operation received from [0][3][0] at cycle 26305
HALT operation received from [0][1][0] at cycle 26323
HALT operation received from [0][6][0] at cycle 26363
HALT operation received from [0][2][0] at cycle 26481
Simulation finished, cycleCount = 26482
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 828820
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26381
HALT operation received from [0][4][0] at cycle 26397
HALT operation received from [0][7][0] at cycle 26397
HALT operation received from [0][6][0] at cycle 26429
HALT operation received from [0][2][0] at cycle 26447
HALT operation received from [0][0][0] at cycle 26457
HALT operation received from [0][5][0] at cycle 26461
HALT operation received from [0][1][0] at cycle 26527
Simulation finished, cycleCount = 26528
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 855348
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26251
HALT operation received from [0][5][0] at cycle 26259
HALT operation received from [0][6][0] at cycle 26265
HALT operation received from [0][3][0] at cycle 26275
HALT operation received from [0][1][0] at cycle 26277
HALT operation received from [0][4][0] at cycle 26279
HALT operation received from [0][7][0] at cycle 26281
HALT operation received from [0][0][0] at cycle 26293
Simulation finished, cycleCount = 26294
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 881642
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26211
HALT operation received from [0][0][0] at cycle 26229
HALT operation received from [0][6][0] at cycle 26283
HALT operation received from [0][7][0] at cycle 26333
HALT operation received from [0][1][0] at cycle 26361
HALT operation received from [0][5][0] at cycle 26387
HALT operation received from [0][3][0] at cycle 26407
HALT operation received from [0][2][0] at cycle 26455
Simulation finished, cycleCount = 26456
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 908098
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26237
HALT operation received from [0][4][0] at cycle 26247
HALT operation received from [0][6][0] at cycle 26255
HALT operation received from [0][3][0] at cycle 26327
HALT operation received from [0][1][0] at cycle 26341
HALT operation received from [0][5][0] at cycle 26367
HALT operation received from [0][0][0] at cycle 26377
HALT operation received from [0][7][0] at cycle 26395
Simulation finished, cycleCount = 26396
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 934494
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26467
HALT operation received from [0][3][0] at cycle 26571
HALT operation received from [0][7][0] at cycle 26623
HALT operation received from [0][4][0] at cycle 26629
HALT operation received from [0][1][0] at cycle 26647
HALT operation received from [0][6][0] at cycle 26759
HALT operation received from [0][2][0] at cycle 26771
HALT operation received from [0][0][0] at cycle 26865
Simulation finished, cycleCount = 26866
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 961360
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26429
HALT operation received from [0][6][0] at cycle 26435
HALT operation received from [0][3][0] at cycle 26577
HALT operation received from [0][4][0] at cycle 26583
HALT operation received from [0][5][0] at cycle 26681
HALT operation received from [0][0][0] at cycle 26697
HALT operation received from [0][7][0] at cycle 26775
HALT operation received from [0][1][0] at cycle 26973
Simulation finished, cycleCount = 26974
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 988334
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26749
HALT operation received from [0][5][0] at cycle 26823
HALT operation received from [0][4][0] at cycle 26951
HALT operation received from [0][3][0] at cycle 26997
HALT operation received from [0][0][0] at cycle 27031
HALT operation received from [0][7][0] at cycle 27081
HALT operation received from [0][6][0] at cycle 27193
HALT operation received from [0][1][0] at cycle 27513
Simulation finished, cycleCount = 27514
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 1015848
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26321
HALT operation received from [0][0][0] at cycle 26325
HALT operation received from [0][4][0] at cycle 26337
HALT operation received from [0][6][0] at cycle 26339
HALT operation received from [0][3][0] at cycle 26359
HALT operation received from [0][7][0] at cycle 26431
HALT operation received from [0][1][0] at cycle 26511
HALT operation received from [0][5][0] at cycle 26645
Simulation finished, cycleCount = 26646
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 1042494
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26229
HALT operation received from [0][7][0] at cycle 26235
HALT operation received from [0][6][0] at cycle 26239
HALT operation received from [0][4][0] at cycle 26243
HALT operation received from [0][0][0] at cycle 26247
HALT operation received from [0][5][0] at cycle 26247
HALT operation received from [0][1][0] at cycle 26251
HALT operation received from [0][2][0] at cycle 26257
Simulation finished, cycleCount = 26258
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 1068752
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26431
HALT operation received from [0][7][0] at cycle 26539
HALT operation received from [0][6][0] at cycle 26551
HALT operation received from [0][1][0] at cycle 26557
HALT operation received from [0][0][0] at cycle 26559
HALT operation received from [0][5][0] at cycle 26559
HALT operation received from [0][3][0] at cycle 26601
HALT operation received from [0][4][0] at cycle 26749
Simulation finished, cycleCount = 26750
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 1095502
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26259
HALT operation received from [0][1][0] at cycle 26273
HALT operation received from [0][5][0] at cycle 26289
HALT operation received from [0][0][0] at cycle 26291
HALT operation received from [0][6][0] at cycle 26293
HALT operation received from [0][4][0] at cycle 26363
HALT operation received from [0][2][0] at cycle 26403
HALT operation received from [0][3][0] at cycle 26543
Simulation finished, cycleCount = 26544
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 1122046
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26281
HALT operation received from [0][7][0] at cycle 26285
HALT operation received from [0][6][0] at cycle 26303
HALT operation received from [0][1][0] at cycle 26349
HALT operation received from [0][0][0] at cycle 26381
HALT operation received from [0][4][0] at cycle 26381
HALT operation received from [0][2][0] at cycle 26389
HALT operation received from [0][5][0] at cycle 26459
Simulation finished, cycleCount = 26460
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 1148506
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26379
HALT operation received from [0][5][0] at cycle 26387
HALT operation received from [0][2][0] at cycle 26441
HALT operation received from [0][4][0] at cycle 26509
HALT operation received from [0][7][0] at cycle 26515
HALT operation received from [0][0][0] at cycle 26547
HALT operation received from [0][6][0] at cycle 26581
HALT operation received from [0][3][0] at cycle 26639
Simulation finished, cycleCount = 26640
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 1175146
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26261
HALT operation received from [0][1][0] at cycle 26269
HALT operation received from [0][2][0] at cycle 26277
HALT operation received from [0][7][0] at cycle 26323
HALT operation received from [0][0][0] at cycle 26365
HALT operation received from [0][6][0] at cycle 26385
HALT operation received from [0][5][0] at cycle 26419
HALT operation received from [0][3][0] at cycle 26433
Simulation finished, cycleCount = 26434
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 1201580
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26265
HALT operation received from [0][6][0] at cycle 26267
HALT operation received from [0][2][0] at cycle 26281
HALT operation received from [0][3][0] at cycle 26351
HALT operation received from [0][7][0] at cycle 26371
HALT operation received from [0][4][0] at cycle 26375
HALT operation received from [0][5][0] at cycle 26419
HALT operation received from [0][0][0] at cycle 26463
Simulation finished, cycleCount = 26464
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 1228044
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26241
HALT operation received from [0][0][0] at cycle 26261
HALT operation received from [0][6][0] at cycle 26273
HALT operation received from [0][5][0] at cycle 26317
HALT operation received from [0][4][0] at cycle 26321
HALT operation received from [0][1][0] at cycle 26323
HALT operation received from [0][3][0] at cycle 26365
HALT operation received from [0][2][0] at cycle 26437
Simulation finished, cycleCount = 26438
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 1254482
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26289
HALT operation received from [0][3][0] at cycle 26329
HALT operation received from [0][7][0] at cycle 26329
HALT operation received from [0][1][0] at cycle 26349
HALT operation received from [0][4][0] at cycle 26377
HALT operation received from [0][2][0] at cycle 26405
HALT operation received from [0][0][0] at cycle 26415
HALT operation received from [0][5][0] at cycle 26445
Simulation finished, cycleCount = 26446
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 1280928
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26445
HALT operation received from [0][4][0] at cycle 26473
HALT operation received from [0][6][0] at cycle 26575
HALT operation received from [0][5][0] at cycle 26629
HALT operation received from [0][1][0] at cycle 26653
HALT operation received from [0][0][0] at cycle 26663
HALT operation received from [0][3][0] at cycle 26707
HALT operation received from [0][7][0] at cycle 26725
Simulation finished, cycleCount = 26726
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 1307654
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26193
HALT operation received from [0][5][0] at cycle 26201
HALT operation received from [0][3][0] at cycle 26205
HALT operation received from [0][0][0] at cycle 26211
HALT operation received from [0][7][0] at cycle 26217
HALT operation received from [0][1][0] at cycle 26219
HALT operation received from [0][4][0] at cycle 26231
HALT operation received from [0][6][0] at cycle 26247
Simulation finished, cycleCount = 26248
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 1333902
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26375
HALT operation received from [0][5][0] at cycle 26481
HALT operation received from [0][3][0] at cycle 26563
HALT operation received from [0][6][0] at cycle 26601
HALT operation received from [0][1][0] at cycle 26677
HALT operation received from [0][0][0] at cycle 26737
HALT operation received from [0][4][0] at cycle 26763
HALT operation received from [0][2][0] at cycle 26781
Simulation finished, cycleCount = 26782
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 1360684
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26271
HALT operation received from [0][7][0] at cycle 26277
HALT operation received from [0][4][0] at cycle 26285
HALT operation received from [0][2][0] at cycle 26287
HALT operation received from [0][5][0] at cycle 26305
HALT operation received from [0][1][0] at cycle 26361
HALT operation received from [0][0][0] at cycle 26395
HALT operation received from [0][3][0] at cycle 26475
Simulation finished, cycleCount = 26476
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 1387160
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26271
HALT operation received from [0][6][0] at cycle 26331
HALT operation received from [0][3][0] at cycle 26341
HALT operation received from [0][4][0] at cycle 26345
HALT operation received from [0][1][0] at cycle 26375
HALT operation received from [0][0][0] at cycle 26381
HALT operation received from [0][5][0] at cycle 26575
HALT operation received from [0][2][0] at cycle 26741
Simulation finished, cycleCount = 26742
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 1413902
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26183
HALT operation received from [0][7][0] at cycle 26183
HALT operation received from [0][0][0] at cycle 26199
HALT operation received from [0][2][0] at cycle 26203
HALT operation received from [0][6][0] at cycle 26219
HALT operation received from [0][1][0] at cycle 26261
HALT operation received from [0][5][0] at cycle 26421
HALT operation received from [0][4][0] at cycle 26477
Simulation finished, cycleCount = 26478
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 1440380
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26211
HALT operation received from [0][5][0] at cycle 26213
HALT operation received from [0][6][0] at cycle 26215
HALT operation received from [0][0][0] at cycle 26227
HALT operation received from [0][1][0] at cycle 26241
HALT operation received from [0][4][0] at cycle 26301
HALT operation received from [0][2][0] at cycle 26305
HALT operation received from [0][7][0] at cycle 26365
Simulation finished, cycleCount = 26366
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 1466746
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26533
HALT operation received from [0][0][0] at cycle 26753
HALT operation received from [0][3][0] at cycle 26835
HALT operation received from [0][7][0] at cycle 26875
HALT operation received from [0][4][0] at cycle 26887
HALT operation received from [0][1][0] at cycle 26959
HALT operation received from [0][5][0] at cycle 27005
HALT operation received from [0][2][0] at cycle 27097
Simulation finished, cycleCount = 27098
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 1493844
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26197
HALT operation received from [0][1][0] at cycle 26199
HALT operation received from [0][6][0] at cycle 26199
HALT operation received from [0][2][0] at cycle 26201
HALT operation received from [0][0][0] at cycle 26205
HALT operation received from [0][7][0] at cycle 26205
HALT operation received from [0][5][0] at cycle 26207
HALT operation received from [0][3][0] at cycle 26217
Simulation finished, cycleCount = 26218
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 1520062
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26223
HALT operation received from [0][3][0] at cycle 26241
HALT operation received from [0][0][0] at cycle 26263
HALT operation received from [0][4][0] at cycle 26263
HALT operation received from [0][5][0] at cycle 26301
HALT operation received from [0][1][0] at cycle 26337
HALT operation received from [0][7][0] at cycle 26419
HALT operation received from [0][6][0] at cycle 26443
Simulation finished, cycleCount = 26444
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 1546506
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26509
HALT operation received from [0][7][0] at cycle 26515
HALT operation received from [0][4][0] at cycle 26519
HALT operation received from [0][3][0] at cycle 26529
HALT operation received from [0][5][0] at cycle 26551
HALT operation received from [0][1][0] at cycle 26617
HALT operation received from [0][2][0] at cycle 26901
HALT operation received from [0][0][0] at cycle 26905
Simulation finished, cycleCount = 26906
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 1573412
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26187
HALT operation received from [0][3][0] at cycle 26205
HALT operation received from [0][7][0] at cycle 26205
HALT operation received from [0][5][0] at cycle 26209
HALT operation received from [0][2][0] at cycle 26215
HALT operation received from [0][0][0] at cycle 26253
HALT operation received from [0][6][0] at cycle 26269
HALT operation received from [0][1][0] at cycle 26297
Simulation finished, cycleCount = 26298
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 1599710
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26389
HALT operation received from [0][4][0] at cycle 26413
HALT operation received from [0][5][0] at cycle 26425
HALT operation received from [0][7][0] at cycle 26483
HALT operation received from [0][1][0] at cycle 26509
HALT operation received from [0][0][0] at cycle 26511
HALT operation received from [0][6][0] at cycle 26631
HALT operation received from [0][2][0] at cycle 26645
Simulation finished, cycleCount = 26646
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 1626356
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26585
HALT operation received from [0][7][0] at cycle 26601
HALT operation received from [0][5][0] at cycle 26639
HALT operation received from [0][0][0] at cycle 26697
HALT operation received from [0][4][0] at cycle 26751
HALT operation received from [0][2][0] at cycle 26767
HALT operation received from [0][1][0] at cycle 26769
HALT operation received from [0][3][0] at cycle 26981
Simulation finished, cycleCount = 26982
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 1653338
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26209
HALT operation received from [0][0][0] at cycle 26217
HALT operation received from [0][4][0] at cycle 26219
HALT operation received from [0][5][0] at cycle 26219
HALT operation received from [0][3][0] at cycle 26223
HALT operation received from [0][2][0] at cycle 26231
HALT operation received from [0][6][0] at cycle 26249
HALT operation received from [0][7][0] at cycle 26249
Simulation finished, cycleCount = 26250
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 1679588
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26217
HALT operation received from [0][3][0] at cycle 26219
HALT operation received from [0][0][0] at cycle 26243
HALT operation received from [0][4][0] at cycle 26247
HALT operation received from [0][6][0] at cycle 26247
HALT operation received from [0][7][0] at cycle 26261
HALT operation received from [0][2][0] at cycle 26277
HALT operation received from [0][1][0] at cycle 26313
Simulation finished, cycleCount = 26314
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 1705902
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26339
HALT operation received from [0][1][0] at cycle 26389
HALT operation received from [0][7][0] at cycle 26393
HALT operation received from [0][4][0] at cycle 26409
HALT operation received from [0][3][0] at cycle 26411
HALT operation received from [0][5][0] at cycle 26515
HALT operation received from [0][2][0] at cycle 26543
HALT operation received from [0][0][0] at cycle 26623
Simulation finished, cycleCount = 26624
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 1732526
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26189
HALT operation received from [0][0][0] at cycle 26241
HALT operation received from [0][4][0] at cycle 26257
HALT operation received from [0][1][0] at cycle 26277
HALT operation received from [0][5][0] at cycle 26277
HALT operation received from [0][6][0] at cycle 26393
HALT operation received from [0][3][0] at cycle 26413
HALT operation received from [0][7][0] at cycle 26509
Simulation finished, cycleCount = 26510
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 1759036
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26211
HALT operation received from [0][0][0] at cycle 26221
HALT operation received from [0][7][0] at cycle 26229
HALT operation received from [0][6][0] at cycle 26237
HALT operation received from [0][4][0] at cycle 26241
HALT operation received from [0][1][0] at cycle 26243
HALT operation received from [0][3][0] at cycle 26245
HALT operation received from [0][5][0] at cycle 26249
Simulation finished, cycleCount = 26250
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 1785286
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26201
HALT operation received from [0][3][0] at cycle 26207
HALT operation received from [0][0][0] at cycle 26215
HALT operation received from [0][5][0] at cycle 26215
HALT operation received from [0][4][0] at cycle 26265
HALT operation received from [0][2][0] at cycle 26277
HALT operation received from [0][7][0] at cycle 26277
HALT operation received from [0][6][0] at cycle 26331
Simulation finished, cycleCount = 26332
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 1811618
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26237
HALT operation received from [0][0][0] at cycle 26241
HALT operation received from [0][4][0] at cycle 26245
HALT operation received from [0][3][0] at cycle 26259
HALT operation received from [0][5][0] at cycle 26261
HALT operation received from [0][7][0] at cycle 26303
HALT operation received from [0][6][0] at cycle 26359
HALT operation received from [0][1][0] at cycle 26599
Simulation finished, cycleCount = 26600
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 1838218
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26243
HALT operation received from [0][6][0] at cycle 26249
HALT operation received from [0][4][0] at cycle 26255
HALT operation received from [0][3][0] at cycle 26259
HALT operation received from [0][5][0] at cycle 26261
HALT operation received from [0][7][0] at cycle 26263
HALT operation received from [0][1][0] at cycle 26265
HALT operation received from [0][0][0] at cycle 26277
Simulation finished, cycleCount = 26278
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 1864496
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26225
HALT operation received from [0][2][0] at cycle 26231
HALT operation received from [0][4][0] at cycle 26247
HALT operation received from [0][5][0] at cycle 26277
HALT operation received from [0][3][0] at cycle 26293
HALT operation received from [0][7][0] at cycle 26463
HALT operation received from [0][6][0] at cycle 26539
HALT operation received from [0][1][0] at cycle 26547
Simulation finished, cycleCount = 26548
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 1891044
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26239
HALT operation received from [0][1][0] at cycle 26255
HALT operation received from [0][4][0] at cycle 26305
HALT operation received from [0][6][0] at cycle 26309
HALT operation received from [0][0][0] at cycle 26337
HALT operation received from [0][3][0] at cycle 26367
HALT operation received from [0][5][0] at cycle 26471
HALT operation received from [0][2][0] at cycle 26711
Simulation finished, cycleCount = 26712
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 1917756
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26851
HALT operation received from [0][0][0] at cycle 26853
HALT operation received from [0][4][0] at cycle 26853
HALT operation received from [0][6][0] at cycle 26927
HALT operation received from [0][7][0] at cycle 26945
HALT operation received from [0][2][0] at cycle 27005
HALT operation received from [0][3][0] at cycle 27043
HALT operation received from [0][1][0] at cycle 27219
Simulation finished, cycleCount = 27220
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 1944976
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26269
HALT operation received from [0][5][0] at cycle 26297
HALT operation received from [0][1][0] at cycle 26343
HALT operation received from [0][6][0] at cycle 26355
HALT operation received from [0][3][0] at cycle 26365
HALT operation received from [0][2][0] at cycle 26387
HALT operation received from [0][7][0] at cycle 26393
HALT operation received from [0][0][0] at cycle 26483
Simulation finished, cycleCount = 26484
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 1971460
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26207
HALT operation received from [0][5][0] at cycle 26221
HALT operation received from [0][1][0] at cycle 26227
HALT operation received from [0][6][0] at cycle 26227
HALT operation received from [0][4][0] at cycle 26235
HALT operation received from [0][2][0] at cycle 26237
HALT operation received from [0][7][0] at cycle 26243
HALT operation received from [0][0][0] at cycle 26301
Simulation finished, cycleCount = 26302
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 1997762
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26299
HALT operation received from [0][4][0] at cycle 26303
HALT operation received from [0][0][0] at cycle 26315
HALT operation received from [0][5][0] at cycle 26337
HALT operation received from [0][3][0] at cycle 26357
HALT operation received from [0][2][0] at cycle 26365
HALT operation received from [0][1][0] at cycle 26381
HALT operation received from [0][6][0] at cycle 26411
Simulation finished, cycleCount = 26412
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 2024174
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26263
HALT operation received from [0][2][0] at cycle 26273
HALT operation received from [0][5][0] at cycle 26275
HALT operation received from [0][6][0] at cycle 26307
HALT operation received from [0][3][0] at cycle 26329
HALT operation received from [0][4][0] at cycle 26361
HALT operation received from [0][1][0] at cycle 26401
HALT operation received from [0][7][0] at cycle 26443
Simulation finished, cycleCount = 26444
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 2050618
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26233
HALT operation received from [0][3][0] at cycle 26237
HALT operation received from [0][6][0] at cycle 26241
HALT operation received from [0][1][0] at cycle 26243
HALT operation received from [0][7][0] at cycle 26257
HALT operation received from [0][4][0] at cycle 26273
HALT operation received from [0][5][0] at cycle 26277
HALT operation received from [0][0][0] at cycle 26305
Simulation finished, cycleCount = 26306
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 2076924
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26357
HALT operation received from [0][6][0] at cycle 26375
HALT operation received from [0][7][0] at cycle 26391
HALT operation received from [0][4][0] at cycle 26397
HALT operation received from [0][5][0] at cycle 26459
HALT operation received from [0][2][0] at cycle 26497
HALT operation received from [0][0][0] at cycle 26535
HALT operation received from [0][3][0] at cycle 26749
Simulation finished, cycleCount = 26750
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 2103674
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26193
HALT operation received from [0][0][0] at cycle 26199
HALT operation received from [0][2][0] at cycle 26201
HALT operation received from [0][4][0] at cycle 26201
HALT operation received from [0][6][0] at cycle 26203
HALT operation received from [0][5][0] at cycle 26207
HALT operation received from [0][7][0] at cycle 26207
HALT operation received from [0][3][0] at cycle 26209
Simulation finished, cycleCount = 26210
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 2129884
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26261
HALT operation received from [0][7][0] at cycle 26263
HALT operation received from [0][4][0] at cycle 26275
HALT operation received from [0][5][0] at cycle 26279
HALT operation received from [0][1][0] at cycle 26285
HALT operation received from [0][0][0] at cycle 26287
HALT operation received from [0][6][0] at cycle 26291
HALT operation received from [0][3][0] at cycle 26317
Simulation finished, cycleCount = 26318
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 2156202
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26187
HALT operation received from [0][2][0] at cycle 26187
HALT operation received from [0][3][0] at cycle 26187
HALT operation received from [0][6][0] at cycle 26187
HALT operation received from [0][1][0] at cycle 26191
HALT operation received from [0][4][0] at cycle 26191
HALT operation received from [0][5][0] at cycle 26237
HALT operation received from [0][7][0] at cycle 26405
Simulation finished, cycleCount = 26406
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 2182608
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26567
HALT operation received from [0][0][0] at cycle 26595
HALT operation received from [0][6][0] at cycle 26605
HALT operation received from [0][2][0] at cycle 26649
HALT operation received from [0][7][0] at cycle 26671
HALT operation received from [0][1][0] at cycle 26711
HALT operation received from [0][3][0] at cycle 26747
HALT operation received from [0][4][0] at cycle 26829
Simulation finished, cycleCount = 26830
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 2209438
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26183
HALT operation received from [0][0][0] at cycle 26185
HALT operation received from [0][2][0] at cycle 26185
HALT operation received from [0][5][0] at cycle 26185
HALT operation received from [0][6][0] at cycle 26185
HALT operation received from [0][1][0] at cycle 26187
HALT operation received from [0][7][0] at cycle 26199
HALT operation received from [0][4][0] at cycle 26281
Simulation finished, cycleCount = 26282
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 2235720
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26233
HALT operation received from [0][7][0] at cycle 26233
HALT operation received from [0][5][0] at cycle 26241
HALT operation received from [0][3][0] at cycle 26247
HALT operation received from [0][6][0] at cycle 26257
HALT operation received from [0][0][0] at cycle 26259
HALT operation received from [0][4][0] at cycle 26269
HALT operation received from [0][1][0] at cycle 26331
Simulation finished, cycleCount = 26332
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 2262052
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26215
HALT operation received from [0][4][0] at cycle 26223
HALT operation received from [0][6][0] at cycle 26223
HALT operation received from [0][1][0] at cycle 26273
HALT operation received from [0][7][0] at cycle 26285
HALT operation received from [0][5][0] at cycle 26301
HALT operation received from [0][0][0] at cycle 26399
HALT operation received from [0][2][0] at cycle 26431
Simulation finished, cycleCount = 26432
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 2288484
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26225
HALT operation received from [0][6][0] at cycle 26227
HALT operation received from [0][5][0] at cycle 26241
HALT operation received from [0][4][0] at cycle 26245
HALT operation received from [0][7][0] at cycle 26245
HALT operation received from [0][2][0] at cycle 26255
HALT operation received from [0][3][0] at cycle 26265
HALT operation received from [0][0][0] at cycle 26271
Simulation finished, cycleCount = 26272
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 2314756
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26183
HALT operation received from [0][1][0] at cycle 26183
HALT operation received from [0][2][0] at cycle 26183
HALT operation received from [0][5][0] at cycle 26183
HALT operation received from [0][6][0] at cycle 26183
HALT operation received from [0][7][0] at cycle 26187
HALT operation received from [0][3][0] at cycle 26205
HALT operation received from [0][4][0] at cycle 26279
Simulation finished, cycleCount = 26280
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 2341036
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26205
HALT operation received from [0][0][0] at cycle 26219
HALT operation received from [0][2][0] at cycle 26227
HALT operation received from [0][5][0] at cycle 26251
HALT operation received from [0][7][0] at cycle 26257
HALT operation received from [0][4][0] at cycle 26265
HALT operation received from [0][1][0] at cycle 26363
HALT operation received from [0][6][0] at cycle 26389
Simulation finished, cycleCount = 26390
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 2367426
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26209
HALT operation received from [0][5][0] at cycle 26223
HALT operation received from [0][7][0] at cycle 26225
HALT operation received from [0][3][0] at cycle 26231
HALT operation received from [0][6][0] at cycle 26237
HALT operation received from [0][4][0] at cycle 26275
HALT operation received from [0][1][0] at cycle 26303
HALT operation received from [0][2][0] at cycle 26411
Simulation finished, cycleCount = 26412
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 2393838
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26197
HALT operation received from [0][7][0] at cycle 26197
HALT operation received from [0][1][0] at cycle 26199
HALT operation received from [0][3][0] at cycle 26201
HALT operation received from [0][5][0] at cycle 26209
HALT operation received from [0][6][0] at cycle 26259
HALT operation received from [0][4][0] at cycle 26367
HALT operation received from [0][0][0] at cycle 26443
Simulation finished, cycleCount = 26444
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 2420282
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26241
HALT operation received from [0][3][0] at cycle 26255
HALT operation received from [0][7][0] at cycle 26277
HALT operation received from [0][2][0] at cycle 26281
HALT operation received from [0][1][0] at cycle 26285
HALT operation received from [0][6][0] at cycle 26289
HALT operation received from [0][4][0] at cycle 26291
HALT operation received from [0][5][0] at cycle 26293
Simulation finished, cycleCount = 26294
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 2446576
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26441
HALT operation received from [0][3][0] at cycle 26493
HALT operation received from [0][6][0] at cycle 26531
HALT operation received from [0][0][0] at cycle 26577
HALT operation received from [0][2][0] at cycle 26637
HALT operation received from [0][1][0] at cycle 26651
HALT operation received from [0][7][0] at cycle 26663
HALT operation received from [0][4][0] at cycle 26829
Simulation finished, cycleCount = 26830
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 2473406
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26229
HALT operation received from [0][4][0] at cycle 26231
HALT operation received from [0][3][0] at cycle 26251
HALT operation received from [0][7][0] at cycle 26275
HALT operation received from [0][6][0] at cycle 26277
HALT operation received from [0][2][0] at cycle 26279
HALT operation received from [0][1][0] at cycle 26355
HALT operation received from [0][5][0] at cycle 26449
Simulation finished, cycleCount = 26450
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 2499856
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26207
HALT operation received from [0][2][0] at cycle 26217
HALT operation received from [0][0][0] at cycle 26221
HALT operation received from [0][4][0] at cycle 26223
HALT operation received from [0][3][0] at cycle 26231
HALT operation received from [0][7][0] at cycle 26237
HALT operation received from [0][1][0] at cycle 26299
HALT operation received from [0][6][0] at cycle 26353
Simulation finished, cycleCount = 26354
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 2526210
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26455
HALT operation received from [0][0][0] at cycle 26507
HALT operation received from [0][6][0] at cycle 26517
HALT operation received from [0][4][0] at cycle 26583
HALT operation received from [0][7][0] at cycle 26589
HALT operation received from [0][1][0] at cycle 26611
HALT operation received from [0][2][0] at cycle 26637
HALT operation received from [0][3][0] at cycle 26663
Simulation finished, cycleCount = 26664
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 2552874
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26201
HALT operation received from [0][1][0] at cycle 26205
HALT operation received from [0][7][0] at cycle 26211
HALT operation received from [0][4][0] at cycle 26219
HALT operation received from [0][6][0] at cycle 26221
HALT operation received from [0][0][0] at cycle 26223
HALT operation received from [0][3][0] at cycle 26245
HALT operation received from [0][5][0] at cycle 26407
Simulation finished, cycleCount = 26408
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 2579282
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 26241
HALT operation received from [0][2][0] at cycle 26247
HALT operation received from [0][1][0] at cycle 26297
HALT operation received from [0][6][0] at cycle 26315
HALT operation received from [0][7][0] at cycle 26315
HALT operation received from [0][0][0] at cycle 26373
HALT operation received from [0][5][0] at cycle 26473
HALT operation received from [0][3][0] at cycle 26485
Simulation finished, cycleCount = 26486
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 2605768
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26297
HALT operation received from [0][4][0] at cycle 26359
HALT operation received from [0][6][0] at cycle 26363
HALT operation received from [0][1][0] at cycle 26393
HALT operation received from [0][2][0] at cycle 26413
HALT operation received from [0][5][0] at cycle 26459
HALT operation received from [0][0][0] at cycle 26467
HALT operation received from [0][3][0] at cycle 26593
Simulation finished, cycleCount = 26594
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 2632362
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26389
HALT operation received from [0][1][0] at cycle 26433
HALT operation received from [0][6][0] at cycle 26441
HALT operation received from [0][5][0] at cycle 26471
HALT operation received from [0][0][0] at cycle 26607
HALT operation received from [0][3][0] at cycle 26695
HALT operation received from [0][2][0] at cycle 26699
HALT operation received from [0][4][0] at cycle 26849
Simulation finished, cycleCount = 26850
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 2659212
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26285
HALT operation received from [0][3][0] at cycle 26287
HALT operation received from [0][7][0] at cycle 26289
HALT operation received from [0][0][0] at cycle 26295
HALT operation received from [0][2][0] at cycle 26297
HALT operation received from [0][4][0] at cycle 26329
HALT operation received from [0][6][0] at cycle 26349
HALT operation received from [0][5][0] at cycle 26423
Simulation finished, cycleCount = 26424
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 2685636
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26439
HALT operation received from [0][4][0] at cycle 26493
HALT operation received from [0][2][0] at cycle 26523
HALT operation received from [0][1][0] at cycle 26597
HALT operation received from [0][0][0] at cycle 26617
HALT operation received from [0][5][0] at cycle 26687
HALT operation received from [0][6][0] at cycle 26767
HALT operation received from [0][3][0] at cycle 26833
Simulation finished, cycleCount = 26834
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 2712470
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26231
HALT operation received from [0][6][0] at cycle 26247
HALT operation received from [0][1][0] at cycle 26259
HALT operation received from [0][0][0] at cycle 26265
HALT operation received from [0][5][0] at cycle 26291
HALT operation received from [0][3][0] at cycle 26295
HALT operation received from [0][2][0] at cycle 26301
HALT operation received from [0][4][0] at cycle 26305
Simulation finished, cycleCount = 26306
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 2738776
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26193
HALT operation received from [0][2][0] at cycle 26195
HALT operation received from [0][3][0] at cycle 26195
HALT operation received from [0][5][0] at cycle 26205
HALT operation received from [0][6][0] at cycle 26231
HALT operation received from [0][7][0] at cycle 26237
HALT operation received from [0][4][0] at cycle 26245
HALT operation received from [0][1][0] at cycle 26259
Simulation finished, cycleCount = 26260
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 2765036
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26221
HALT operation received from [0][7][0] at cycle 26229
HALT operation received from [0][2][0] at cycle 26241
HALT operation received from [0][6][0] at cycle 26265
HALT operation received from [0][4][0] at cycle 26279
HALT operation received from [0][3][0] at cycle 26365
HALT operation received from [0][0][0] at cycle 26415
HALT operation received from [0][1][0] at cycle 26441
Simulation finished, cycleCount = 26442
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 2791478
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26183
HALT operation received from [0][4][0] at cycle 26183
HALT operation received from [0][7][0] at cycle 26183
HALT operation received from [0][0][0] at cycle 26185
HALT operation received from [0][2][0] at cycle 26185
HALT operation received from [0][5][0] at cycle 26185
HALT operation received from [0][3][0] at cycle 26187
HALT operation received from [0][6][0] at cycle 26187
Simulation finished, cycleCount = 26188
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 2817666
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26183
HALT operation received from [0][3][0] at cycle 26183
HALT operation received from [0][5][0] at cycle 26183
HALT operation received from [0][7][0] at cycle 26185
HALT operation received from [0][6][0] at cycle 26189
HALT operation received from [0][1][0] at cycle 26343
HALT operation received from [0][4][0] at cycle 26357
HALT operation received from [0][2][0] at cycle 26391
Simulation finished, cycleCount = 26392
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 2844058
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26225
HALT operation received from [0][2][0] at cycle 26225
HALT operation received from [0][6][0] at cycle 26225
HALT operation received from [0][5][0] at cycle 26233
HALT operation received from [0][1][0] at cycle 26237
HALT operation received from [0][7][0] at cycle 26255
HALT operation received from [0][3][0] at cycle 26299
HALT operation received from [0][4][0] at cycle 26469
Simulation finished, cycleCount = 26470
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 2870528
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26213
HALT operation received from [0][3][0] at cycle 26217
HALT operation received from [0][4][0] at cycle 26217
HALT operation received from [0][6][0] at cycle 26221
HALT operation received from [0][0][0] at cycle 26225
HALT operation received from [0][5][0] at cycle 26263
HALT operation received from [0][1][0] at cycle 26267
HALT operation received from [0][2][0] at cycle 26283
Simulation finished, cycleCount = 26284
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 2896812
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 26235
HALT operation received from [0][1][0] at cycle 26237
HALT operation received from [0][2][0] at cycle 26239
HALT operation received from [0][0][0] at cycle 26263
HALT operation received from [0][4][0] at cycle 26263
HALT operation received from [0][3][0] at cycle 26265
HALT operation received from [0][7][0] at cycle 26267
HALT operation received from [0][5][0] at cycle 26307
Simulation finished, cycleCount = 26308
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 2923120
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26215
HALT operation received from [0][0][0] at cycle 26219
HALT operation received from [0][3][0] at cycle 26221
HALT operation received from [0][6][0] at cycle 26221
HALT operation received from [0][7][0] at cycle 26221
HALT operation received from [0][2][0] at cycle 26223
HALT operation received from [0][4][0] at cycle 26237
HALT operation received from [0][5][0] at cycle 26237
Simulation finished, cycleCount = 26238
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 2949358
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26215
HALT operation received from [0][7][0] at cycle 26269
HALT operation received from [0][6][0] at cycle 26405
HALT operation received from [0][4][0] at cycle 26449
HALT operation received from [0][5][0] at cycle 26541
HALT operation received from [0][1][0] at cycle 26589
HALT operation received from [0][0][0] at cycle 26617
HALT operation received from [0][3][0] at cycle 26623
Simulation finished, cycleCount = 26624
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 2975982
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26207
HALT operation received from [0][0][0] at cycle 26209
HALT operation received from [0][7][0] at cycle 26211
HALT operation received from [0][1][0] at cycle 26217
HALT operation received from [0][4][0] at cycle 26219
HALT operation received from [0][3][0] at cycle 26223
HALT operation received from [0][6][0] at cycle 26231
HALT operation received from [0][2][0] at cycle 26253
Simulation finished, cycleCount = 26254
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 3002236
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26183
HALT operation received from [0][1][0] at cycle 26183
HALT operation received from [0][2][0] at cycle 26183
HALT operation received from [0][3][0] at cycle 26183
HALT operation received from [0][4][0] at cycle 26183
HALT operation received from [0][5][0] at cycle 26183
HALT operation received from [0][6][0] at cycle 26183
HALT operation received from [0][7][0] at cycle 26183
Simulation finished, cycleCount = 26184
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 3028420
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26221
HALT operation received from [0][4][0] at cycle 26221
HALT operation received from [0][7][0] at cycle 26221
HALT operation received from [0][5][0] at cycle 26223
HALT operation received from [0][0][0] at cycle 26225
HALT operation received from [0][2][0] at cycle 26229
HALT operation received from [0][3][0] at cycle 26231
HALT operation received from [0][6][0] at cycle 26245
Simulation finished, cycleCount = 26246
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 3054666
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26183
HALT operation received from [0][2][0] at cycle 26183
HALT operation received from [0][3][0] at cycle 26183
HALT operation received from [0][6][0] at cycle 26183
HALT operation received from [0][4][0] at cycle 26189
HALT operation received from [0][5][0] at cycle 26189
HALT operation received from [0][7][0] at cycle 26189
HALT operation received from [0][1][0] at cycle 26195
Simulation finished, cycleCount = 26196
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 3080862
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26201
HALT operation received from [0][7][0] at cycle 26203
HALT operation received from [0][2][0] at cycle 26211
HALT operation received from [0][4][0] at cycle 26221
HALT operation received from [0][5][0] at cycle 26227
HALT operation received from [0][6][0] at cycle 26229
HALT operation received from [0][0][0] at cycle 26297
HALT operation received from [0][1][0] at cycle 26467
Simulation finished, cycleCount = 26468
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 3107330
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26185
HALT operation received from [0][5][0] at cycle 26185
HALT operation received from [0][0][0] at cycle 26187
HALT operation received from [0][6][0] at cycle 26189
HALT operation received from [0][4][0] at cycle 26191
HALT operation received from [0][2][0] at cycle 26197
HALT operation received from [0][7][0] at cycle 26203
HALT operation received from [0][1][0] at cycle 26407
Simulation finished, cycleCount = 26408
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 3133738
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26237
HALT operation received from [0][3][0] at cycle 26237
HALT operation received from [0][0][0] at cycle 26239
HALT operation received from [0][2][0] at cycle 26241
HALT operation received from [0][7][0] at cycle 26275
HALT operation received from [0][4][0] at cycle 26411
HALT operation received from [0][5][0] at cycle 26425
HALT operation received from [0][6][0] at cycle 26591
Simulation finished, cycleCount = 26592
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 3160330
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26267
HALT operation received from [0][2][0] at cycle 26271
HALT operation received from [0][3][0] at cycle 26285
HALT operation received from [0][0][0] at cycle 26329
HALT operation received from [0][4][0] at cycle 26347
HALT operation received from [0][7][0] at cycle 26369
HALT operation received from [0][6][0] at cycle 26615
HALT operation received from [0][5][0] at cycle 26617
Simulation finished, cycleCount = 26618
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 3186948
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26183
HALT operation received from [0][4][0] at cycle 26183
HALT operation received from [0][5][0] at cycle 26183
HALT operation received from [0][0][0] at cycle 26187
HALT operation received from [0][2][0] at cycle 26191
HALT operation received from [0][7][0] at cycle 26193
HALT operation received from [0][3][0] at cycle 26201
HALT operation received from [0][6][0] at cycle 26221
Simulation finished, cycleCount = 26222
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 3213170
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26183
HALT operation received from [0][1][0] at cycle 26183
HALT operation received from [0][3][0] at cycle 26183
HALT operation received from [0][4][0] at cycle 26183
HALT operation received from [0][5][0] at cycle 26183
HALT operation received from [0][6][0] at cycle 26183
HALT operation received from [0][7][0] at cycle 26183
HALT operation received from [0][2][0] at cycle 26233
Simulation finished, cycleCount = 26234
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 3239404
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26185
HALT operation received from [0][1][0] at cycle 26195
HALT operation received from [0][3][0] at cycle 26195
HALT operation received from [0][2][0] at cycle 26227
HALT operation received from [0][4][0] at cycle 26235
HALT operation received from [0][6][0] at cycle 26263
HALT operation received from [0][5][0] at cycle 26393
HALT operation received from [0][7][0] at cycle 26401
Simulation finished, cycleCount = 26402
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 3265806
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26193
HALT operation received from [0][4][0] at cycle 26193
HALT operation received from [0][3][0] at cycle 26201
HALT operation received from [0][6][0] at cycle 26205
HALT operation received from [0][0][0] at cycle 26207
HALT operation received from [0][1][0] at cycle 26207
HALT operation received from [0][7][0] at cycle 26213
HALT operation received from [0][5][0] at cycle 26223
Simulation finished, cycleCount = 26224
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 3292030
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26187
HALT operation received from [0][5][0] at cycle 26189
HALT operation received from [0][2][0] at cycle 26193
HALT operation received from [0][0][0] at cycle 26195
HALT operation received from [0][4][0] at cycle 26197
HALT operation received from [0][7][0] at cycle 26201
HALT operation received from [0][6][0] at cycle 26223
HALT operation received from [0][1][0] at cycle 26421
Simulation finished, cycleCount = 26422
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 3318452
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 26297
HALT operation received from [0][2][0] at cycle 26317
HALT operation received from [0][0][0] at cycle 26327
HALT operation received from [0][1][0] at cycle 26339
HALT operation received from [0][5][0] at cycle 26345
HALT operation received from [0][4][0] at cycle 26375
HALT operation received from [0][3][0] at cycle 26411
HALT operation received from [0][6][0] at cycle 26795
Simulation finished, cycleCount = 26796
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 3345248
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 26341
HALT operation received from [0][6][0] at cycle 26357
HALT operation received from [0][7][0] at cycle 26375
HALT operation received from [0][3][0] at cycle 26377
HALT operation received from [0][4][0] at cycle 26407
HALT operation received from [0][1][0] at cycle 26429
HALT operation received from [0][0][0] at cycle 26453
HALT operation received from [0][2][0] at cycle 26481
Simulation finished, cycleCount = 26482
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 3371730
Device: 8 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131160
Size of bss area : 
End of memory: 1049280
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26195
HALT operation received from [0][6][0] at cycle 26199
HALT operation received from [0][7][0] at cycle 26201
HALT operation received from [0][4][0] at cycle 26205
HALT operation received from [0][5][0] at cycle 26211
HALT operation received from [0][1][0] at cycle 26265
HALT operation received from [0][2][0] at cycle 26301
HALT operation received from [0][3][0] at cycle 26449
Simulation finished, cycleCount = 26450
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 3398180

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
4143161080 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.011
Passed!

Platform 0 : Mesa

Path Distance
0 158 40 70 72 27 75 52 8 176 126 75 64 166 85 97 158 192 143 70 169 72 76 15 34 176 43 194 159 0 35 171 159 76 40 30 103 116 82 112 91 8 188 156 175 72 52 132 63 196 2 31 68 79 47 103 55 91 96 14 92 132 185 50 8 24 81 111 140 164 23 31 173 10 187 147 83 39 79 146 35 81 178 103 161 25 5 16 117 102 30 8 33 14 59 41 39 140 153 180 103 176 11 75 187 199 21 69 37 100 14 72 182 193 176 143 18 181 159 135 83 189 143 116 3 1 158 43 


Path 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

Found 1 platform(s)
Platform found : Mesa

Selected Platform Vendor : Mesa
Device 0 : LE1 Device ID is 0x7ff241bdc180
Device 1 : LE1 Device ID is 0x7ff241bdc290
Device 2 : LE1 Device ID is 0x7ff241bdc3a0
Device 3 : LE1 Device ID is 0x7ff241bdc4b0
Device 4 : LE1 Device ID is 0x7ff241bdc5c0
Device 5 : LE1 Device ID is 0x7ff241bdc6d0
Device 6 : LE1 Device ID is 0x7ff241bdc7e0
Device 7 : LE1 Device ID is 0x7ff241bdc8f0
Device 8 : LE1 Device ID is 0x7ff241bdca00
Device 9 : LE1 Device ID is 0x7ff241bdcb10
Device 10 : LE1 Device ID is 0x7ff241bdcc20
Device 11 : LE1 Device ID is 0x7ff241bdcd30
Device 12 : LE1 Device ID is 0x7ff241bdce40
Device 13 : LE1 Device ID is 0x7ff241bdcf50
Device 14 : LE1 Device ID is 0x7ff241bdd060
Device 15 : LE1 Device ID is 0x7ff241bdd170
Device 16 : LE1 Device ID is 0x7ff241bdd280
Device 17 : LE1 Device ID is 0x7ff241bdd390
Device 18 : LE1 Device ID is 0x7ff241bdd4a0
Device 19 : LE1 Device ID is 0x7ff241bdd5b0
homogeneous system
Executing kernel for 1 iterations
-------------------------------------------
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13362
HALT operation received from [0][7][0] at cycle 13417
HALT operation received from [0][9][0] at cycle 13434
HALT operation received from [0][10][0] at cycle 13438
HALT operation received from [0][2][0] at cycle 13453
HALT operation received from [0][8][0] at cycle 13456
HALT operation received from [0][14][0] at cycle 13456
HALT operation received from [0][12][0] at cycle 13490
HALT operation received from [0][11][0] at cycle 13494
HALT operation received from [0][1][0] at cycle 13505
HALT operation received from [0][6][0] at cycle 13523
HALT operation received from [0][0][0] at cycle 13529
HALT operation received from [0][4][0] at cycle 13571
HALT operation received from [0][3][0] at cycle 13575
HALT operation received from [0][13][0] at cycle 13652
HALT operation received from [0][5][0] at cycle 13681
Simulation finished, cycleCount = 13682
 -------------------------------------------------------- 
Iteration = 1
Total cycles = 13682
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 1);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13249
HALT operation received from [0][9][0] at cycle 13284
HALT operation received from [0][3][0] at cycle 13311
HALT operation received from [0][5][0] at cycle 13319
HALT operation received from [0][2][0] at cycle 13341
HALT operation received from [0][7][0] at cycle 13385
HALT operation received from [0][0][0] at cycle 13389
HALT operation received from [0][11][0] at cycle 13394
HALT operation received from [0][13][0] at cycle 13398
HALT operation received from [0][6][0] at cycle 13399
HALT operation received from [0][10][0] at cycle 13432
HALT operation received from [0][15][0] at cycle 13442
HALT operation received from [0][4][0] at cycle 13455
HALT operation received from [0][8][0] at cycle 13456
HALT operation received from [0][14][0] at cycle 13478
HALT operation received from [0][12][0] at cycle 13562
Simulation finished, cycleCount = 13563
 -------------------------------------------------------- 
Iteration = 2
Total cycles = 27245
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 2);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13323
HALT operation received from [0][0][0] at cycle 13361
HALT operation received from [0][3][0] at cycle 13391
HALT operation received from [0][6][0] at cycle 13397
HALT operation received from [0][2][0] at cycle 13415
HALT operation received from [0][1][0] at cycle 13417
HALT operation received from [0][13][0] at cycle 13422
HALT operation received from [0][4][0] at cycle 13429
HALT operation received from [0][8][0] at cycle 13430
HALT operation received from [0][7][0] at cycle 13439
HALT operation received from [0][15][0] at cycle 13452
HALT operation received from [0][14][0] at cycle 13456
HALT operation received from [0][11][0] at cycle 13460
HALT operation received from [0][10][0] at cycle 13476
HALT operation received from [0][9][0] at cycle 13480
HALT operation received from [0][12][0] at cycle 13506
Simulation finished, cycleCount = 13507
 -------------------------------------------------------- 
Iteration = 3
Total cycles = 40752
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 3);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13393
HALT operation received from [0][9][0] at cycle 13404
HALT operation received from [0][12][0] at cycle 13404
HALT operation received from [0][4][0] at cycle 13413
HALT operation received from [0][3][0] at cycle 13485
HALT operation received from [0][6][0] at cycle 13485
HALT operation received from [0][0][0] at cycle 13497
HALT operation received from [0][14][0] at cycle 13498
HALT operation received from [0][11][0] at cycle 13508
HALT operation received from [0][5][0] at cycle 13511
HALT operation received from [0][8][0] at cycle 13514
HALT operation received from [0][13][0] at cycle 13562
HALT operation received from [0][2][0] at cycle 13563
HALT operation received from [0][10][0] at cycle 13564
HALT operation received from [0][7][0] at cycle 13609
HALT operation received from [0][15][0] at cycle 13666
Simulation finished, cycleCount = 13667
 -------------------------------------------------------- 
Iteration = 4
Total cycles = 54419
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 4);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13207
HALT operation received from [0][9][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13247
HALT operation received from [0][5][0] at cycle 13263
HALT operation received from [0][7][0] at cycle 13279
HALT operation received from [0][3][0] at cycle 13283
HALT operation received from [0][10][0] at cycle 13288
HALT operation received from [0][0][0] at cycle 13305
HALT operation received from [0][13][0] at cycle 13306
HALT operation received from [0][11][0] at cycle 13312
HALT operation received from [0][6][0] at cycle 13315
HALT operation received from [0][15][0] at cycle 13330
HALT operation received from [0][8][0] at cycle 13340
HALT operation received from [0][14][0] at cycle 13348
HALT operation received from [0][4][0] at cycle 13361
HALT operation received from [0][12][0] at cycle 13362
Simulation finished, cycleCount = 13363
 -------------------------------------------------------- 
Iteration = 5
Total cycles = 67782
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 5);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][14][0] at cycle 13308
HALT operation received from [0][6][0] at cycle 13315
HALT operation received from [0][8][0] at cycle 13324
HALT operation received from [0][0][0] at cycle 13325
HALT operation received from [0][3][0] at cycle 13363
HALT operation received from [0][5][0] at cycle 13375
HALT operation received from [0][13][0] at cycle 13392
HALT operation received from [0][11][0] at cycle 13398
HALT operation received from [0][15][0] at cycle 13432
HALT operation received from [0][9][0] at cycle 13450
HALT operation received from [0][1][0] at cycle 13467
HALT operation received from [0][12][0] at cycle 13470
HALT operation received from [0][7][0] at cycle 13479
HALT operation received from [0][4][0] at cycle 13503
HALT operation received from [0][10][0] at cycle 13542
HALT operation received from [0][2][0] at cycle 13555
Simulation finished, cycleCount = 13556
 -------------------------------------------------------- 
Iteration = 6
Total cycles = 81338
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 6);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13202
HALT operation received from [0][10][0] at cycle 13204
HALT operation received from [0][0][0] at cycle 13209
HALT operation received from [0][13][0] at cycle 13214
HALT operation received from [0][5][0] at cycle 13217
HALT operation received from [0][14][0] at cycle 13228
HALT operation received from [0][6][0] at cycle 13229
HALT operation received from [0][7][0] at cycle 13241
HALT operation received from [0][9][0] at cycle 13242
HALT operation received from [0][1][0] at cycle 13247
HALT operation received from [0][2][0] at cycle 13249
HALT operation received from [0][15][0] at cycle 13250
HALT operation received from [0][12][0] at cycle 13284
HALT operation received from [0][3][0] at cycle 13299
HALT operation received from [0][11][0] at cycle 13316
HALT operation received from [0][4][0] at cycle 13323
Simulation finished, cycleCount = 13324
 -------------------------------------------------------- 
Iteration = 7
Total cycles = 94662
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 7);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13164
HALT operation received from [0][11][0] at cycle 13166
HALT operation received from [0][3][0] at cycle 13167
HALT operation received from [0][7][0] at cycle 13193
HALT operation received from [0][8][0] at cycle 13198
HALT operation received from [0][12][0] at cycle 13214
HALT operation received from [0][13][0] at cycle 13230
HALT operation received from [0][0][0] at cycle 13231
HALT operation received from [0][9][0] at cycle 13240
HALT operation received from [0][5][0] at cycle 13249
HALT operation received from [0][4][0] at cycle 13267
HALT operation received from [0][10][0] at cycle 13318
HALT operation received from [0][1][0] at cycle 13325
HALT operation received from [0][14][0] at cycle 13330
HALT operation received from [0][6][0] at cycle 13351
HALT operation received from [0][2][0] at cycle 13387
Simulation finished, cycleCount = 13388
 -------------------------------------------------------- 
Iteration = 8
Total cycles = 108050
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 8);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13317
HALT operation received from [0][11][0] at cycle 13324
HALT operation received from [0][5][0] at cycle 13371
HALT operation received from [0][13][0] at cycle 13382
HALT operation received from [0][2][0] at cycle 13415
HALT operation received from [0][15][0] at cycle 13432
HALT operation received from [0][7][0] at cycle 13441
HALT operation received from [0][12][0] at cycle 13450
HALT operation received from [0][4][0] at cycle 13451
HALT operation received from [0][10][0] at cycle 13462
HALT operation received from [0][14][0] at cycle 13500
HALT operation received from [0][1][0] at cycle 13503
HALT operation received from [0][9][0] at cycle 13506
HALT operation received from [0][6][0] at cycle 13511
HALT operation received from [0][0][0] at cycle 13529
HALT operation received from [0][8][0] at cycle 13534
Simulation finished, cycleCount = 13535
 -------------------------------------------------------- 
Iteration = 9
Total cycles = 121585
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 9);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][13][0] at cycle 13168
HALT operation received from [0][5][0] at cycle 13171
HALT operation received from [0][9][0] at cycle 13172
HALT operation received from [0][1][0] at cycle 13183
HALT operation received from [0][0][0] at cycle 13205
HALT operation received from [0][15][0] at cycle 13208
HALT operation received from [0][8][0] at cycle 13210
HALT operation received from [0][7][0] at cycle 13235
HALT operation received from [0][14][0] at cycle 13268
HALT operation received from [0][10][0] at cycle 13288
HALT operation received from [0][6][0] at cycle 13289
HALT operation received from [0][2][0] at cycle 13297
HALT operation received from [0][11][0] at cycle 13324
HALT operation received from [0][12][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13353
HALT operation received from [0][4][0] at cycle 13359
Simulation finished, cycleCount = 13360
 -------------------------------------------------------- 
Iteration = 10
Total cycles = 134945
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 10);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13197
HALT operation received from [0][4][0] at cycle 13219
HALT operation received from [0][2][0] at cycle 13221
HALT operation received from [0][5][0] at cycle 13221
HALT operation received from [0][11][0] at cycle 13246
HALT operation received from [0][1][0] at cycle 13251
HALT operation received from [0][9][0] at cycle 13280
HALT operation received from [0][13][0] at cycle 13280
HALT operation received from [0][12][0] at cycle 13282
HALT operation received from [0][6][0] at cycle 13287
HALT operation received from [0][10][0] at cycle 13290
HALT operation received from [0][0][0] at cycle 13303
HALT operation received from [0][14][0] at cycle 13322
HALT operation received from [0][8][0] at cycle 13326
HALT operation received from [0][7][0] at cycle 13399
HALT operation received from [0][15][0] at cycle 13462
Simulation finished, cycleCount = 13463
 -------------------------------------------------------- 
Iteration = 11
Total cycles = 148408
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 11);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13141
HALT operation received from [0][0][0] at cycle 13145
HALT operation received from [0][7][0] at cycle 13153
HALT operation received from [0][6][0] at cycle 13167
HALT operation received from [0][5][0] at cycle 13175
HALT operation received from [0][2][0] at cycle 13177
HALT operation received from [0][1][0] at cycle 13203
HALT operation received from [0][8][0] at cycle 13274
HALT operation received from [0][12][0] at cycle 13288
HALT operation received from [0][3][0] at cycle 13291
HALT operation received from [0][15][0] at cycle 13292
HALT operation received from [0][9][0] at cycle 13336
HALT operation received from [0][13][0] at cycle 13344
HALT operation received from [0][10][0] at cycle 13350
HALT operation received from [0][14][0] at cycle 13366
HALT operation received from [0][11][0] at cycle 13546
Simulation finished, cycleCount = 13547
 -------------------------------------------------------- 
Iteration = 12
Total cycles = 161955
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 12);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13117
HALT operation received from [0][8][0] at cycle 13130
HALT operation received from [0][4][0] at cycle 13135
HALT operation received from [0][2][0] at cycle 13141
HALT operation received from [0][7][0] at cycle 13153
HALT operation received from [0][3][0] at cycle 13171
HALT operation received from [0][6][0] at cycle 13171
HALT operation received from [0][15][0] at cycle 13172
HALT operation received from [0][10][0] at cycle 13178
HALT operation received from [0][11][0] at cycle 13186
HALT operation received from [0][12][0] at cycle 13190
HALT operation received from [0][14][0] at cycle 13200
HALT operation received from [0][1][0] at cycle 13211
HALT operation received from [0][5][0] at cycle 13221
HALT operation received from [0][9][0] at cycle 13266
HALT operation received from [0][13][0] at cycle 13308
Simulation finished, cycleCount = 13309
 -------------------------------------------------------- 
Iteration = 13
Total cycles = 175264
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 13);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][6][0] at cycle 13185
HALT operation received from [0][4][0] at cycle 13195
HALT operation received from [0][12][0] at cycle 13202
HALT operation received from [0][3][0] at cycle 13203
HALT operation received from [0][11][0] at cycle 13204
HALT operation received from [0][14][0] at cycle 13212
HALT operation received from [0][15][0] at cycle 13218
HALT operation received from [0][0][0] at cycle 13223
HALT operation received from [0][7][0] at cycle 13231
HALT operation received from [0][8][0] at cycle 13236
HALT operation received from [0][10][0] at cycle 13244
HALT operation received from [0][2][0] at cycle 13257
HALT operation received from [0][1][0] at cycle 13279
HALT operation received from [0][13][0] at cycle 13286
HALT operation received from [0][9][0] at cycle 13290
HALT operation received from [0][5][0] at cycle 13297
Simulation finished, cycleCount = 13298
 -------------------------------------------------------- 
Iteration = 14
Total cycles = 188562
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 14);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13161
HALT operation received from [0][9][0] at cycle 13194
HALT operation received from [0][6][0] at cycle 13201
HALT operation received from [0][1][0] at cycle 13207
HALT operation received from [0][14][0] at cycle 13212
HALT operation received from [0][15][0] at cycle 13216
HALT operation received from [0][3][0] at cycle 13217
HALT operation received from [0][2][0] at cycle 13221
HALT operation received from [0][4][0] at cycle 13227
HALT operation received from [0][0][0] at cycle 13233
HALT operation received from [0][10][0] at cycle 13240
HALT operation received from [0][11][0] at cycle 13246
HALT operation received from [0][12][0] at cycle 13252
HALT operation received from [0][8][0] at cycle 13258
HALT operation received from [0][5][0] at cycle 13279
HALT operation received from [0][13][0] at cycle 13306
Simulation finished, cycleCount = 13307
 -------------------------------------------------------- 
Iteration = 15
Total cycles = 201869
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 15);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13361
HALT operation received from [0][12][0] at cycle 13372
HALT operation received from [0][5][0] at cycle 13381
HALT operation received from [0][2][0] at cycle 13403
HALT operation received from [0][14][0] at cycle 13416
HALT operation received from [0][13][0] at cycle 13420
HALT operation received from [0][9][0] at cycle 13424
HALT operation received from [0][6][0] at cycle 13445
HALT operation received from [0][10][0] at cycle 13458
HALT operation received from [0][1][0] at cycle 13461
HALT operation received from [0][0][0] at cycle 13611
HALT operation received from [0][8][0] at cycle 13616
HALT operation received from [0][7][0] at cycle 13631
HALT operation received from [0][15][0] at cycle 13650
HALT operation received from [0][11][0] at cycle 13688
HALT operation received from [0][3][0] at cycle 13771
Simulation finished, cycleCount = 13772
 -------------------------------------------------------- 
Iteration = 16
Total cycles = 215641
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 16);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13316
HALT operation received from [0][13][0] at cycle 13344
HALT operation received from [0][11][0] at cycle 13354
HALT operation received from [0][9][0] at cycle 13390
HALT operation received from [0][2][0] at cycle 13409
HALT operation received from [0][12][0] at cycle 13424
HALT operation received from [0][5][0] at cycle 13449
HALT operation received from [0][14][0] at cycle 13478
HALT operation received from [0][3][0] at cycle 13485
HALT operation received from [0][8][0] at cycle 13494
HALT operation received from [0][15][0] at cycle 13514
HALT operation received from [0][1][0] at cycle 13527
HALT operation received from [0][4][0] at cycle 13615
HALT operation received from [0][6][0] at cycle 13635
HALT operation received from [0][7][0] at cycle 13645
HALT operation received from [0][0][0] at cycle 13667
Simulation finished, cycleCount = 13668
 -------------------------------------------------------- 
Iteration = 17
Total cycles = 229309
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 17);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13103
HALT operation received from [0][12][0] at cycle 13110
HALT operation received from [0][0][0] at cycle 13123
HALT operation received from [0][6][0] at cycle 13123
HALT operation received from [0][7][0] at cycle 13127
HALT operation received from [0][3][0] at cycle 13129
HALT operation received from [0][8][0] at cycle 13134
HALT operation received from [0][15][0] at cycle 13138
HALT operation received from [0][11][0] at cycle 13142
HALT operation received from [0][14][0] at cycle 13150
HALT operation received from [0][13][0] at cycle 13154
HALT operation received from [0][5][0] at cycle 13155
HALT operation received from [0][10][0] at cycle 13186
HALT operation received from [0][2][0] at cycle 13195
HALT operation received from [0][9][0] at cycle 13240
HALT operation received from [0][1][0] at cycle 13249
Simulation finished, cycleCount = 13250
 -------------------------------------------------------- 
Iteration = 18
Total cycles = 242559
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 18);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13173
HALT operation received from [0][3][0] at cycle 13173
HALT operation received from [0][5][0] at cycle 13175
HALT operation received from [0][14][0] at cycle 13178
HALT operation received from [0][13][0] at cycle 13180
HALT operation received from [0][6][0] at cycle 13181
HALT operation received from [0][2][0] at cycle 13187
HALT operation received from [0][11][0] at cycle 13188
HALT operation received from [0][4][0] at cycle 13191
HALT operation received from [0][10][0] at cycle 13194
HALT operation received from [0][9][0] at cycle 13196
HALT operation received from [0][12][0] at cycle 13196
HALT operation received from [0][0][0] at cycle 13201
HALT operation received from [0][7][0] at cycle 13203
HALT operation received from [0][8][0] at cycle 13204
HALT operation received from [0][15][0] at cycle 13214
Simulation finished, cycleCount = 13215
 -------------------------------------------------------- 
Iteration = 19
Total cycles = 255774
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 19);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13129
HALT operation received from [0][3][0] at cycle 13131
HALT operation received from [0][15][0] at cycle 13146
HALT operation received from [0][1][0] at cycle 13151
HALT operation received from [0][9][0] at cycle 13152
HALT operation received from [0][11][0] at cycle 13152
HALT operation received from [0][0][0] at cycle 13155
HALT operation received from [0][6][0] at cycle 13159
HALT operation received from [0][8][0] at cycle 13160
HALT operation received from [0][2][0] at cycle 13173
HALT operation received from [0][10][0] at cycle 13190
HALT operation received from [0][14][0] at cycle 13196
HALT operation received from [0][4][0] at cycle 13201
HALT operation received from [0][12][0] at cycle 13224
HALT operation received from [0][5][0] at cycle 13271
HALT operation received from [0][13][0] at cycle 13276
Simulation finished, cycleCount = 13277
 -------------------------------------------------------- 
Iteration = 20
Total cycles = 269051
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 20);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][9][0] at cycle 13168
HALT operation received from [0][10][0] at cycle 13178
HALT operation received from [0][15][0] at cycle 13194
HALT operation received from [0][11][0] at cycle 13210
HALT operation received from [0][14][0] at cycle 13228
HALT operation received from [0][7][0] at cycle 13251
HALT operation received from [0][1][0] at cycle 13253
HALT operation received from [0][2][0] at cycle 13263
HALT operation received from [0][13][0] at cycle 13266
HALT operation received from [0][8][0] at cycle 13288
HALT operation received from [0][6][0] at cycle 13291
HALT operation received from [0][3][0] at cycle 13295
HALT operation received from [0][12][0] at cycle 13306
HALT operation received from [0][5][0] at cycle 13311
HALT operation received from [0][0][0] at cycle 13333
HALT operation received from [0][4][0] at cycle 13351
Simulation finished, cycleCount = 13352
 -------------------------------------------------------- 
Iteration = 21
Total cycles = 282403
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 21);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13115
HALT operation received from [0][2][0] at cycle 13119
HALT operation received from [0][6][0] at cycle 13121
HALT operation received from [0][4][0] at cycle 13143
HALT operation received from [0][1][0] at cycle 13145
HALT operation received from [0][3][0] at cycle 13155
HALT operation received from [0][15][0] at cycle 13156
HALT operation received from [0][0][0] at cycle 13159
HALT operation received from [0][5][0] at cycle 13169
HALT operation received from [0][10][0] at cycle 13174
HALT operation received from [0][14][0] at cycle 13206
HALT operation received from [0][12][0] at cycle 13224
HALT operation received from [0][9][0] at cycle 13228
HALT operation received from [0][8][0] at cycle 13230
HALT operation received from [0][11][0] at cycle 13230
HALT operation received from [0][13][0] at cycle 13272
Simulation finished, cycleCount = 13273
 -------------------------------------------------------- 
Iteration = 22
Total cycles = 295676
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 22);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][0][0] at cycle 13101
HALT operation received from [0][4][0] at cycle 13101
HALT operation received from [0][6][0] at cycle 13101
HALT operation received from [0][13][0] at cycle 13104
HALT operation received from [0][12][0] at cycle 13110
HALT operation received from [0][2][0] at cycle 13111
HALT operation received from [0][8][0] at cycle 13122
HALT operation received from [0][7][0] at cycle 13123
HALT operation received from [0][14][0] at cycle 13126
HALT operation received from [0][10][0] at cycle 13128
HALT operation received from [0][11][0] at cycle 13142
HALT operation received from [0][15][0] at cycle 13146
HALT operation received from [0][3][0] at cycle 13147
HALT operation received from [0][1][0] at cycle 13153
HALT operation received from [0][9][0] at cycle 13178
Simulation finished, cycleCount = 13179
 -------------------------------------------------------- 
Iteration = 23
Total cycles = 308855
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 23);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13127
HALT operation received from [0][1][0] at cycle 13135
HALT operation received from [0][2][0] at cycle 13167
HALT operation received from [0][7][0] at cycle 13169
HALT operation received from [0][9][0] at cycle 13172
HALT operation received from [0][3][0] at cycle 13181
HALT operation received from [0][13][0] at cycle 13182
HALT operation received from [0][15][0] at cycle 13232
HALT operation received from [0][6][0] at cycle 13237
HALT operation received from [0][10][0] at cycle 13238
HALT operation received from [0][0][0] at cycle 13243
HALT operation received from [0][11][0] at cycle 13244
HALT operation received from [0][4][0] at cycle 13267
HALT operation received from [0][8][0] at cycle 13304
HALT operation received from [0][14][0] at cycle 13322
HALT operation received from [0][12][0] at cycle 13348
Simulation finished, cycleCount = 13349
 -------------------------------------------------------- 
Iteration = 24
Total cycles = 322204
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 24);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][13][0] at cycle 13126
HALT operation received from [0][10][0] at cycle 13158
HALT operation received from [0][5][0] at cycle 13171
HALT operation received from [0][12][0] at cycle 13186
HALT operation received from [0][9][0] at cycle 13188
HALT operation received from [0][15][0] at cycle 13188
HALT operation received from [0][8][0] at cycle 13210
HALT operation received from [0][2][0] at cycle 13215
HALT operation received from [0][14][0] at cycle 13216
HALT operation received from [0][1][0] at cycle 13217
HALT operation received from [0][11][0] at cycle 13220
HALT operation received from [0][6][0] at cycle 13253
HALT operation received from [0][7][0] at cycle 13255
HALT operation received from [0][4][0] at cycle 13267
HALT operation received from [0][0][0] at cycle 13277
HALT operation received from [0][3][0] at cycle 13307
Simulation finished, cycleCount = 13308
 -------------------------------------------------------- 
Iteration = 25
Total cycles = 335512
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 25);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][14][0] at cycle 13184
HALT operation received from [0][6][0] at cycle 13191
HALT operation received from [0][15][0] at cycle 13286
HALT operation received from [0][10][0] at cycle 13300
HALT operation received from [0][7][0] at cycle 13307
HALT operation received from [0][2][0] at cycle 13335
HALT operation received from [0][11][0] at cycle 13336
HALT operation received from [0][8][0] at cycle 13346
HALT operation received from [0][12][0] at cycle 13378
HALT operation received from [0][9][0] at cycle 13382
HALT operation received from [0][13][0] at cycle 13382
HALT operation received from [0][0][0] at cycle 13387
HALT operation received from [0][3][0] at cycle 13401
HALT operation received from [0][1][0] at cycle 13421
HALT operation received from [0][5][0] at cycle 13425
HALT operation received from [0][4][0] at cycle 13431
Simulation finished, cycleCount = 13432
 -------------------------------------------------------- 
Iteration = 26
Total cycles = 348944
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 26);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][11][0] at cycle 13102
HALT operation received from [0][8][0] at cycle 13120
HALT operation received from [0][2][0] at cycle 13125
HALT operation received from [0][5][0] at cycle 13137
HALT operation received from [0][7][0] at cycle 13139
HALT operation received from [0][10][0] at cycle 13156
HALT operation received from [0][15][0] at cycle 13164
HALT operation received from [0][1][0] at cycle 13183
HALT operation received from [0][4][0] at cycle 13187
HALT operation received from [0][13][0] at cycle 13202
HALT operation received from [0][12][0] at cycle 13204
HALT operation received from [0][9][0] at cycle 13208
HALT operation received from [0][6][0] at cycle 13217
HALT operation received from [0][14][0] at cycle 13256
Simulation finished, cycleCount = 13257
 -------------------------------------------------------- 
Iteration = 27
Total cycles = 362201
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 27);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13161
HALT operation received from [0][3][0] at cycle 13175
HALT operation received from [0][5][0] at cycle 13181
HALT operation received from [0][4][0] at cycle 13199
HALT operation received from [0][6][0] at cycle 13209
HALT operation received from [0][0][0] at cycle 13211
HALT operation received from [0][1][0] at cycle 13211
HALT operation received from [0][2][0] at cycle 13221
HALT operation received from [0][15][0] at cycle 13248
HALT operation received from [0][9][0] at cycle 13268
HALT operation received from [0][14][0] at cycle 13270
HALT operation received from [0][12][0] at cycle 13292
HALT operation received from [0][8][0] at cycle 13294
HALT operation received from [0][11][0] at cycle 13294
HALT operation received from [0][13][0] at cycle 13316
HALT operation received from [0][10][0] at cycle 13342
Simulation finished, cycleCount = 13343
 -------------------------------------------------------- 
Iteration = 28
Total cycles = 375544
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 28);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13233
HALT operation received from [0][3][0] at cycle 13255
HALT operation received from [0][4][0] at cycle 13301
HALT operation received from [0][7][0] at cycle 13313
HALT operation received from [0][13][0] at cycle 13316
HALT operation received from [0][11][0] at cycle 13338
HALT operation received from [0][2][0] at cycle 13345
HALT operation received from [0][0][0] at cycle 13375
HALT operation received from [0][1][0] at cycle 13383
HALT operation received from [0][6][0] at cycle 13395
HALT operation received from [0][12][0] at cycle 13404
HALT operation received from [0][9][0] at cycle 13424
HALT operation received from [0][10][0] at cycle 13442
HALT operation received from [0][15][0] at cycle 13446
HALT operation received from [0][8][0] at cycle 13464
HALT operation received from [0][14][0] at cycle 13484
Simulation finished, cycleCount = 13485
 -------------------------------------------------------- 
Iteration = 29
Total cycles = 389029
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 29);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][12][0] at cycle 13110
HALT operation received from [0][4][0] at cycle 13127
HALT operation received from [0][15][0] at cycle 13130
HALT operation received from [0][7][0] at cycle 13135
HALT operation received from [0][9][0] at cycle 13136
HALT operation received from [0][1][0] at cycle 13139
HALT operation received from [0][14][0] at cycle 13162
HALT operation received from [0][8][0] at cycle 13172
HALT operation received from [0][13][0] at cycle 13174
HALT operation received from [0][0][0] at cycle 13181
HALT operation received from [0][6][0] at cycle 13185
HALT operation received from [0][5][0] at cycle 13187
HALT operation received from [0][11][0] at cycle 13192
HALT operation received from [0][3][0] at cycle 13193
HALT operation received from [0][10][0] at cycle 13212
HALT operation received from [0][2][0] at cycle 13235
Simulation finished, cycleCount = 13236
 -------------------------------------------------------- 
Iteration = 30
Total cycles = 402265
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 30);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13113
HALT operation received from [0][0][0] at cycle 13119
HALT operation received from [0][13][0] at cycle 13120
HALT operation received from [0][4][0] at cycle 13123
HALT operation received from [0][7][0] at cycle 13123
HALT operation received from [0][12][0] at cycle 13130
HALT operation received from [0][8][0] at cycle 13140
HALT operation received from [0][15][0] at cycle 13142
HALT operation received from [0][11][0] at cycle 13158
HALT operation received from [0][3][0] at cycle 13159
HALT operation received from [0][9][0] at cycle 13160
HALT operation received from [0][1][0] at cycle 13175
HALT operation received from [0][14][0] at cycle 13186
HALT operation received from [0][6][0] at cycle 13189
HALT operation received from [0][2][0] at cycle 13239
HALT operation received from [0][10][0] at cycle 13254
Simulation finished, cycleCount = 13255
 -------------------------------------------------------- 
Iteration = 31
Total cycles = 415520
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 31);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][11][0] at cycle 13178
HALT operation received from [0][15][0] at cycle 13190
HALT operation received from [0][12][0] at cycle 13194
HALT operation received from [0][14][0] at cycle 13204
HALT operation received from [0][10][0] at cycle 13206
HALT operation received from [0][3][0] at cycle 13215
HALT operation received from [0][4][0] at cycle 13215
HALT operation received from [0][7][0] at cycle 13219
HALT operation received from [0][8][0] at cycle 13220
HALT operation received from [0][13][0] at cycle 13226
HALT operation received from [0][6][0] at cycle 13237
HALT operation received from [0][5][0] at cycle 13247
HALT operation received from [0][0][0] at cycle 13249
HALT operation received from [0][9][0] at cycle 13252
HALT operation received from [0][2][0] at cycle 13253
HALT operation received from [0][1][0] at cycle 13287
Simulation finished, cycleCount = 13288
 -------------------------------------------------------- 
Iteration = 32
Total cycles = 428808
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 32);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13126
HALT operation received from [0][12][0] at cycle 13126
HALT operation received from [0][13][0] at cycle 13130
HALT operation received from [0][11][0] at cycle 13132
HALT operation received from [0][14][0] at cycle 13132
HALT operation received from [0][9][0] at cycle 13134
HALT operation received from [0][8][0] at cycle 13136
HALT operation received from [0][2][0] at cycle 13137
HALT operation received from [0][15][0] at cycle 13140
HALT operation received from [0][5][0] at cycle 13141
HALT operation received from [0][6][0] at cycle 13145
HALT operation received from [0][7][0] at cycle 13153
HALT operation received from [0][1][0] at cycle 13155
HALT operation received from [0][3][0] at cycle 13155
HALT operation received from [0][4][0] at cycle 13165
HALT operation received from [0][0][0] at cycle 13169
Simulation finished, cycleCount = 13170
 -------------------------------------------------------- 
Iteration = 33
Total cycles = 441978
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 33);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13111
HALT operation received from [0][12][0] at cycle 13112
HALT operation received from [0][8][0] at cycle 13114
HALT operation received from [0][0][0] at cycle 13127
HALT operation received from [0][14][0] at cycle 13144
HALT operation received from [0][6][0] at cycle 13151
HALT operation received from [0][15][0] at cycle 13156
HALT operation received from [0][9][0] at cycle 13182
HALT operation received from [0][7][0] at cycle 13189
HALT operation received from [0][1][0] at cycle 13191
HALT operation received from [0][5][0] at cycle 13199
HALT operation received from [0][13][0] at cycle 13200
HALT operation received from [0][11][0] at cycle 13208
HALT operation received from [0][3][0] at cycle 13211
HALT operation received from [0][10][0] at cycle 13232
HALT operation received from [0][2][0] at cycle 13235
Simulation finished, cycleCount = 13236
 -------------------------------------------------------- 
Iteration = 34
Total cycles = 455214
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 34);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13113
HALT operation received from [0][2][0] at cycle 13119
HALT operation received from [0][6][0] at cycle 13123
HALT operation received from [0][10][0] at cycle 13130
HALT operation received from [0][14][0] at cycle 13144
HALT operation received from [0][12][0] at cycle 13146
HALT operation received from [0][3][0] at cycle 13147
HALT operation received from [0][1][0] at cycle 13161
HALT operation received from [0][0][0] at cycle 13177
HALT operation received from [0][5][0] at cycle 13187
HALT operation received from [0][7][0] at cycle 13187
HALT operation received from [0][9][0] at cycle 13192
HALT operation received from [0][11][0] at cycle 13192
HALT operation received from [0][13][0] at cycle 13192
HALT operation received from [0][8][0] at cycle 13212
HALT operation received from [0][15][0] at cycle 13220
Simulation finished, cycleCount = 13221
 -------------------------------------------------------- 
Iteration = 35
Total cycles = 468435
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 35);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13201
HALT operation received from [0][7][0] at cycle 13229
HALT operation received from [0][4][0] at cycle 13231
HALT operation received from [0][3][0] at cycle 13245
HALT operation received from [0][1][0] at cycle 13275
HALT operation received from [0][13][0] at cycle 13278
HALT operation received from [0][6][0] at cycle 13299
HALT operation received from [0][2][0] at cycle 13315
HALT operation received from [0][11][0] at cycle 13338
HALT operation received from [0][0][0] at cycle 13349
HALT operation received from [0][9][0] at cycle 13384
HALT operation received from [0][15][0] at cycle 13406
HALT operation received from [0][12][0] at cycle 13410
HALT operation received from [0][10][0] at cycle 13468
HALT operation received from [0][14][0] at cycle 13472
HALT operation received from [0][8][0] at cycle 13528
Simulation finished, cycleCount = 13529
 -------------------------------------------------------- 
Iteration = 36
Total cycles = 481964
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 36);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][14][0] at cycle 13212
HALT operation received from [0][2][0] at cycle 13215
HALT operation received from [0][10][0] at cycle 13226
HALT operation received from [0][6][0] at cycle 13235
HALT operation received from [0][3][0] at cycle 13275
HALT operation received from [0][4][0] at cycle 13297
HALT operation received from [0][12][0] at cycle 13298
HALT operation received from [0][11][0] at cycle 13314
HALT operation received from [0][5][0] at cycle 13341
HALT operation received from [0][8][0] at cycle 13352
HALT operation received from [0][13][0] at cycle 13352
HALT operation received from [0][0][0] at cycle 13357
HALT operation received from [0][7][0] at cycle 13381
HALT operation received from [0][15][0] at cycle 13406
HALT operation received from [0][9][0] at cycle 13474
HALT operation received from [0][1][0] at cycle 13511
Simulation finished, cycleCount = 13512
 -------------------------------------------------------- 
Iteration = 37
Total cycles = 495476
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 37);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13318
HALT operation received from [0][13][0] at cycle 13364
HALT operation received from [0][12][0] at cycle 13416
HALT operation received from [0][2][0] at cycle 13443
HALT operation received from [0][8][0] at cycle 13444
HALT operation received from [0][11][0] at cycle 13448
HALT operation received from [0][5][0] at cycle 13471
HALT operation received from [0][15][0] at cycle 13502
HALT operation received from [0][14][0] at cycle 13544
HALT operation received from [0][4][0] at cycle 13547
HALT operation received from [0][3][0] at cycle 13561
HALT operation received from [0][7][0] at cycle 13591
HALT operation received from [0][0][0] at cycle 13599
HALT operation received from [0][6][0] at cycle 13661
HALT operation received from [0][9][0] at cycle 13680
HALT operation received from [0][1][0] at cycle 13845
Simulation finished, cycleCount = 13846
 -------------------------------------------------------- 
Iteration = 38
Total cycles = 509322
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 38);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][2][0] at cycle 13163
HALT operation received from [0][8][0] at cycle 13166
HALT operation received from [0][10][0] at cycle 13170
HALT operation received from [0][0][0] at cycle 13171
HALT operation received from [0][12][0] at cycle 13172
HALT operation received from [0][14][0] at cycle 13172
HALT operation received from [0][4][0] at cycle 13177
HALT operation received from [0][6][0] at cycle 13179
HALT operation received from [0][11][0] at cycle 13184
HALT operation received from [0][3][0] at cycle 13187
HALT operation received from [0][7][0] at cycle 13219
HALT operation received from [0][15][0] at cycle 13224
HALT operation received from [0][1][0] at cycle 13261
HALT operation received from [0][9][0] at cycle 13262
HALT operation received from [0][5][0] at cycle 13323
HALT operation received from [0][13][0] at cycle 13334
Simulation finished, cycleCount = 13335
 -------------------------------------------------------- 
Iteration = 39
Total cycles = 522657
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 39);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13115
HALT operation received from [0][3][0] at cycle 13117
HALT operation received from [0][6][0] at cycle 13119
HALT operation received from [0][5][0] at cycle 13121
HALT operation received from [0][2][0] at cycle 13123
HALT operation received from [0][11][0] at cycle 13124
HALT operation received from [0][4][0] at cycle 13125
HALT operation received from [0][1][0] at cycle 13127
HALT operation received from [0][0][0] at cycle 13129
HALT operation received from [0][8][0] at cycle 13130
HALT operation received from [0][12][0] at cycle 13130
HALT operation received from [0][14][0] at cycle 13132
HALT operation received from [0][15][0] at cycle 13132
HALT operation received from [0][9][0] at cycle 13136
HALT operation received from [0][13][0] at cycle 13138
HALT operation received from [0][10][0] at cycle 13146
Simulation finished, cycleCount = 13147
 -------------------------------------------------------- 
Iteration = 40
Total cycles = 535804
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 40);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13176
HALT operation received from [0][15][0] at cycle 13222
HALT operation received from [0][8][0] at cycle 13230
HALT operation received from [0][9][0] at cycle 13234
HALT operation received from [0][14][0] at cycle 13242
HALT operation received from [0][13][0] at cycle 13246
HALT operation received from [0][2][0] at cycle 13267
HALT operation received from [0][11][0] at cycle 13272
HALT operation received from [0][6][0] at cycle 13321
HALT operation received from [0][5][0] at cycle 13325
HALT operation received from [0][7][0] at cycle 13329
HALT operation received from [0][1][0] at cycle 13335
HALT operation received from [0][12][0] at cycle 13338
HALT operation received from [0][0][0] at cycle 13341
HALT operation received from [0][3][0] at cycle 13341
HALT operation received from [0][4][0] at cycle 13423
Simulation finished, cycleCount = 13424
 -------------------------------------------------------- 
Iteration = 41
Total cycles = 549228
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 41);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13118
HALT operation received from [0][9][0] at cycle 13122
HALT operation received from [0][8][0] at cycle 13128
HALT operation received from [0][13][0] at cycle 13136
HALT operation received from [0][14][0] at cycle 13136
HALT operation received from [0][7][0] at cycle 13153
HALT operation received from [0][12][0] at cycle 13162
HALT operation received from [0][1][0] at cycle 13163
HALT operation received from [0][5][0] at cycle 13165
HALT operation received from [0][6][0] at cycle 13169
HALT operation received from [0][0][0] at cycle 13175
HALT operation received from [0][10][0] at cycle 13182
HALT operation received from [0][4][0] at cycle 13213
HALT operation received from [0][2][0] at cycle 13233
HALT operation received from [0][11][0] at cycle 13262
HALT operation received from [0][3][0] at cycle 13293
Simulation finished, cycleCount = 13294
 -------------------------------------------------------- 
Iteration = 42
Total cycles = 562522
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 42);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][11][0] at cycle 13136
HALT operation received from [0][15][0] at cycle 13138
HALT operation received from [0][14][0] at cycle 13150
HALT operation received from [0][3][0] at cycle 13157
HALT operation received from [0][7][0] at cycle 13159
HALT operation received from [0][6][0] at cycle 13165
HALT operation received from [0][9][0] at cycle 13176
HALT operation received from [0][1][0] at cycle 13185
HALT operation received from [0][12][0] at cycle 13188
HALT operation received from [0][8][0] at cycle 13190
HALT operation received from [0][10][0] at cycle 13192
HALT operation received from [0][0][0] at cycle 13203
HALT operation received from [0][4][0] at cycle 13205
HALT operation received from [0][2][0] at cycle 13209
HALT operation received from [0][5][0] at cycle 13231
HALT operation received from [0][13][0] at cycle 13240
Simulation finished, cycleCount = 13241
 -------------------------------------------------------- 
Iteration = 43
Total cycles = 575763
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 43);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13151
HALT operation received from [0][5][0] at cycle 13163
HALT operation received from [0][2][0] at cycle 13197
HALT operation received from [0][7][0] at cycle 13223
HALT operation received from [0][4][0] at cycle 13233
HALT operation received from [0][13][0] at cycle 13236
HALT operation received from [0][9][0] at cycle 13240
HALT operation received from [0][0][0] at cycle 13251
HALT operation received from [0][10][0] at cycle 13256
HALT operation received from [0][6][0] at cycle 13273
HALT operation received from [0][12][0] at cycle 13288
HALT operation received from [0][3][0] at cycle 13297
HALT operation received from [0][15][0] at cycle 13304
HALT operation received from [0][8][0] at cycle 13308
HALT operation received from [0][14][0] at cycle 13320
HALT operation received from [0][11][0] at cycle 13354
Simulation finished, cycleCount = 13355
 -------------------------------------------------------- 
Iteration = 44
Total cycles = 589118
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 44);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13131
HALT operation received from [0][1][0] at cycle 13137
HALT operation received from [0][12][0] at cycle 13142
HALT operation received from [0][9][0] at cycle 13144
HALT operation received from [0][10][0] at cycle 13144
HALT operation received from [0][2][0] at cycle 13145
HALT operation received from [0][7][0] at cycle 13161
HALT operation received from [0][15][0] at cycle 13174
HALT operation received from [0][0][0] at cycle 13185
HALT operation received from [0][6][0] at cycle 13191
HALT operation received from [0][8][0] at cycle 13192
HALT operation received from [0][14][0] at cycle 13206
HALT operation received from [0][3][0] at cycle 13211
HALT operation received from [0][5][0] at cycle 13211
HALT operation received from [0][13][0] at cycle 13220
HALT operation received from [0][11][0] at cycle 13234
Simulation finished, cycleCount = 13235
 -------------------------------------------------------- 
Iteration = 45
Total cycles = 602353
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 45);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13115
HALT operation received from [0][6][0] at cycle 13117
HALT operation received from [0][2][0] at cycle 13143
HALT operation received from [0][10][0] at cycle 13150
HALT operation received from [0][9][0] at cycle 13162
HALT operation received from [0][14][0] at cycle 13162
HALT operation received from [0][3][0] at cycle 13167
HALT operation received from [0][7][0] at cycle 13171
HALT operation received from [0][4][0] at cycle 13173
HALT operation received from [0][11][0] at cycle 13196
HALT operation received from [0][0][0] at cycle 13199
HALT operation received from [0][5][0] at cycle 13201
HALT operation received from [0][15][0] at cycle 13212
HALT operation received from [0][12][0] at cycle 13214
HALT operation received from [0][13][0] at cycle 13230
HALT operation received from [0][8][0] at cycle 13276
Simulation finished, cycleCount = 13277
 -------------------------------------------------------- 
Iteration = 46
Total cycles = 615630
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 46);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13126
HALT operation received from [0][7][0] at cycle 13127
HALT operation received from [0][8][0] at cycle 13136
HALT operation received from [0][0][0] at cycle 13137
HALT operation received from [0][6][0] at cycle 13141
HALT operation received from [0][14][0] at cycle 13144
HALT operation received from [0][4][0] at cycle 13161
HALT operation received from [0][5][0] at cycle 13161
HALT operation received from [0][1][0] at cycle 13165
HALT operation received from [0][13][0] at cycle 13168
HALT operation received from [0][9][0] at cycle 13170
HALT operation received from [0][12][0] at cycle 13172
HALT operation received from [0][3][0] at cycle 13185
HALT operation received from [0][11][0] at cycle 13192
HALT operation received from [0][10][0] at cycle 13224
HALT operation received from [0][2][0] at cycle 13225
Simulation finished, cycleCount = 13226
 -------------------------------------------------------- 
Iteration = 47
Total cycles = 628856
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 47);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][14][0] at cycle 13150
HALT operation received from [0][6][0] at cycle 13151
HALT operation received from [0][11][0] at cycle 13168
HALT operation received from [0][7][0] at cycle 13169
HALT operation received from [0][15][0] at cycle 13172
HALT operation received from [0][3][0] at cycle 13173
HALT operation received from [0][9][0] at cycle 13174
HALT operation received from [0][1][0] at cycle 13187
HALT operation received from [0][4][0] at cycle 13191
HALT operation received from [0][12][0] at cycle 13198
HALT operation received from [0][10][0] at cycle 13204
HALT operation received from [0][0][0] at cycle 13209
HALT operation received from [0][2][0] at cycle 13213
HALT operation received from [0][5][0] at cycle 13213
HALT operation received from [0][8][0] at cycle 13218
HALT operation received from [0][13][0] at cycle 13244
Simulation finished, cycleCount = 13245
 -------------------------------------------------------- 
Iteration = 48
Total cycles = 642101
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 48);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13205
HALT operation received from [0][2][0] at cycle 13213
HALT operation received from [0][6][0] at cycle 13233
HALT operation received from [0][10][0] at cycle 13244
HALT operation received from [0][1][0] at cycle 13279
HALT operation received from [0][12][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13289
HALT operation received from [0][0][0] at cycle 13295
HALT operation received from [0][7][0] at cycle 13295
HALT operation received from [0][3][0] at cycle 13313
HALT operation received from [0][13][0] at cycle 13352
HALT operation received from [0][14][0] at cycle 13354
HALT operation received from [0][8][0] at cycle 13380
HALT operation received from [0][9][0] at cycle 13386
HALT operation received from [0][11][0] at cycle 13406
HALT operation received from [0][15][0] at cycle 13442
Simulation finished, cycleCount = 13443
 -------------------------------------------------------- 
Iteration = 49
Total cycles = 655544
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 49);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13097
HALT operation received from [0][3][0] at cycle 13099
HALT operation received from [0][5][0] at cycle 13099
HALT operation received from [0][4][0] at cycle 13105
HALT operation received from [0][6][0] at cycle 13107
HALT operation received from [0][10][0] at cycle 13110
HALT operation received from [0][13][0] at cycle 13114
HALT operation received from [0][11][0] at cycle 13118
HALT operation received from [0][8][0] at cycle 13128
HALT operation received from [0][9][0] at cycle 13134
HALT operation received from [0][15][0] at cycle 13134
HALT operation received from [0][12][0] at cycle 13138
HALT operation received from [0][14][0] at cycle 13152
Simulation finished, cycleCount = 13153
 -------------------------------------------------------- 
Iteration = 50
Total cycles = 668697
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 50);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13193
HALT operation received from [0][15][0] at cycle 13194
HALT operation received from [0][13][0] at cycle 13246
HALT operation received from [0][5][0] at cycle 13247
HALT operation received from [0][11][0] at cycle 13286
HALT operation received from [0][3][0] at cycle 13289
HALT operation received from [0][14][0] at cycle 13300
HALT operation received from [0][6][0] at cycle 13313
HALT operation received from [0][9][0] at cycle 13342
HALT operation received from [0][1][0] at cycle 13347
HALT operation received from [0][0][0] at cycle 13371
HALT operation received from [0][8][0] at cycle 13378
HALT operation received from [0][12][0] at cycle 13384
HALT operation received from [0][4][0] at cycle 13391
HALT operation received from [0][2][0] at cycle 13393
HALT operation received from [0][10][0] at cycle 13400
Simulation finished, cycleCount = 13401
 -------------------------------------------------------- 
Iteration = 51
Total cycles = 682098
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 51);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13119
HALT operation received from [0][6][0] at cycle 13121
HALT operation received from [0][5][0] at cycle 13135
HALT operation received from [0][4][0] at cycle 13139
HALT operation received from [0][10][0] at cycle 13148
HALT operation received from [0][2][0] at cycle 13151
HALT operation received from [0][12][0] at cycle 13158
HALT operation received from [0][14][0] at cycle 13162
HALT operation received from [0][1][0] at cycle 13169
HALT operation received from [0][15][0] at cycle 13170
HALT operation received from [0][13][0] at cycle 13182
HALT operation received from [0][0][0] at cycle 13189
HALT operation received from [0][9][0] at cycle 13204
HALT operation received from [0][8][0] at cycle 13218
HALT operation received from [0][3][0] at cycle 13221
HALT operation received from [0][11][0] at cycle 13266
Simulation finished, cycleCount = 13267
 -------------------------------------------------------- 
Iteration = 52
Total cycles = 695365
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 52);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13126
HALT operation received from [0][14][0] at cycle 13150
HALT operation received from [0][12][0] at cycle 13154
HALT operation received from [0][7][0] at cycle 13157
HALT operation received from [0][11][0] at cycle 13166
HALT operation received from [0][9][0] at cycle 13178
HALT operation received from [0][3][0] at cycle 13187
HALT operation received from [0][8][0] at cycle 13188
HALT operation received from [0][6][0] at cycle 13193
HALT operation received from [0][4][0] at cycle 13203
HALT operation received from [0][0][0] at cycle 13205
HALT operation received from [0][1][0] at cycle 13209
HALT operation received from [0][13][0] at cycle 13272
HALT operation received from [0][5][0] at cycle 13315
HALT operation received from [0][10][0] at cycle 13370
HALT operation received from [0][2][0] at cycle 13383
Simulation finished, cycleCount = 13384
 -------------------------------------------------------- 
Iteration = 53
Total cycles = 708749
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 53);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13095
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][15][0] at cycle 13100
HALT operation received from [0][8][0] at cycle 13104
HALT operation received from [0][10][0] at cycle 13106
HALT operation received from [0][0][0] at cycle 13107
HALT operation received from [0][2][0] at cycle 13109
HALT operation received from [0][14][0] at cycle 13110
HALT operation received from [0][6][0] at cycle 13121
HALT operation received from [0][9][0] at cycle 13130
HALT operation received from [0][1][0] at cycle 13143
HALT operation received from [0][13][0] at cycle 13208
HALT operation received from [0][5][0] at cycle 13225
HALT operation received from [0][12][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13251
Simulation finished, cycleCount = 13252
 -------------------------------------------------------- 
Iteration = 54
Total cycles = 722001
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 54);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][11][0] at cycle 13102
HALT operation received from [0][14][0] at cycle 13104
HALT operation received from [0][13][0] at cycle 13108
HALT operation received from [0][8][0] at cycle 13110
HALT operation received from [0][5][0] at cycle 13117
HALT operation received from [0][9][0] at cycle 13118
HALT operation received from [0][3][0] at cycle 13121
HALT operation received from [0][6][0] at cycle 13123
HALT operation received from [0][0][0] at cycle 13129
HALT operation received from [0][1][0] at cycle 13135
HALT operation received from [0][10][0] at cycle 13152
HALT operation received from [0][12][0] at cycle 13154
HALT operation received from [0][4][0] at cycle 13159
HALT operation received from [0][2][0] at cycle 13165
HALT operation received from [0][15][0] at cycle 13176
HALT operation received from [0][7][0] at cycle 13201
Simulation finished, cycleCount = 13202
 -------------------------------------------------------- 
Iteration = 55
Total cycles = 735203
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 55);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][6][0] at cycle 13261
HALT operation received from [0][14][0] at cycle 13284
HALT operation received from [0][8][0] at cycle 13370
HALT operation received from [0][0][0] at cycle 13395
HALT operation received from [0][11][0] at cycle 13406
HALT operation received from [0][12][0] at cycle 13438
HALT operation received from [0][3][0] at cycle 13441
HALT operation received from [0][7][0] at cycle 13441
HALT operation received from [0][15][0] at cycle 13446
HALT operation received from [0][4][0] at cycle 13461
HALT operation received from [0][1][0] at cycle 13469
HALT operation received from [0][9][0] at cycle 13502
HALT operation received from [0][13][0] at cycle 13504
HALT operation received from [0][5][0] at cycle 13513
HALT operation received from [0][10][0] at cycle 13546
HALT operation received from [0][2][0] at cycle 13563
Simulation finished, cycleCount = 13564
 -------------------------------------------------------- 
Iteration = 56
Total cycles = 748767
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 56);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][10][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13100
HALT operation received from [0][15][0] at cycle 13102
HALT operation received from [0][11][0] at cycle 13104
HALT operation received from [0][13][0] at cycle 13104
HALT operation received from [0][14][0] at cycle 13104
HALT operation received from [0][6][0] at cycle 13107
HALT operation received from [0][4][0] at cycle 13109
HALT operation received from [0][1][0] at cycle 13111
HALT operation received from [0][2][0] at cycle 13113
HALT operation received from [0][5][0] at cycle 13115
HALT operation received from [0][7][0] at cycle 13115
HALT operation received from [0][0][0] at cycle 13117
HALT operation received from [0][3][0] at cycle 13125
Simulation finished, cycleCount = 13126
 -------------------------------------------------------- 
Iteration = 57
Total cycles = 761893
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 57);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13110
HALT operation received from [0][11][0] at cycle 13118
HALT operation received from [0][2][0] at cycle 13125
HALT operation received from [0][8][0] at cycle 13126
HALT operation received from [0][12][0] at cycle 13132
HALT operation received from [0][3][0] at cycle 13135
HALT operation received from [0][4][0] at cycle 13143
HALT operation received from [0][0][0] at cycle 13149
HALT operation received from [0][13][0] at cycle 13156
HALT operation received from [0][5][0] at cycle 13157
HALT operation received from [0][1][0] at cycle 13169
HALT operation received from [0][9][0] at cycle 13180
HALT operation received from [0][7][0] at cycle 13211
HALT operation received from [0][14][0] at cycle 13220
HALT operation received from [0][15][0] at cycle 13220
HALT operation received from [0][6][0] at cycle 13235
Simulation finished, cycleCount = 13236
 -------------------------------------------------------- 
Iteration = 58
Total cycles = 775129
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 58);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][14][0] at cycle 13246
HALT operation received from [0][12][0] at cycle 13250
HALT operation received from [0][11][0] at cycle 13254
HALT operation received from [0][15][0] at cycle 13260
HALT operation received from [0][13][0] at cycle 13264
HALT operation received from [0][7][0] at cycle 13267
HALT operation received from [0][6][0] at cycle 13275
HALT operation received from [0][4][0] at cycle 13281
HALT operation received from [0][3][0] at cycle 13287
HALT operation received from [0][9][0] at cycle 13288
HALT operation received from [0][5][0] at cycle 13299
HALT operation received from [0][1][0] at cycle 13341
HALT operation received from [0][8][0] at cycle 13440
HALT operation received from [0][10][0] at cycle 13440
HALT operation received from [0][2][0] at cycle 13473
HALT operation received from [0][0][0] at cycle 13477
Simulation finished, cycleCount = 13478
 -------------------------------------------------------- 
Iteration = 59
Total cycles = 788607
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 59);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13097
HALT operation received from [0][3][0] at cycle 13101
HALT operation received from [0][7][0] at cycle 13101
HALT operation received from [0][12][0] at cycle 13102
HALT operation received from [0][2][0] at cycle 13103
HALT operation received from [0][5][0] at cycle 13103
HALT operation received from [0][11][0] at cycle 13116
HALT operation received from [0][15][0] at cycle 13116
HALT operation received from [0][13][0] at cycle 13118
HALT operation received from [0][10][0] at cycle 13124
HALT operation received from [0][0][0] at cycle 13125
HALT operation received from [0][6][0] at cycle 13137
HALT operation received from [0][8][0] at cycle 13140
HALT operation received from [0][14][0] at cycle 13144
HALT operation received from [0][9][0] at cycle 13150
HALT operation received from [0][1][0] at cycle 13159
Simulation finished, cycleCount = 13160
 -------------------------------------------------------- 
Iteration = 60
Total cycles = 801767
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 60);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13191
HALT operation received from [0][4][0] at cycle 13207
HALT operation received from [0][11][0] at cycle 13210
HALT operation received from [0][13][0] at cycle 13210
HALT operation received from [0][12][0] at cycle 13218
HALT operation received from [0][5][0] at cycle 13227
HALT operation received from [0][7][0] at cycle 13241
HALT operation received from [0][15][0] at cycle 13254
HALT operation received from [0][9][0] at cycle 13256
HALT operation received from [0][0][0] at cycle 13259
HALT operation received from [0][8][0] at cycle 13264
HALT operation received from [0][1][0] at cycle 13265
HALT operation received from [0][14][0] at cycle 13312
HALT operation received from [0][10][0] at cycle 13318
HALT operation received from [0][6][0] at cycle 13331
HALT operation received from [0][2][0] at cycle 13339
Simulation finished, cycleCount = 13340
 -------------------------------------------------------- 
Iteration = 61
Total cycles = 815107
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 61);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13262
HALT operation received from [0][14][0] at cycle 13264
HALT operation received from [0][13][0] at cycle 13272
HALT operation received from [0][8][0] at cycle 13300
HALT operation received from [0][12][0] at cycle 13326
HALT operation received from [0][6][0] at cycle 13333
HALT operation received from [0][10][0] at cycle 13340
HALT operation received from [0][9][0] at cycle 13348
HALT operation received from [0][7][0] at cycle 13351
HALT operation received from [0][5][0] at cycle 13379
HALT operation received from [0][0][0] at cycle 13409
HALT operation received from [0][11][0] at cycle 13420
HALT operation received from [0][1][0] at cycle 13433
HALT operation received from [0][4][0] at cycle 13437
HALT operation received from [0][2][0] at cycle 13439
HALT operation received from [0][3][0] at cycle 13573
Simulation finished, cycleCount = 13574
 -------------------------------------------------------- 
Iteration = 62
Total cycles = 828681
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 62);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13103
HALT operation received from [0][5][0] at cycle 13103
HALT operation received from [0][4][0] at cycle 13105
HALT operation received from [0][0][0] at cycle 13107
HALT operation received from [0][3][0] at cycle 13111
HALT operation received from [0][2][0] at cycle 13117
HALT operation received from [0][9][0] at cycle 13118
HALT operation received from [0][8][0] at cycle 13122
HALT operation received from [0][7][0] at cycle 13123
HALT operation received from [0][11][0] at cycle 13124
HALT operation received from [0][10][0] at cycle 13126
HALT operation received from [0][12][0] at cycle 13126
HALT operation received from [0][13][0] at cycle 13128
HALT operation received from [0][14][0] at cycle 13130
HALT operation received from [0][6][0] at cycle 13131
HALT operation received from [0][15][0] at cycle 13138
Simulation finished, cycleCount = 13139
 -------------------------------------------------------- 
Iteration = 63
Total cycles = 841820
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 63);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][13][0] at cycle 13110
HALT operation received from [0][11][0] at cycle 13112
HALT operation received from [0][3][0] at cycle 13119
HALT operation received from [0][5][0] at cycle 13119
HALT operation received from [0][14][0] at cycle 13126
HALT operation received from [0][0][0] at cycle 13127
HALT operation received from [0][8][0] at cycle 13128
HALT operation received from [0][4][0] at cycle 13129
HALT operation received from [0][12][0] at cycle 13130
HALT operation received from [0][6][0] at cycle 13133
HALT operation received from [0][7][0] at cycle 13133
HALT operation received from [0][10][0] at cycle 13140
HALT operation received from [0][15][0] at cycle 13140
HALT operation received from [0][2][0] at cycle 13149
HALT operation received from [0][9][0] at cycle 13158
HALT operation received from [0][1][0] at cycle 13167
Simulation finished, cycleCount = 13168
 -------------------------------------------------------- 
Iteration = 64
Total cycles = 854988
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 64);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][6][0] at cycle 13169
HALT operation received from [0][14][0] at cycle 13182
HALT operation received from [0][9][0] at cycle 13194
HALT operation received from [0][7][0] at cycle 13201
HALT operation received from [0][15][0] at cycle 13204
HALT operation received from [0][1][0] at cycle 13207
HALT operation received from [0][4][0] at cycle 13207
HALT operation received from [0][3][0] at cycle 13209
HALT operation received from [0][11][0] at cycle 13214
HALT operation received from [0][12][0] at cycle 13214
HALT operation received from [0][5][0] at cycle 13259
HALT operation received from [0][13][0] at cycle 13268
HALT operation received from [0][2][0] at cycle 13277
HALT operation received from [0][10][0] at cycle 13278
HALT operation received from [0][0][0] at cycle 13305
HALT operation received from [0][8][0] at cycle 13330
Simulation finished, cycleCount = 13331
 -------------------------------------------------------- 
Iteration = 65
Total cycles = 868319
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 65);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][2][0] at cycle 13097
HALT operation received from [0][10][0] at cycle 13104
HALT operation received from [0][0][0] at cycle 13119
HALT operation received from [0][4][0] at cycle 13127
HALT operation received from [0][1][0] at cycle 13133
HALT operation received from [0][8][0] at cycle 13134
HALT operation received from [0][5][0] at cycle 13137
HALT operation received from [0][12][0] at cycle 13142
HALT operation received from [0][13][0] at cycle 13152
HALT operation received from [0][9][0] at cycle 13156
HALT operation received from [0][6][0] at cycle 13201
HALT operation received from [0][14][0] at cycle 13204
HALT operation received from [0][3][0] at cycle 13209
HALT operation received from [0][11][0] at cycle 13216
HALT operation received from [0][7][0] at cycle 13257
HALT operation received from [0][15][0] at cycle 13264
Simulation finished, cycleCount = 13265
 -------------------------------------------------------- 
Iteration = 66
Total cycles = 881584
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 66);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13099
HALT operation received from [0][2][0] at cycle 13099
HALT operation received from [0][1][0] at cycle 13101
HALT operation received from [0][4][0] at cycle 13107
HALT operation received from [0][6][0] at cycle 13107
HALT operation received from [0][5][0] at cycle 13111
HALT operation received from [0][7][0] at cycle 13111
HALT operation received from [0][3][0] at cycle 13115
HALT operation received from [0][10][0] at cycle 13124
HALT operation received from [0][15][0] at cycle 13130
HALT operation received from [0][8][0] at cycle 13134
HALT operation received from [0][11][0] at cycle 13142
HALT operation received from [0][14][0] at cycle 13142
HALT operation received from [0][12][0] at cycle 13146
HALT operation received from [0][13][0] at cycle 13150
HALT operation received from [0][9][0] at cycle 13154
Simulation finished, cycleCount = 13155
 -------------------------------------------------------- 
Iteration = 67
Total cycles = 894739
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 67);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13097
HALT operation received from [0][3][0] at cycle 13099
HALT operation received from [0][0][0] at cycle 13103
HALT operation received from [0][5][0] at cycle 13105
HALT operation received from [0][9][0] at cycle 13116
HALT operation received from [0][11][0] at cycle 13120
HALT operation received from [0][13][0] at cycle 13122
HALT operation received from [0][8][0] at cycle 13124
HALT operation received from [0][2][0] at cycle 13129
HALT operation received from [0][4][0] at cycle 13135
HALT operation received from [0][7][0] at cycle 13135
HALT operation received from [0][12][0] at cycle 13142
HALT operation received from [0][15][0] at cycle 13154
HALT operation received from [0][6][0] at cycle 13159
HALT operation received from [0][10][0] at cycle 13160
HALT operation received from [0][14][0] at cycle 13184
Simulation finished, cycleCount = 13185
 -------------------------------------------------------- 
Iteration = 68
Total cycles = 907924
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 68);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13112
HALT operation received from [0][10][0] at cycle 13112
HALT operation received from [0][12][0] at cycle 13114
HALT operation received from [0][11][0] at cycle 13118
HALT operation received from [0][13][0] at cycle 13118
HALT operation received from [0][2][0] at cycle 13137
HALT operation received from [0][0][0] at cycle 13141
HALT operation received from [0][4][0] at cycle 13143
HALT operation received from [0][15][0] at cycle 13150
HALT operation received from [0][3][0] at cycle 13153
HALT operation received from [0][5][0] at cycle 13155
HALT operation received from [0][7][0] at cycle 13165
HALT operation received from [0][14][0] at cycle 13172
HALT operation received from [0][6][0] at cycle 13199
HALT operation received from [0][9][0] at cycle 13284
HALT operation received from [0][1][0] at cycle 13327
Simulation finished, cycleCount = 13328
 -------------------------------------------------------- 
Iteration = 69
Total cycles = 921252
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 69);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][2][0] at cycle 13119
HALT operation received from [0][1][0] at cycle 13127
HALT operation received from [0][6][0] at cycle 13127
HALT operation received from [0][3][0] at cycle 13129
HALT operation received from [0][0][0] at cycle 13131
HALT operation received from [0][5][0] at cycle 13131
HALT operation received from [0][4][0] at cycle 13133
HALT operation received from [0][12][0] at cycle 13134
HALT operation received from [0][14][0] at cycle 13134
HALT operation received from [0][7][0] at cycle 13135
HALT operation received from [0][10][0] at cycle 13136
HALT operation received from [0][15][0] at cycle 13140
HALT operation received from [0][11][0] at cycle 13142
HALT operation received from [0][13][0] at cycle 13142
HALT operation received from [0][9][0] at cycle 13150
HALT operation received from [0][8][0] at cycle 13158
Simulation finished, cycleCount = 13159
 -------------------------------------------------------- 
Iteration = 70
Total cycles = 934411
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 70);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13114
HALT operation received from [0][2][0] at cycle 13121
HALT operation received from [0][10][0] at cycle 13122
HALT operation received from [0][0][0] at cycle 13123
HALT operation received from [0][12][0] at cycle 13124
HALT operation received from [0][4][0] at cycle 13135
HALT operation received from [0][13][0] at cycle 13136
HALT operation received from [0][11][0] at cycle 13150
HALT operation received from [0][5][0] at cycle 13153
HALT operation received from [0][3][0] at cycle 13155
HALT operation received from [0][7][0] at cycle 13237
HALT operation received from [0][15][0] at cycle 13238
HALT operation received from [0][14][0] at cycle 13266
HALT operation received from [0][9][0] at cycle 13268
HALT operation received from [0][6][0] at cycle 13285
HALT operation received from [0][1][0] at cycle 13291
Simulation finished, cycleCount = 13292
 -------------------------------------------------------- 
Iteration = 71
Total cycles = 947703
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 71);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13100
HALT operation received from [0][9][0] at cycle 13104
HALT operation received from [0][12][0] at cycle 13130
HALT operation received from [0][14][0] at cycle 13130
HALT operation received from [0][8][0] at cycle 13144
HALT operation received from [0][7][0] at cycle 13151
HALT operation received from [0][11][0] at cycle 13156
HALT operation received from [0][1][0] at cycle 13163
HALT operation received from [0][4][0] at cycle 13187
HALT operation received from [0][6][0] at cycle 13191
HALT operation received from [0][0][0] at cycle 13205
HALT operation received from [0][3][0] at cycle 13223
HALT operation received from [0][13][0] at cycle 13234
HALT operation received from [0][5][0] at cycle 13249
HALT operation received from [0][10][0] at cycle 13334
HALT operation received from [0][2][0] at cycle 13389
Simulation finished, cycleCount = 13390
 -------------------------------------------------------- 
Iteration = 72
Total cycles = 961093
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 72);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13405
HALT operation received from [0][0][0] at cycle 13415
HALT operation received from [0][13][0] at cycle 13428
HALT operation received from [0][5][0] at cycle 13435
HALT operation received from [0][6][0] at cycle 13439
HALT operation received from [0][8][0] at cycle 13450
HALT operation received from [0][12][0] at cycle 13460
HALT operation received from [0][7][0] at cycle 13467
HALT operation received from [0][2][0] at cycle 13477
HALT operation received from [0][15][0] at cycle 13490
HALT operation received from [0][14][0] at cycle 13500
HALT operation received from [0][3][0] at cycle 13511
HALT operation received from [0][10][0] at cycle 13540
HALT operation received from [0][11][0] at cycle 13544
HALT operation received from [0][1][0] at cycle 13593
HALT operation received from [0][9][0] at cycle 13638
Simulation finished, cycleCount = 13639
 -------------------------------------------------------- 
Iteration = 73
Total cycles = 974732
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 73);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13125
HALT operation received from [0][5][0] at cycle 13149
HALT operation received from [0][12][0] at cycle 13156
HALT operation received from [0][13][0] at cycle 13160
HALT operation received from [0][1][0] at cycle 13167
HALT operation received from [0][6][0] at cycle 13167
HALT operation received from [0][2][0] at cycle 13185
HALT operation received from [0][3][0] at cycle 13185
HALT operation received from [0][9][0] at cycle 13188
HALT operation received from [0][11][0] at cycle 13192
HALT operation received from [0][7][0] at cycle 13193
HALT operation received from [0][14][0] at cycle 13200
HALT operation received from [0][15][0] at cycle 13212
HALT operation received from [0][10][0] at cycle 13214
HALT operation received from [0][0][0] at cycle 13243
HALT operation received from [0][8][0] at cycle 13252
Simulation finished, cycleCount = 13253
 -------------------------------------------------------- 
Iteration = 74
Total cycles = 987985
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 74);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][11][0] at cycle 13108
HALT operation received from [0][3][0] at cycle 13111
HALT operation received from [0][13][0] at cycle 13112
HALT operation received from [0][9][0] at cycle 13116
HALT operation received from [0][14][0] at cycle 13118
HALT operation received from [0][12][0] at cycle 13120
HALT operation received from [0][5][0] at cycle 13121
HALT operation received from [0][6][0] at cycle 13121
HALT operation received from [0][1][0] at cycle 13123
HALT operation received from [0][2][0] at cycle 13123
HALT operation received from [0][15][0] at cycle 13124
HALT operation received from [0][10][0] at cycle 13126
HALT operation received from [0][4][0] at cycle 13127
HALT operation received from [0][7][0] at cycle 13131
HALT operation received from [0][8][0] at cycle 13154
HALT operation received from [0][0][0] at cycle 13159
Simulation finished, cycleCount = 13160
 -------------------------------------------------------- 
Iteration = 75
Total cycles = 1001145
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 75);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13121
HALT operation received from [0][7][0] at cycle 13125
HALT operation received from [0][0][0] at cycle 13131
HALT operation received from [0][5][0] at cycle 13141
HALT operation received from [0][3][0] at cycle 13147
HALT operation received from [0][2][0] at cycle 13151
HALT operation received from [0][1][0] at cycle 13155
HALT operation received from [0][6][0] at cycle 13173
HALT operation received from [0][15][0] at cycle 13186
HALT operation received from [0][12][0] at cycle 13194
HALT operation received from [0][8][0] at cycle 13196
HALT operation received from [0][13][0] at cycle 13208
HALT operation received from [0][11][0] at cycle 13222
HALT operation received from [0][10][0] at cycle 13226
HALT operation received from [0][9][0] at cycle 13238
HALT operation received from [0][14][0] at cycle 13250
Simulation finished, cycleCount = 13251
 -------------------------------------------------------- 
Iteration = 76
Total cycles = 1014396
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 76);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13131
HALT operation received from [0][2][0] at cycle 13131
HALT operation received from [0][5][0] at cycle 13135
HALT operation received from [0][8][0] at cycle 13144
HALT operation received from [0][6][0] at cycle 13147
HALT operation received from [0][13][0] at cycle 13152
HALT operation received from [0][10][0] at cycle 13154
HALT operation received from [0][3][0] at cycle 13157
HALT operation received from [0][14][0] at cycle 13172
HALT operation received from [0][4][0] at cycle 13177
HALT operation received from [0][11][0] at cycle 13184
HALT operation received from [0][1][0] at cycle 13189
HALT operation received from [0][12][0] at cycle 13196
HALT operation received from [0][7][0] at cycle 13223
HALT operation received from [0][9][0] at cycle 13224
HALT operation received from [0][15][0] at cycle 13232
Simulation finished, cycleCount = 13233
 -------------------------------------------------------- 
Iteration = 77
Total cycles = 1027629
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 77);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13120
HALT operation received from [0][11][0] at cycle 13120
HALT operation received from [0][2][0] at cycle 13125
HALT operation received from [0][6][0] at cycle 13125
HALT operation received from [0][1][0] at cycle 13127
HALT operation received from [0][9][0] at cycle 13128
HALT operation received from [0][14][0] at cycle 13128
HALT operation received from [0][15][0] at cycle 13128
HALT operation received from [0][3][0] at cycle 13129
HALT operation received from [0][13][0] at cycle 13136
HALT operation received from [0][4][0] at cycle 13141
HALT operation received from [0][7][0] at cycle 13141
HALT operation received from [0][12][0] at cycle 13144
HALT operation received from [0][8][0] at cycle 13152
HALT operation received from [0][5][0] at cycle 13153
HALT operation received from [0][0][0] at cycle 13165
Simulation finished, cycleCount = 13166
 -------------------------------------------------------- 
Iteration = 78
Total cycles = 1040795
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 78);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][9][0] at cycle 13176
HALT operation received from [0][15][0] at cycle 13178
HALT operation received from [0][14][0] at cycle 13188
HALT operation received from [0][1][0] at cycle 13193
HALT operation received from [0][6][0] at cycle 13199
HALT operation received from [0][12][0] at cycle 13200
HALT operation received from [0][4][0] at cycle 13209
HALT operation received from [0][7][0] at cycle 13225
HALT operation received from [0][13][0] at cycle 13226
HALT operation received from [0][10][0] at cycle 13244
HALT operation received from [0][5][0] at cycle 13245
HALT operation received from [0][8][0] at cycle 13254
HALT operation received from [0][2][0] at cycle 13265
HALT operation received from [0][0][0] at cycle 13293
HALT operation received from [0][11][0] at cycle 13358
HALT operation received from [0][3][0] at cycle 13403
Simulation finished, cycleCount = 13404
 -------------------------------------------------------- 
Iteration = 79
Total cycles = 1054199
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 79);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][8][0] at cycle 13102
HALT operation received from [0][10][0] at cycle 13102
HALT operation received from [0][15][0] at cycle 13104
HALT operation received from [0][1][0] at cycle 13105
HALT operation received from [0][13][0] at cycle 13106
HALT operation received from [0][11][0] at cycle 13108
HALT operation received from [0][0][0] at cycle 13109
HALT operation received from [0][2][0] at cycle 13111
HALT operation received from [0][3][0] at cycle 13113
HALT operation received from [0][4][0] at cycle 13113
HALT operation received from [0][5][0] at cycle 13113
HALT operation received from [0][6][0] at cycle 13115
HALT operation received from [0][7][0] at cycle 13115
Simulation finished, cycleCount = 13116
 -------------------------------------------------------- 
Iteration = 80
Total cycles = 1067315
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 80);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13106
HALT operation received from [0][13][0] at cycle 13106
HALT operation received from [0][15][0] at cycle 13108
HALT operation received from [0][9][0] at cycle 13110
HALT operation received from [0][12][0] at cycle 13112
HALT operation received from [0][8][0] at cycle 13114
HALT operation received from [0][14][0] at cycle 13118
HALT operation received from [0][11][0] at cycle 13122
HALT operation received from [0][2][0] at cycle 13167
HALT operation received from [0][7][0] at cycle 13167
HALT operation received from [0][4][0] at cycle 13175
HALT operation received from [0][0][0] at cycle 13185
HALT operation received from [0][5][0] at cycle 13185
HALT operation received from [0][6][0] at cycle 13185
HALT operation received from [0][1][0] at cycle 13187
HALT operation received from [0][3][0] at cycle 13207
Simulation finished, cycleCount = 13208
 -------------------------------------------------------- 
Iteration = 81
Total cycles = 1080523
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 81);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][8][0] at cycle 13104
HALT operation received from [0][10][0] at cycle 13104
HALT operation received from [0][11][0] at cycle 13104
HALT operation received from [0][14][0] at cycle 13104
HALT operation received from [0][9][0] at cycle 13108
HALT operation received from [0][12][0] at cycle 13108
HALT operation received from [0][13][0] at cycle 13124
HALT operation received from [0][5][0] at cycle 13125
HALT operation received from [0][15][0] at cycle 13204
HALT operation received from [0][7][0] at cycle 13213
Simulation finished, cycleCount = 13214
 -------------------------------------------------------- 
Iteration = 82
Total cycles = 1093737
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 82);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][13][0] at cycle 13282
HALT operation received from [0][5][0] at cycle 13297
HALT operation received from [0][14][0] at cycle 13300
HALT operation received from [0][0][0] at cycle 13301
HALT operation received from [0][8][0] at cycle 13306
HALT operation received from [0][6][0] at cycle 13317
HALT operation received from [0][10][0] at cycle 13326
HALT operation received from [0][15][0] at cycle 13326
HALT operation received from [0][9][0] at cycle 13330
HALT operation received from [0][2][0] at cycle 13335
HALT operation received from [0][7][0] at cycle 13357
HALT operation received from [0][11][0] at cycle 13360
HALT operation received from [0][1][0] at cycle 13393
HALT operation received from [0][3][0] at cycle 13399
HALT operation received from [0][12][0] at cycle 13412
HALT operation received from [0][4][0] at cycle 13429
Simulation finished, cycleCount = 13430
 -------------------------------------------------------- 
Iteration = 83
Total cycles = 1107167
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 83);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13099
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][8][0] at cycle 13102
HALT operation received from [0][10][0] at cycle 13102
HALT operation received from [0][13][0] at cycle 13102
HALT operation received from [0][14][0] at cycle 13102
HALT operation received from [0][9][0] at cycle 13104
HALT operation received from [0][15][0] at cycle 13112
HALT operation received from [0][4][0] at cycle 13137
HALT operation received from [0][12][0] at cycle 13156
Simulation finished, cycleCount = 13157
 -------------------------------------------------------- 
Iteration = 84
Total cycles = 1120324
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 84);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13099
HALT operation received from [0][2][0] at cycle 13101
HALT operation received from [0][3][0] at cycle 13107
HALT operation received from [0][0][0] at cycle 13111
HALT operation received from [0][6][0] at cycle 13113
HALT operation received from [0][5][0] at cycle 13115
HALT operation received from [0][4][0] at cycle 13121
HALT operation received from [0][13][0] at cycle 13138
HALT operation received from [0][10][0] at cycle 13144
HALT operation received from [0][15][0] at cycle 13146
HALT operation received from [0][11][0] at cycle 13152
HALT operation received from [0][14][0] at cycle 13156
HALT operation received from [0][1][0] at cycle 13159
HALT operation received from [0][8][0] at cycle 13160
HALT operation received from [0][12][0] at cycle 13160
HALT operation received from [0][9][0] at cycle 13184
Simulation finished, cycleCount = 13185
 -------------------------------------------------------- 
Iteration = 85
Total cycles = 1133509
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 85);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13109
HALT operation received from [0][4][0] at cycle 13109
HALT operation received from [0][6][0] at cycle 13109
HALT operation received from [0][11][0] at cycle 13118
HALT operation received from [0][12][0] at cycle 13126
HALT operation received from [0][14][0] at cycle 13126
HALT operation received from [0][1][0] at cycle 13131
HALT operation received from [0][7][0] at cycle 13139
HALT operation received from [0][9][0] at cycle 13154
HALT operation received from [0][5][0] at cycle 13155
HALT operation received from [0][13][0] at cycle 13158
HALT operation received from [0][15][0] at cycle 13158
HALT operation received from [0][0][0] at cycle 13197
HALT operation received from [0][2][0] at cycle 13213
HALT operation received from [0][8][0] at cycle 13214
HALT operation received from [0][10][0] at cycle 13230
Simulation finished, cycleCount = 13231
 -------------------------------------------------------- 
Iteration = 86
Total cycles = 1146740
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 86);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13108
HALT operation received from [0][9][0] at cycle 13110
HALT operation received from [0][13][0] at cycle 13110
HALT operation received from [0][12][0] at cycle 13112
HALT operation received from [0][14][0] at cycle 13112
HALT operation received from [0][10][0] at cycle 13114
HALT operation received from [0][8][0] at cycle 13120
HALT operation received from [0][11][0] at cycle 13120
HALT operation received from [0][1][0] at cycle 13127
HALT operation received from [0][6][0] at cycle 13127
HALT operation received from [0][5][0] at cycle 13143
HALT operation received from [0][4][0] at cycle 13145
HALT operation received from [0][7][0] at cycle 13149
HALT operation received from [0][2][0] at cycle 13153
HALT operation received from [0][3][0] at cycle 13157
HALT operation received from [0][0][0] at cycle 13163
Simulation finished, cycleCount = 13164
 -------------------------------------------------------- 
Iteration = 87
Total cycles = 1159904
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 87);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13099
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][10][0] at cycle 13100
HALT operation received from [0][13][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][15][0] at cycle 13100
HALT operation received from [0][11][0] at cycle 13106
HALT operation received from [0][3][0] at cycle 13111
HALT operation received from [0][4][0] at cycle 13141
HALT operation received from [0][12][0] at cycle 13150
Simulation finished, cycleCount = 13151
 -------------------------------------------------------- 
Iteration = 88
Total cycles = 1173055
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 88);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13101
HALT operation received from [0][0][0] at cycle 13107
HALT operation received from [0][2][0] at cycle 13111
HALT operation received from [0][5][0] at cycle 13115
HALT operation received from [0][11][0] at cycle 13116
HALT operation received from [0][4][0] at cycle 13121
HALT operation received from [0][8][0] at cycle 13124
HALT operation received from [0][10][0] at cycle 13128
HALT operation received from [0][7][0] at cycle 13129
HALT operation received from [0][15][0] at cycle 13140
HALT operation received from [0][13][0] at cycle 13148
HALT operation received from [0][12][0] at cycle 13156
HALT operation received from [0][1][0] at cycle 13187
HALT operation received from [0][9][0] at cycle 13188
HALT operation received from [0][14][0] at cycle 13198
HALT operation received from [0][6][0] at cycle 13203
Simulation finished, cycleCount = 13204
 -------------------------------------------------------- 
Iteration = 89
Total cycles = 1186259
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 89);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13104
HALT operation received from [0][13][0] at cycle 13108
HALT operation received from [0][15][0] at cycle 13110
HALT operation received from [0][11][0] at cycle 13112
HALT operation received from [0][14][0] at cycle 13112
HALT operation received from [0][0][0] at cycle 13117
HALT operation received from [0][12][0] at cycle 13124
HALT operation received from [0][5][0] at cycle 13127
HALT operation received from [0][7][0] at cycle 13127
HALT operation received from [0][3][0] at cycle 13131
HALT operation received from [0][6][0] at cycle 13137
HALT operation received from [0][9][0] at cycle 13144
HALT operation received from [0][4][0] at cycle 13163
HALT operation received from [0][1][0] at cycle 13171
HALT operation received from [0][10][0] at cycle 13204
HALT operation received from [0][2][0] at cycle 13219
Simulation finished, cycleCount = 13220
 -------------------------------------------------------- 
Iteration = 90
Total cycles = 1199479
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 90);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13103
HALT operation received from [0][2][0] at cycle 13103
HALT operation received from [0][15][0] at cycle 13104
HALT operation received from [0][3][0] at cycle 13105
HALT operation received from [0][7][0] at cycle 13105
HALT operation received from [0][10][0] at cycle 13106
HALT operation received from [0][9][0] at cycle 13108
HALT operation received from [0][11][0] at cycle 13108
HALT operation received from [0][13][0] at cycle 13108
HALT operation received from [0][5][0] at cycle 13113
HALT operation received from [0][14][0] at cycle 13126
HALT operation received from [0][6][0] at cycle 13145
HALT operation received from [0][12][0] at cycle 13178
HALT operation received from [0][4][0] at cycle 13201
HALT operation received from [0][8][0] at cycle 13222
HALT operation received from [0][0][0] at cycle 13233
Simulation finished, cycleCount = 13234
 -------------------------------------------------------- 
Iteration = 91
Total cycles = 1212713
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 91);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13124
HALT operation received from [0][11][0] at cycle 13126
HALT operation received from [0][9][0] at cycle 13128
HALT operation received from [0][0][0] at cycle 13129
HALT operation received from [0][10][0] at cycle 13130
HALT operation received from [0][15][0] at cycle 13136
HALT operation received from [0][13][0] at cycle 13140
HALT operation received from [0][3][0] at cycle 13141
HALT operation received from [0][12][0] at cycle 13144
HALT operation received from [0][14][0] at cycle 13148
HALT operation received from [0][6][0] at cycle 13153
HALT operation received from [0][7][0] at cycle 13153
HALT operation received from [0][4][0] at cycle 13159
HALT operation received from [0][2][0] at cycle 13163
HALT operation received from [0][5][0] at cycle 13165
HALT operation received from [0][1][0] at cycle 13169
Simulation finished, cycleCount = 13170
 -------------------------------------------------------- 
Iteration = 92
Total cycles = 1225883
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 92);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][13][0] at cycle 13212
HALT operation received from [0][11][0] at cycle 13236
HALT operation received from [0][5][0] at cycle 13241
HALT operation received from [0][14][0] at cycle 13266
HALT operation received from [0][3][0] at cycle 13269
HALT operation received from [0][8][0] at cycle 13276
HALT operation received from [0][6][0] at cycle 13277
HALT operation received from [0][0][0] at cycle 13313
HALT operation received from [0][10][0] at cycle 13314
HALT operation received from [0][9][0] at cycle 13316
HALT operation received from [0][15][0] at cycle 13326
HALT operation received from [0][2][0] at cycle 13335
HALT operation received from [0][1][0] at cycle 13347
HALT operation received from [0][7][0] at cycle 13349
HALT operation received from [0][12][0] at cycle 13410
HALT operation received from [0][4][0] at cycle 13431
Simulation finished, cycleCount = 13432
 -------------------------------------------------------- 
Iteration = 93
Total cycles = 1239315
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 93);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13110
HALT operation received from [0][12][0] at cycle 13114
HALT operation received from [0][11][0] at cycle 13116
HALT operation received from [0][4][0] at cycle 13129
HALT operation received from [0][14][0] at cycle 13130
HALT operation received from [0][0][0] at cycle 13131
HALT operation received from [0][10][0] at cycle 13132
HALT operation received from [0][15][0] at cycle 13132
HALT operation received from [0][3][0] at cycle 13147
HALT operation received from [0][7][0] at cycle 13155
HALT operation received from [0][2][0] at cycle 13159
HALT operation received from [0][6][0] at cycle 13159
HALT operation received from [0][9][0] at cycle 13160
HALT operation received from [0][1][0] at cycle 13207
HALT operation received from [0][13][0] at cycle 13218
HALT operation received from [0][5][0] at cycle 13243
Simulation finished, cycleCount = 13244
 -------------------------------------------------------- 
Iteration = 94
Total cycles = 1252559
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 94);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][13][0] at cycle 13102
HALT operation received from [0][10][0] at cycle 13104
HALT operation received from [0][8][0] at cycle 13110
HALT operation received from [0][12][0] at cycle 13110
HALT operation received from [0][11][0] at cycle 13116
HALT operation received from [0][15][0] at cycle 13116
HALT operation received from [0][5][0] at cycle 13117
HALT operation received from [0][0][0] at cycle 13123
HALT operation received from [0][2][0] at cycle 13125
HALT operation received from [0][4][0] at cycle 13125
HALT operation received from [0][3][0] at cycle 13127
HALT operation received from [0][7][0] at cycle 13133
HALT operation received from [0][9][0] at cycle 13150
HALT operation received from [0][1][0] at cycle 13161
HALT operation received from [0][14][0] at cycle 13182
HALT operation received from [0][6][0] at cycle 13183
Simulation finished, cycleCount = 13184
 -------------------------------------------------------- 
Iteration = 95
Total cycles = 1265743
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 95);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13205
HALT operation received from [0][0][0] at cycle 13233
HALT operation received from [0][6][0] at cycle 13241
HALT operation received from [0][4][0] at cycle 13261
HALT operation received from [0][13][0] at cycle 13262
HALT operation received from [0][7][0] at cycle 13281
HALT operation received from [0][1][0] at cycle 13283
HALT operation received from [0][8][0] at cycle 13286
HALT operation received from [0][14][0] at cycle 13288
HALT operation received from [0][2][0] at cycle 13301
HALT operation received from [0][3][0] at cycle 13317
HALT operation received from [0][15][0] at cycle 13320
HALT operation received from [0][12][0] at cycle 13334
HALT operation received from [0][9][0] at cycle 13340
HALT operation received from [0][10][0] at cycle 13348
HALT operation received from [0][11][0] at cycle 13358
Simulation finished, cycleCount = 13359
 -------------------------------------------------------- 
Iteration = 96
Total cycles = 1279102
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 96);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13097
HALT operation received from [0][7][0] at cycle 13097
HALT operation received from [0][0][0] at cycle 13099
HALT operation received from [0][6][0] at cycle 13099
HALT operation received from [0][3][0] at cycle 13107
HALT operation received from [0][10][0] at cycle 13118
HALT operation received from [0][9][0] at cycle 13122
HALT operation received from [0][15][0] at cycle 13126
HALT operation received from [0][12][0] at cycle 13134
HALT operation received from [0][14][0] at cycle 13134
HALT operation received from [0][8][0] at cycle 13136
HALT operation received from [0][11][0] at cycle 13150
HALT operation received from [0][5][0] at cycle 13191
HALT operation received from [0][13][0] at cycle 13228
Simulation finished, cycleCount = 13229
 -------------------------------------------------------- 
Iteration = 97
Total cycles = 1292331
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 97);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][12][0] at cycle 13104
HALT operation received from [0][10][0] at cycle 13106
HALT operation received from [0][9][0] at cycle 13136
HALT operation received from [0][14][0] at cycle 13136
HALT operation received from [0][15][0] at cycle 13142
HALT operation received from [0][4][0] at cycle 13149
HALT operation received from [0][2][0] at cycle 13153
HALT operation received from [0][1][0] at cycle 13173
HALT operation received from [0][8][0] at cycle 13174
HALT operation received from [0][7][0] at cycle 13185
HALT operation received from [0][6][0] at cycle 13191
HALT operation received from [0][0][0] at cycle 13211
HALT operation received from [0][13][0] at cycle 13222
HALT operation received from [0][11][0] at cycle 13232
HALT operation received from [0][5][0] at cycle 13263
HALT operation received from [0][3][0] at cycle 13265
Simulation finished, cycleCount = 13266
 -------------------------------------------------------- 
Iteration = 98
Total cycles = 1305597
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 98);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13153
HALT operation received from [0][15][0] at cycle 13156
HALT operation received from [0][12][0] at cycle 13182
HALT operation received from [0][6][0] at cycle 13183
HALT operation received from [0][4][0] at cycle 13189
HALT operation received from [0][14][0] at cycle 13192
HALT operation received from [0][9][0] at cycle 13196
HALT operation received from [0][10][0] at cycle 13206
HALT operation received from [0][1][0] at cycle 13209
HALT operation received from [0][2][0] at cycle 13219
HALT operation received from [0][13][0] at cycle 13232
HALT operation received from [0][8][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13239
HALT operation received from [0][0][0] at cycle 13241
HALT operation received from [0][11][0] at cycle 13300
HALT operation received from [0][3][0] at cycle 13305
Simulation finished, cycleCount = 13306
 -------------------------------------------------------- 
Iteration = 99
Total cycles = 1318903
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 99);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13194
HALT operation received from [0][9][0] at cycle 13206
HALT operation received from [0][7][0] at cycle 13207
HALT operation received from [0][14][0] at cycle 13210
HALT operation received from [0][13][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13239
HALT operation received from [0][6][0] at cycle 13243
HALT operation received from [0][5][0] at cycle 13245
HALT operation received from [0][8][0] at cycle 13306
HALT operation received from [0][0][0] at cycle 13313
HALT operation received from [0][11][0] at cycle 13346
HALT operation received from [0][10][0] at cycle 13352
HALT operation received from [0][2][0] at cycle 13359
HALT operation received from [0][3][0] at cycle 13361
HALT operation received from [0][12][0] at cycle 13426
HALT operation received from [0][4][0] at cycle 13435
Simulation finished, cycleCount = 13436
 -------------------------------------------------------- 
Iteration = 100
Total cycles = 1332339
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 100);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13121
HALT operation received from [0][7][0] at cycle 13123
HALT operation received from [0][0][0] at cycle 13125
HALT operation received from [0][3][0] at cycle 13125
HALT operation received from [0][2][0] at cycle 13127
HALT operation received from [0][4][0] at cycle 13141
HALT operation received from [0][6][0] at cycle 13147
HALT operation received from [0][11][0] at cycle 13174
HALT operation received from [0][9][0] at cycle 13176
HALT operation received from [0][15][0] at cycle 13178
HALT operation received from [0][8][0] at cycle 13182
HALT operation received from [0][10][0] at cycle 13182
HALT operation received from [0][5][0] at cycle 13191
HALT operation received from [0][12][0] at cycle 13200
HALT operation received from [0][14][0] at cycle 13214
HALT operation received from [0][13][0] at cycle 13244
Simulation finished, cycleCount = 13245
 -------------------------------------------------------- 
Iteration = 101
Total cycles = 1345584
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 101);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13206
HALT operation received from [0][12][0] at cycle 13226
HALT operation received from [0][10][0] at cycle 13244
HALT operation received from [0][7][0] at cycle 13245
HALT operation received from [0][4][0] at cycle 13279
HALT operation received from [0][2][0] at cycle 13291
HALT operation received from [0][9][0] at cycle 13296
HALT operation received from [0][8][0] at cycle 13312
HALT operation received from [0][1][0] at cycle 13313
HALT operation received from [0][0][0] at cycle 13317
HALT operation received from [0][5][0] at cycle 13347
HALT operation received from [0][13][0] at cycle 13352
HALT operation received from [0][6][0] at cycle 13389
HALT operation received from [0][14][0] at cycle 13390
HALT operation received from [0][11][0] at cycle 13422
HALT operation received from [0][3][0] at cycle 13423
Simulation finished, cycleCount = 13424
 -------------------------------------------------------- 
Iteration = 102
Total cycles = 1359008
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 102);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13113
HALT operation received from [0][6][0] at cycle 13127
HALT operation received from [0][0][0] at cycle 13129
HALT operation received from [0][15][0] at cycle 13130
HALT operation received from [0][14][0] at cycle 13132
HALT operation received from [0][1][0] at cycle 13135
HALT operation received from [0][9][0] at cycle 13136
HALT operation received from [0][8][0] at cycle 13148
HALT operation received from [0][2][0] at cycle 13149
HALT operation received from [0][5][0] at cycle 13151
HALT operation received from [0][13][0] at cycle 13152
HALT operation received from [0][3][0] at cycle 13153
HALT operation received from [0][11][0] at cycle 13154
HALT operation received from [0][12][0] at cycle 13156
HALT operation received from [0][4][0] at cycle 13161
HALT operation received from [0][10][0] at cycle 13164
Simulation finished, cycleCount = 13165
 -------------------------------------------------------- 
Iteration = 103
Total cycles = 1372173
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 103);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][10][0] at cycle 13102
HALT operation received from [0][0][0] at cycle 13105
HALT operation received from [0][2][0] at cycle 13105
HALT operation received from [0][3][0] at cycle 13107
HALT operation received from [0][5][0] at cycle 13107
HALT operation received from [0][13][0] at cycle 13110
HALT operation received from [0][14][0] at cycle 13116
HALT operation received from [0][15][0] at cycle 13120
HALT operation received from [0][12][0] at cycle 13124
HALT operation received from [0][6][0] at cycle 13127
HALT operation received from [0][7][0] at cycle 13129
HALT operation received from [0][4][0] at cycle 13133
HALT operation received from [0][9][0] at cycle 13134
HALT operation received from [0][1][0] at cycle 13137
Simulation finished, cycleCount = 13138
 -------------------------------------------------------- 
Iteration = 104
Total cycles = 1385311
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 104);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13107
HALT operation received from [0][7][0] at cycle 13109
HALT operation received from [0][2][0] at cycle 13115
HALT operation received from [0][6][0] at cycle 13119
HALT operation received from [0][13][0] at cycle 13126
HALT operation received from [0][15][0] at cycle 13132
HALT operation received from [0][4][0] at cycle 13133
HALT operation received from [0][10][0] at cycle 13138
HALT operation received from [0][12][0] at cycle 13158
HALT operation received from [0][14][0] at cycle 13158
HALT operation received from [0][3][0] at cycle 13187
HALT operation received from [0][11][0] at cycle 13190
HALT operation received from [0][0][0] at cycle 13195
HALT operation received from [0][1][0] at cycle 13221
HALT operation received from [0][8][0] at cycle 13232
HALT operation received from [0][9][0] at cycle 13232
Simulation finished, cycleCount = 13233
 -------------------------------------------------------- 
Iteration = 105
Total cycles = 1398544
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 105);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13095
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13100
HALT operation received from [0][15][0] at cycle 13100
HALT operation received from [0][8][0] at cycle 13102
HALT operation received from [0][10][0] at cycle 13102
HALT operation received from [0][13][0] at cycle 13102
HALT operation received from [0][11][0] at cycle 13104
HALT operation received from [0][14][0] at cycle 13104
Simulation finished, cycleCount = 13105
 -------------------------------------------------------- 
Iteration = 106
Total cycles = 1411649
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 106);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13097
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][13][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][15][0] at cycle 13100
HALT operation received from [0][6][0] at cycle 13101
HALT operation received from [0][1][0] at cycle 13177
HALT operation received from [0][9][0] at cycle 13178
HALT operation received from [0][12][0] at cycle 13184
HALT operation received from [0][4][0] at cycle 13185
HALT operation received from [0][2][0] at cycle 13195
HALT operation received from [0][10][0] at cycle 13208
Simulation finished, cycleCount = 13209
 -------------------------------------------------------- 
Iteration = 107
Total cycles = 1424858
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 107);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13099
HALT operation received from [0][2][0] at cycle 13099
HALT operation received from [0][1][0] at cycle 13101
HALT operation received from [0][6][0] at cycle 13101
HALT operation received from [0][5][0] at cycle 13103
HALT operation received from [0][7][0] at cycle 13111
HALT operation received from [0][3][0] at cycle 13133
HALT operation received from [0][14][0] at cycle 13136
HALT operation received from [0][8][0] at cycle 13138
HALT operation received from [0][10][0] at cycle 13138
HALT operation received from [0][13][0] at cycle 13142
HALT operation received from [0][9][0] at cycle 13148
HALT operation received from [0][15][0] at cycle 13156
HALT operation received from [0][11][0] at cycle 13178
HALT operation received from [0][4][0] at cycle 13223
HALT operation received from [0][12][0] at cycle 13258
Simulation finished, cycleCount = 13259
 -------------------------------------------------------- 
Iteration = 108
Total cycles = 1438117
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 108);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13103
HALT operation received from [0][7][0] at cycle 13105
HALT operation received from [0][3][0] at cycle 13107
HALT operation received from [0][6][0] at cycle 13109
HALT operation received from [0][0][0] at cycle 13113
HALT operation received from [0][15][0] at cycle 13120
HALT operation received from [0][11][0] at cycle 13122
HALT operation received from [0][5][0] at cycle 13123
HALT operation received from [0][8][0] at cycle 13124
HALT operation received from [0][14][0] at cycle 13124
HALT operation received from [0][12][0] at cycle 13126
HALT operation received from [0][1][0] at cycle 13131
HALT operation received from [0][10][0] at cycle 13146
HALT operation received from [0][9][0] at cycle 13148
HALT operation received from [0][2][0] at cycle 13149
HALT operation received from [0][13][0] at cycle 13152
Simulation finished, cycleCount = 13153
 -------------------------------------------------------- 
Iteration = 109
Total cycles = 1451270
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 109);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13105
HALT operation received from [0][2][0] at cycle 13105
HALT operation received from [0][6][0] at cycle 13105
HALT operation received from [0][4][0] at cycle 13115
HALT operation received from [0][0][0] at cycle 13119
HALT operation received from [0][3][0] at cycle 13119
HALT operation received from [0][7][0] at cycle 13127
HALT operation received from [0][5][0] at cycle 13141
HALT operation received from [0][14][0] at cycle 13142
HALT operation received from [0][9][0] at cycle 13144
HALT operation received from [0][10][0] at cycle 13146
HALT operation received from [0][15][0] at cycle 13152
HALT operation received from [0][8][0] at cycle 13156
HALT operation received from [0][11][0] at cycle 13158
HALT operation received from [0][12][0] at cycle 13160
HALT operation received from [0][13][0] at cycle 13178
Simulation finished, cycleCount = 13179
 -------------------------------------------------------- 
Iteration = 110
Total cycles = 1464449
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 110);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][10][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][11][0] at cycle 13102
HALT operation received from [0][15][0] at cycle 13102
HALT operation received from [0][13][0] at cycle 13106
HALT operation received from [0][12][0] at cycle 13108
HALT operation received from [0][1][0] at cycle 13127
HALT operation received from [0][0][0] at cycle 13131
HALT operation received from [0][3][0] at cycle 13131
HALT operation received from [0][7][0] at cycle 13131
HALT operation received from [0][6][0] at cycle 13133
HALT operation received from [0][2][0] at cycle 13135
HALT operation received from [0][4][0] at cycle 13141
HALT operation received from [0][5][0] at cycle 13143
Simulation finished, cycleCount = 13144
 -------------------------------------------------------- 
Iteration = 111
Total cycles = 1477593
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 111);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 13108
HALT operation received from [0][2][0] at cycle 13119
HALT operation received from [0][7][0] at cycle 13139
HALT operation received from [0][15][0] at cycle 13142
HALT operation received from [0][14][0] at cycle 13200
HALT operation received from [0][6][0] at cycle 13217
HALT operation received from [0][12][0] at cycle 13224
HALT operation received from [0][4][0] at cycle 13237
HALT operation received from [0][13][0] at cycle 13270
HALT operation received from [0][5][0] at cycle 13283
HALT operation received from [0][9][0] at cycle 13294
HALT operation received from [0][8][0] at cycle 13306
HALT operation received from [0][1][0] at cycle 13307
HALT operation received from [0][3][0] at cycle 13311
HALT operation received from [0][0][0] at cycle 13323
HALT operation received from [0][11][0] at cycle 13324
Simulation finished, cycleCount = 13325
 -------------------------------------------------------- 
Iteration = 112
Total cycles = 1490918
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 112);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13101
HALT operation received from [0][7][0] at cycle 13101
HALT operation received from [0][4][0] at cycle 13103
HALT operation received from [0][1][0] at cycle 13107
HALT operation received from [0][6][0] at cycle 13109
HALT operation received from [0][3][0] at cycle 13113
HALT operation received from [0][13][0] at cycle 13118
HALT operation received from [0][9][0] at cycle 13122
HALT operation received from [0][11][0] at cycle 13122
HALT operation received from [0][15][0] at cycle 13122
HALT operation received from [0][8][0] at cycle 13126
HALT operation received from [0][12][0] at cycle 13128
HALT operation received from [0][2][0] at cycle 13129
HALT operation received from [0][14][0] at cycle 13134
HALT operation received from [0][10][0] at cycle 13136
Simulation finished, cycleCount = 13137
 -------------------------------------------------------- 
Iteration = 113
Total cycles = 1504055
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 113);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13095
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][10][0] at cycle 13100
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13100
HALT operation received from [0][13][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][15][0] at cycle 13100
Simulation finished, cycleCount = 13101
 -------------------------------------------------------- 
Iteration = 114
Total cycles = 1517156
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 114);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13108
HALT operation received from [0][13][0] at cycle 13108
HALT operation received from [0][9][0] at cycle 13110
HALT operation received from [0][12][0] at cycle 13110
HALT operation received from [0][15][0] at cycle 13112
HALT operation received from [0][10][0] at cycle 13116
HALT operation received from [0][11][0] at cycle 13116
HALT operation received from [0][14][0] at cycle 13118
HALT operation received from [0][7][0] at cycle 13121
HALT operation received from [0][1][0] at cycle 13123
HALT operation received from [0][4][0] at cycle 13123
HALT operation received from [0][2][0] at cycle 13125
HALT operation received from [0][3][0] at cycle 13127
HALT operation received from [0][5][0] at cycle 13127
HALT operation received from [0][0][0] at cycle 13129
HALT operation received from [0][6][0] at cycle 13139
Simulation finished, cycleCount = 13140
 -------------------------------------------------------- 
Iteration = 115
Total cycles = 1530296
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 115);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][2][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13097
HALT operation received from [0][5][0] at cycle 13097
HALT operation received from [0][7][0] at cycle 13097
HALT operation received from [0][1][0] at cycle 13099
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][10][0] at cycle 13100
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13104
HALT operation received from [0][13][0] at cycle 13104
HALT operation received from [0][15][0] at cycle 13104
HALT operation received from [0][9][0] at cycle 13108
Simulation finished, cycleCount = 13109
 -------------------------------------------------------- 
Iteration = 116
Total cycles = 1543405
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 116);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 13104
HALT operation received from [0][3][0] at cycle 13105
HALT operation received from [0][11][0] at cycle 13108
HALT operation received from [0][2][0] at cycle 13109
HALT operation received from [0][7][0] at cycle 13111
HALT operation received from [0][10][0] at cycle 13114
HALT operation received from [0][4][0] at cycle 13115
HALT operation received from [0][12][0] at cycle 13118
HALT operation received from [0][5][0] at cycle 13119
HALT operation received from [0][13][0] at cycle 13120
HALT operation received from [0][14][0] at cycle 13120
HALT operation received from [0][6][0] at cycle 13121
HALT operation received from [0][0][0] at cycle 13149
HALT operation received from [0][8][0] at cycle 13160
HALT operation received from [0][9][0] at cycle 13234
HALT operation received from [0][1][0] at cycle 13245
Simulation finished, cycleCount = 13246
 -------------------------------------------------------- 
Iteration = 117
Total cycles = 1556651
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 117);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13097
HALT operation received from [0][3][0] at cycle 13097
HALT operation received from [0][5][0] at cycle 13097
HALT operation received from [0][6][0] at cycle 13099
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][13][0] at cycle 13100
HALT operation received from [0][4][0] at cycle 13101
HALT operation received from [0][8][0] at cycle 13102
HALT operation received from [0][12][0] at cycle 13102
HALT operation received from [0][14][0] at cycle 13102
HALT operation received from [0][2][0] at cycle 13103
HALT operation received from [0][10][0] at cycle 13106
HALT operation received from [0][7][0] at cycle 13107
HALT operation received from [0][15][0] at cycle 13108
HALT operation received from [0][1][0] at cycle 13209
HALT operation received from [0][9][0] at cycle 13210
Simulation finished, cycleCount = 13211
 -------------------------------------------------------- 
Iteration = 118
Total cycles = 1569862
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 118);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13111
HALT operation received from [0][3][0] at cycle 13111
HALT operation received from [0][1][0] at cycle 13113
HALT operation received from [0][2][0] at cycle 13113
HALT operation received from [0][7][0] at cycle 13129
HALT operation received from [0][9][0] at cycle 13136
HALT operation received from [0][11][0] at cycle 13138
HALT operation received from [0][8][0] at cycle 13140
HALT operation received from [0][10][0] at cycle 13140
HALT operation received from [0][15][0] at cycle 13158
HALT operation received from [0][5][0] at cycle 13205
HALT operation received from [0][4][0] at cycle 13207
HALT operation received from [0][12][0] at cycle 13216
HALT operation received from [0][13][0] at cycle 13232
HALT operation received from [0][6][0] at cycle 13291
HALT operation received from [0][14][0] at cycle 13312
Simulation finished, cycleCount = 13313
 -------------------------------------------------------- 
Iteration = 119
Total cycles = 1583175
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 119);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][2][0] at cycle 13115
HALT operation received from [0][1][0] at cycle 13119
HALT operation received from [0][3][0] at cycle 13127
HALT operation received from [0][0][0] at cycle 13151
HALT operation received from [0][4][0] at cycle 13151
HALT operation received from [0][9][0] at cycle 13160
HALT operation received from [0][10][0] at cycle 13168
HALT operation received from [0][11][0] at cycle 13170
HALT operation received from [0][7][0] at cycle 13183
HALT operation received from [0][8][0] at cycle 13190
HALT operation received from [0][15][0] at cycle 13198
HALT operation received from [0][12][0] at cycle 13208
HALT operation received from [0][5][0] at cycle 13293
HALT operation received from [0][6][0] at cycle 13297
HALT operation received from [0][14][0] at cycle 13330
HALT operation received from [0][13][0] at cycle 13336
Simulation finished, cycleCount = 13337
 -------------------------------------------------------- 
Iteration = 120
Total cycles = 1596512
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 120);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][0][0] at cycle 13097
HALT operation received from [0][2][0] at cycle 13099
HALT operation received from [0][7][0] at cycle 13099
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13100
HALT operation received from [0][13][0] at cycle 13100
HALT operation received from [0][3][0] at cycle 13101
HALT operation received from [0][8][0] at cycle 13102
HALT operation received from [0][10][0] at cycle 13104
HALT operation received from [0][15][0] at cycle 13106
HALT operation received from [0][6][0] at cycle 13107
HALT operation received from [0][11][0] at cycle 13112
HALT operation received from [0][14][0] at cycle 13126
Simulation finished, cycleCount = 13127
 -------------------------------------------------------- 
Iteration = 121
Total cycles = 1609639
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 121);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13095
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13095
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][11][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13100
HALT operation received from [0][13][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][15][0] at cycle 13100
HALT operation received from [0][2][0] at cycle 13121
HALT operation received from [0][10][0] at cycle 13124
Simulation finished, cycleCount = 13125
 -------------------------------------------------------- 
Iteration = 122
Total cycles = 1622764
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 122);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13097
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][1][0] at cycle 13103
HALT operation received from [0][3][0] at cycle 13103
HALT operation received from [0][9][0] at cycle 13104
HALT operation received from [0][11][0] at cycle 13104
HALT operation received from [0][2][0] at cycle 13113
HALT operation received from [0][4][0] at cycle 13123
HALT operation received from [0][12][0] at cycle 13124
HALT operation received from [0][10][0] at cycle 13126
HALT operation received from [0][14][0] at cycle 13134
HALT operation received from [0][6][0] at cycle 13141
HALT operation received from [0][13][0] at cycle 13190
HALT operation received from [0][15][0] at cycle 13206
HALT operation received from [0][7][0] at cycle 13207
HALT operation received from [0][5][0] at cycle 13215
Simulation finished, cycleCount = 13216
 -------------------------------------------------------- 
Iteration = 123
Total cycles = 1635980
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 123);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 13100
HALT operation received from [0][9][0] at cycle 13100
HALT operation received from [0][10][0] at cycle 13100
HALT operation received from [0][12][0] at cycle 13100
HALT operation received from [0][14][0] at cycle 13100
HALT operation received from [0][2][0] at cycle 13105
HALT operation received from [0][4][0] at cycle 13105
HALT operation received from [0][11][0] at cycle 13106
HALT operation received from [0][3][0] at cycle 13107
HALT operation received from [0][13][0] at cycle 13110
HALT operation received from [0][15][0] at cycle 13110
HALT operation received from [0][7][0] at cycle 13115
HALT operation received from [0][6][0] at cycle 13117
HALT operation received from [0][0][0] at cycle 13119
HALT operation received from [0][1][0] at cycle 13119
HALT operation received from [0][5][0] at cycle 13125
Simulation finished, cycleCount = 13126
 -------------------------------------------------------- 
Iteration = 124
Total cycles = 1649106
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 124);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][0][0] at cycle 13099
HALT operation received from [0][2][0] at cycle 13099
HALT operation received from [0][4][0] at cycle 13099
HALT operation received from [0][7][0] at cycle 13103
HALT operation received from [0][11][0] at cycle 13104
HALT operation received from [0][10][0] at cycle 13106
HALT operation received from [0][13][0] at cycle 13106
HALT operation received from [0][8][0] at cycle 13108
HALT operation received from [0][6][0] at cycle 13109
HALT operation received from [0][12][0] at cycle 13110
HALT operation received from [0][15][0] at cycle 13110
HALT operation received from [0][14][0] at cycle 13126
HALT operation received from [0][1][0] at cycle 13213
HALT operation received from [0][9][0] at cycle 13220
Simulation finished, cycleCount = 13221
 -------------------------------------------------------- 
Iteration = 125
Total cycles = 1662327
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 125);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13145
HALT operation received from [0][0][0] at cycle 13159
HALT operation received from [0][5][0] at cycle 13161
HALT operation received from [0][10][0] at cycle 13164
HALT operation received from [0][15][0] at cycle 13164
HALT operation received from [0][2][0] at cycle 13165
HALT operation received from [0][1][0] at cycle 13167
HALT operation received from [0][8][0] at cycle 13180
HALT operation received from [0][9][0] at cycle 13184
HALT operation received from [0][4][0] at cycle 13185
HALT operation received from [0][13][0] at cycle 13196
HALT operation received from [0][12][0] at cycle 13202
HALT operation received from [0][3][0] at cycle 13211
HALT operation received from [0][11][0] at cycle 13212
HALT operation received from [0][14][0] at cycle 13396
HALT operation received from [0][6][0] at cycle 13411
Simulation finished, cycleCount = 13412
 -------------------------------------------------------- 
Iteration = 126
Total cycles = 1675739
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 126);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][14][0] at cycle 13128
HALT operation received from [0][13][0] at cycle 13130
HALT operation received from [0][11][0] at cycle 13144
HALT operation received from [0][15][0] at cycle 13154
HALT operation received from [0][12][0] at cycle 13168
HALT operation received from [0][9][0] at cycle 13178
HALT operation received from [0][10][0] at cycle 13202
HALT operation received from [0][8][0] at cycle 13204
HALT operation received from [0][5][0] at cycle 13223
HALT operation received from [0][7][0] at cycle 13233
HALT operation received from [0][6][0] at cycle 13241
HALT operation received from [0][3][0] at cycle 13245
HALT operation received from [0][4][0] at cycle 13251
HALT operation received from [0][0][0] at cycle 13261
HALT operation received from [0][1][0] at cycle 13263
HALT operation received from [0][2][0] at cycle 13291
Simulation finished, cycleCount = 13292
 -------------------------------------------------------- 
Iteration = 127
Total cycles = 1689031
Device: 16 core 4w4a1m1ls1b
Compiling kernel: floydWarshallPass

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 128, Local work size = 16

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 64;
  int workgroupX = 8;
  int workgroupY = 8;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    floydWarshallPass(&BufferArg_0, &BufferArg_1, 128, 127);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 131192
Size of bss area : 
End of memory: 1049536
Second Pass Completed
Run Simulation with:
  binaries/final_floydWarshallPass.s.bin  
  binaries/final_floydWarshallPass.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13095
HALT operation received from [0][4][0] at cycle 13095
HALT operation received from [0][5][0] at cycle 13095
HALT operation received from [0][6][0] at cycle 13095
HALT operation received from [0][7][0] at cycle 13095
HALT operation received from [0][1][0] at cycle 13109
HALT operation received from [0][8][0] at cycle 13112
HALT operation received from [0][14][0] at cycle 13116
HALT operation received from [0][15][0] at cycle 13118
HALT operation received from [0][12][0] at cycle 13122
HALT operation received from [0][13][0] at cycle 13128
HALT operation received from [0][2][0] at cycle 13131
HALT operation received from [0][9][0] at cycle 13168
HALT operation received from [0][10][0] at cycle 13182
HALT operation received from [0][3][0] at cycle 13217
HALT operation received from [0][11][0] at cycle 13244
Simulation finished, cycleCount = 13245
 -------------------------------------------------------- 
Iteration = 128
Total cycles = 1702276

Output Path Distance Matrix
0 3 2 3 7 4 5 6 6 5 4 5 3 7 3 6 3 9 8 2 6 2 5 4 9 6 6 3 4 0 11 6 5 7 5 5 4 6 2 6 4 6 7 8 6 6 6 10 4 10 2 2 10 3 4 2 7 5 5 7 4 3 4 9 4 5 6 6 9 8 6 6 5 2 4 7 6 6 8 6 2 6 3 4 7 7 5 6 5 4 6 7 6 3 3 6 2 4 2 4 7 2 6 6 5 8 4 6 6 7 4 5 4 10 6 6 5 6 9 7 6 9 5 7 3 1 3 4 


Output Path Matrix
1051369208 50 125 125 125 125 125 99 125 125 125 50 29 99 125 125 125 125 125 125 107 125 125 124 125 125 50 50 124 3452816845 117 127 125 125 125 126 99 125 125 125 125 127 125 127 125 125 50 125 125 99 3452816845 125 125 125 125 125 125 65 125 127 29 125 125 125 125 50 125 125 125 125 50 50 125 125 99 125 125 125 125 107 125 125 125 93 125 125 3452816845 71 125 125 125 125 125 29 125 125 125 125 125 29 125 125 93 125 125 60 125 50 125 125 125 125 125 125 125 125 125 70 93 125 125 125 125 125 3452816845 3452816845 50 124 

CPU time 0.013
Passed!

