library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

library Counters;
	port(
		CLK, RESET : IN STD_LOGIC;
		MAX_TICK : OUT STD_LOGIC;
		Q : OUT STD_LOGIC_VECTOR(N-1 downto 0)
		);
use Counters.packageTest.all;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity test is
end test;

architecture Behavioral of test is

	counter: 

begin


end Behavioral;

