architecture                                  	circuit        	vpr_revision 	vpr_min_W_exit_status	vpr_crit_path_exit_status	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_frac_N10_frac_chain_depop50_mem32K_40nm.xml	ch_intrinsics.v	8c2a6d4-dirty	0                    	0                        	765                	895                  	378                 	256                   	8           	8            	26     	99    	130        	1           	0       	1935                 	58            	6078             	31                                    	0.747712 	0.238624  	1.81951                  	0.082384            	54976      	6044        	27612      
