
---------- Begin Simulation Statistics ----------
final_tick                                38391635000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160354                       # Simulator instruction rate (inst/s)
host_mem_usage                                4527228                       # Number of bytes of host memory used
host_op_rate                                   335834                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   121.97                       # Real time elapsed on the host
host_tick_rate                              314756572                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19558734                       # Number of instructions simulated
sim_ops                                      40962532                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038392                       # Number of seconds simulated
sim_ticks                                 38391635000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               91                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              285                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    285                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    9558734                       # Number of instructions committed
system.cpu0.committedOps                     19984990                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              8.032786                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5410396                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2352281                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        33349                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1424184                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          540                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       38209025                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.124490                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5087989                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          608                       # TLB misses on write requests
system.cpu0.numCycles                        76783261                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             651820      3.26%      3.26% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               15540115     77.76%     81.02% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2152      0.01%     81.03% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 153627      0.77%     81.80% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                23828      0.12%     81.92% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.92% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.93% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.93% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.93% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.93% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.93% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.93% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 23628      0.12%     82.05% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.05% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 82177      0.41%     82.46% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6438      0.03%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 90044      0.45%     82.94% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                84671      0.42%     83.37% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.37% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.37% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                5850      0.03%     83.39% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.39% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.39% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.39% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1560      0.01%     83.40% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.40% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.40% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             7849      0.04%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1810202      9.06%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1301175      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           148221      0.74%     99.75% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           49455      0.25%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                19984990                       # Class of committed instruction
system.cpu0.tickCycles                       38574236                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   91                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              286                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    286                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.678327                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5691865                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2460727                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35032                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493497                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          538                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       36265845                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.130237                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5353558                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          605                       # TLB misses on write requests
system.cpu1.numCycles                        76783270                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40517425                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       262091                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        525206                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2974000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1002                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5948066                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1002                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             222540                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        50827                       # Transaction distribution
system.membus.trans_dist::CleanEvict           211264                       # Transaction distribution
system.membus.trans_dist::ReadExReq             40575                       # Transaction distribution
system.membus.trans_dist::ReadExResp            40575                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222540                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       788321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       788321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 788321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20092288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     20092288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20092288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            263115                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  263115    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              263115                       # Request fanout histogram
system.membus.reqLayer4.occupancy           790272000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1418223750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4012736                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4012736                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4012736                       # number of overall hits
system.cpu0.icache.overall_hits::total        4012736                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1075094                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1075094                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1075094                       # number of overall misses
system.cpu0.icache.overall_misses::total      1075094                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  20110158500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  20110158500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  20110158500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  20110158500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5087830                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5087830                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5087830                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5087830                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.211307                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.211307                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.211307                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.211307                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 18705.488543                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18705.488543                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 18705.488543                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18705.488543                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1075077                       # number of writebacks
system.cpu0.icache.writebacks::total          1075077                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1075094                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1075094                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1075094                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1075094                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  19035065500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  19035065500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  19035065500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  19035065500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.211307                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.211307                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.211307                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.211307                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17705.489473                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17705.489473                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17705.489473                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17705.489473                       # average overall mshr miss latency
system.cpu0.icache.replacements               1075077                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4012736                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4012736                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1075094                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1075094                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  20110158500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  20110158500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5087830                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5087830                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.211307                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.211307                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 18705.488543                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18705.488543                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1075094                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1075094                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  19035065500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  19035065500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.211307                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.211307                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17705.489473                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17705.489473                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999644                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5087829                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1075093                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.732455                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999644                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         41777733                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        41777733                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3171355                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3171355                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3172290                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3172290                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       448003                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        448003                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       449122                       # number of overall misses
system.cpu0.dcache.overall_misses::total       449122                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  11822534500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11822534500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  11822534500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11822534500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3619358                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3619358                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3621412                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3621412                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.123780                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.123780                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.124018                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.124018                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26389.409223                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26389.409223                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26323.659273                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26323.659273                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       172234                       # number of writebacks
system.cpu0.dcache.writebacks::total           172234                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        75611                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        75611                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        75611                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        75611                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       372392                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       372392                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       373430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       373430                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   9235541500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9235541500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   9293749000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9293749000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.102889                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.102889                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.103117                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.103117                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 24800.590507                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24800.590507                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 24887.526444                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24887.526444                       # average overall mshr miss latency
system.cpu0.dcache.replacements                373414                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1980866                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1980866                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       286944                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       286944                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   7212841500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7212841500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2267810                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2267810                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.126529                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.126529                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25136.756649                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25136.756649                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12396                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12396                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       274548                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       274548                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6642272500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6642272500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.121063                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.121063                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24193.483471                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24193.483471                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1190489                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1190489                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       161059                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       161059                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4609693000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4609693000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1351548                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1351548                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.119166                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.119166                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28621.145046                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28621.145046                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63215                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63215                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        97844                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        97844                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2593269000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2593269000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.072394                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.072394                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26504.118801                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26504.118801                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          935                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          935                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1119                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1119                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.544791                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.544791                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     58207500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     58207500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 56076.589595                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 56076.589595                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999667                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3545720                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           373430                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.495006                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999667                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29344726                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29344726                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4214661                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4214661                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4214661                       # number of overall hits
system.cpu1.icache.overall_hits::total        4214661                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1138738                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1138738                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1138738                       # number of overall misses
system.cpu1.icache.overall_misses::total      1138738                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  19559301500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  19559301500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  19559301500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  19559301500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5353399                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5353399                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5353399                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5353399                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.212713                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.212713                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.212713                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.212713                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17176.296479                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17176.296479                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17176.296479                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17176.296479                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1138721                       # number of writebacks
system.cpu1.icache.writebacks::total          1138721                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1138738                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1138738                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1138738                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1138738                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  18420564500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  18420564500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  18420564500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  18420564500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.212713                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.212713                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.212713                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.212713                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16176.297357                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16176.297357                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16176.297357                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16176.297357                       # average overall mshr miss latency
system.cpu1.icache.replacements               1138721                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4214661                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4214661                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1138738                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1138738                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  19559301500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  19559301500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5353399                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5353399                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.212713                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.212713                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17176.296479                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17176.296479                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1138738                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1138738                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  18420564500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  18420564500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.212713                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.212713                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16176.297357                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16176.297357                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999628                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5353398                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1138737                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.701172                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999628                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43965929                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43965929                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3326683                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3326683                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3327628                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3327628                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       462471                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        462471                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       463580                       # number of overall misses
system.cpu1.dcache.overall_misses::total       463580                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  11552972999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11552972999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  11552972999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11552972999                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3789154                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3789154                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3791208                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3791208                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.122051                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.122051                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122278                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122278                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 24980.967453                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24980.967453                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 24921.206694                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24921.206694                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          322                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          161                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       186596                       # number of writebacks
system.cpu1.dcache.writebacks::total           186596                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        76705                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76705                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        76705                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76705                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385766                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385766                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386804                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386804                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   8952615500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8952615500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   9012947500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9012947500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101808                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101808                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102027                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102027                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 23207.373123                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23207.373123                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 23301.071085                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23301.071085                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386788                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2074388                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2074388                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297665                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297665                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6933759500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6933759500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2372053                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2372053                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 23293.835352                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23293.835352                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12987                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12987                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284678                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284678                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6343897500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6343897500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.120013                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.120013                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 22284.467012                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22284.467012                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1252295                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1252295                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164806                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164806                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4619213499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4619213499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116298                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116298                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28028.187681                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28028.187681                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        63718                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        63718                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       101088                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101088                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2608718000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2608718000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071334                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071334                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25806.406299                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25806.406299                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          945                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          945                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1109                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1109                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.539922                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.539922                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     60332000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     60332000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 58123.314066                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 58123.314066                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999651                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3714432                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386804                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.602879                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999651                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30716468                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30716468                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              994025                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              308719                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1079128                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              329079                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2710951                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             994025                       # number of overall hits
system.l2.overall_hits::.cpu0.data             308719                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1079128                       # number of overall hits
system.l2.overall_hits::.cpu1.data             329079                       # number of overall hits
system.l2.overall_hits::total                 2710951                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             81069                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             64711                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             59610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             57725                       # number of demand (read+write) misses
system.l2.demand_misses::total                 263115                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            81069                       # number of overall misses
system.l2.overall_misses::.cpu0.data            64711                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            59610                       # number of overall misses
system.l2.overall_misses::.cpu1.data            57725                       # number of overall misses
system.l2.overall_misses::total                263115                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6697342000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   5418056500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   5066047500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   4897177500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22078623500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6697342000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   5418056500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   5066047500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   4897177500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22078623500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1075094                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          373430                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1138738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386804                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2974066                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1075094                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         373430                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1138738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386804                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2974066                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.075406                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.173288                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.052347                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.149236                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088470                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.075406                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.173288                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.052347                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.149236                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088470                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82612.860650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83726.978412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84986.537494                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84836.336076                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83912.447029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82612.860650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83726.978412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84986.537494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84836.336076                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83912.447029                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               50827                       # number of writebacks
system.l2.writebacks::total                     50827                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        81069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        64711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        59610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        57725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            263115                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        81069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        64711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        59610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        57725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           263115                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5886652000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   4770946500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   4469947500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   4319927500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19447473500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5886652000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   4770946500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   4469947500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   4319927500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19447473500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.075406                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.173288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.052347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.149236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.088470                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.075406                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.173288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.052347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.149236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.088470                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72612.860650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73726.978412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74986.537494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74836.336076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73912.447029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72612.860650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73726.978412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74986.537494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74836.336076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73912.447029                       # average overall mshr miss latency
system.l2.replacements                         262467                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       358830                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           358830                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       358830                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       358830                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2213798                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2213798                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2213798                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2213798                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          626                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           626                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            77081                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            81336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                158417                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          20793                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19782                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               40575                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1607073500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1571151500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3178225000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        97874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       101118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            198992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.212447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.195633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.203903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77289.159813                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 79423.288848                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78329.636476                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        20793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19782                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          40575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1399143500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1373331500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2772475000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.212447                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.195633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.203903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67289.159813                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 69423.288848                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68329.636476                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        994025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1079128                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2073153                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        81069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        59610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           140679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6697342000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   5066047500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11763389500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1075094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1138738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2213832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.075406                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.052347                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.063545                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82612.860650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84986.537494                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83618.660212                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        81069                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        59610                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       140679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5886652000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   4469947500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10356599500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.075406                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.052347                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.063545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72612.860650                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74986.537494                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73618.660212                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       231638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       247743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            479381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        43918                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        37943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   3810983000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3326026000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7137009000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       275556                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285686                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        561242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.159380                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.132814                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.145857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86774.966984                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 87658.487732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87184.483454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        43918                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        37943                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   3371803000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2946596000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6318399000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.159380                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.132814                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.145857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76774.966984                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77658.487732                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77184.483454                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.411300                       # Cycle average of tags in use
system.l2.tags.total_refs                     5947440                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    263491                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.571701                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.479187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      267.852250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      241.561062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      273.631412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      234.887389                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.261574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.235899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.267218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.229382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999425                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47848019                       # Number of tag accesses
system.l2.tags.data_accesses                 47848019                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       5188416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       4141504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       3815040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       3694400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16839360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5188416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      3815040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9003456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3252928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3252928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          81069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          64711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          59610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          57725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              263115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        50827                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50827                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        135144440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        107875166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         99371647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         96229296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             438620548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    135144440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     99371647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        234516087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       84730124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84730124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       84730124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       135144440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       107875166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        99371647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        96229296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            523350673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     45394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     81069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     58200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     59610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     53285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000769475750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2758                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2758                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              556956                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42700                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      263115                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50827                       # Number of write requests accepted
system.mem_ctrls.readBursts                    263115                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50827                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10951                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5433                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3012                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3996612500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1260820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8724687500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15849.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34599.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   133621                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   36299                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                263115                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50827                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  202558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       127603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.219313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.119761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.844245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        74640     58.49%     58.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33793     26.48%     84.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9293      7.28%     92.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3073      2.41%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1789      1.40%     96.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1083      0.85%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          529      0.41%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          333      0.26%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3070      2.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       127603                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      91.398115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.902608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    113.127221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1735     62.91%     62.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          271      9.83%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          240      8.70%     81.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          213      7.72%     89.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          155      5.62%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           82      2.97%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           34      1.23%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           17      0.62%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            4      0.15%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            5      0.18%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2758                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.449964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.428590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.860320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2140     77.59%     77.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      1.52%     79.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              536     19.43%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      1.27%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2758                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16138496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  700864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2903616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16839360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3252928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       420.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    438.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38391431500                       # Total gap between requests
system.mem_ctrls.avgGap                     122288.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5188416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      3724800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      3815040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      3410240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2903616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 135144439.667651563883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 97021134.942546725273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 99371646.974659979343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88827683.426350563765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75631475.450316190720                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        81069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        64711                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        59610                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        57725                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        50827                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2554944750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2167990000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   2018330250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1983422500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 936602540250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31515.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33502.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33858.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34359.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18427263.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            411992280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            218960115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           814845360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          127665540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3030175200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15999608160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1269033600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21872280255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        569.714737                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3155447000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1281800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33954388000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            499164540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            265293270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           985605600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          109160640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3030175200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16509332940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        839791680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        22238523870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.254410                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2038563750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1281800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35071271250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2775072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       409657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2213798                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          613012                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           198992                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          198992                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2213832                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       561242                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3225264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1120274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3416196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1160396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8922130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    137610880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     34922496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    145757312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     36697600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              354988288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          262467                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3252928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3236533                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000310                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017592                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3235531     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1002      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3236533                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5546661000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         580706496                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1708828050                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         560743300                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1613725822                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  38391635000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
