$date
  Sat Dec 27 20:53:09 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_binary_counter $end
$var reg 1 ! clk $end
$var reg 4 " count[3:0] $end
$scope module uut $end
$var reg 1 # clk $end
$var reg 4 $ count[3:0] $end
$var reg 4 % cnt[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
b0000 "
0#
b0000 $
b0000 %
#10000000
1!
b0001 "
1#
b0001 $
b0001 %
#20000000
0!
0#
#30000000
1!
b0010 "
1#
b0010 $
b0010 %
#40000000
0!
0#
#50000000
1!
b0011 "
1#
b0011 $
b0011 %
#60000000
0!
0#
#70000000
1!
b0100 "
1#
b0100 $
b0100 %
#80000000
0!
0#
#90000000
1!
b0101 "
1#
b0101 $
b0101 %
#100000000
0!
0#
#110000000
1!
b0110 "
1#
b0110 $
b0110 %
#120000000
0!
0#
#130000000
1!
b0111 "
1#
b0111 $
b0111 %
#140000000
0!
0#
#150000000
1!
b1000 "
1#
b1000 $
b1000 %
#160000000
0!
0#
#170000000
1!
b1001 "
1#
b1001 $
b1001 %
#180000000
0!
0#
#190000000
1!
b1010 "
1#
b1010 $
b1010 %
#200000000
0!
0#
