{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458058571805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458058571808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 16:16:11 2016 " "Processing started: Tue Mar 15 16:16:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458058571808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058571808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058571808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1458058572244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synthesis/pll.v" "" { Text "D:/Repositorios/TEI-1516/pll/synthesis/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058581077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_video_pll_0 " "Found entity 1: pll_video_pll_0" {  } { { "pll/synthesis/submodules/pll_video_pll_0.v" "" { Text "D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058581078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/Repositorios/TEI-1516/pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058581079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_video_pll_0_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_video_pll_0_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_video_pll_0_video_pll " "Found entity 1: pll_video_pll_0_video_pll" {  } { { "pll/synthesis/submodules/pll_video_pll_0_video_pll.v" "" { Text "D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058581080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGACLK vgaclk vga.v(12) " "Verilog HDL Declaration information at vga.v(12): object \"VGACLK\" differs only in case from object \"vgaclk\" in the same scope" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458058581081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058581081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581081 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "video.v(54) " "Verilog HDL information at video.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1458058581082 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type video.v(256) " "Verilog HDL Declaration warning at video.v(256): \"type\" is SystemVerilog-2005 keyword" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 256 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1458058581082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video.v 1 1 " "Found 1 design units, including 1 entities, in source file video.v" { { "Info" "ISGN_ENTITY_NAME" "1 video " "Found entity 1: video" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058581082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458058581131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video video:video_module " "Elaborating entity \"video\" for hierarchy \"video:video_module\"" {  } { { "vga.v" "video_module" { Text "D:/Repositorios/TEI-1516/vga.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458058581133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hSpeed video.v(46) " "Verilog HDL or VHDL warning at video.v(46): object \"hSpeed\" assigned a value but never read" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458058581134 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(62) " "Verilog HDL assignment warning at video.v(62): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581135 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(63) " "Verilog HDL assignment warning at video.v(63): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581135 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(64) " "Verilog HDL assignment warning at video.v(64): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581136 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(65) " "Verilog HDL assignment warning at video.v(65): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581136 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(66) " "Verilog HDL assignment warning at video.v(66): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581136 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 video.v(70) " "Verilog HDL assignment warning at video.v(70): truncated value with size 4 to match size of target (3)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581136 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 3 video.v(77) " "Verilog HDL assignment warning at video.v(77): truncated value with size 11 to match size of target (3)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581136 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 3 video.v(78) " "Verilog HDL assignment warning at video.v(78): truncated value with size 11 to match size of target (3)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581136 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(114) " "Verilog HDL assignment warning at video.v(114): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581136 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(115) " "Verilog HDL assignment warning at video.v(115): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581136 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(178) " "Verilog HDL assignment warning at video.v(178): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581139 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(179) " "Verilog HDL assignment warning at video.v(179): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581139 "|vga|video:video_module"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "hit hit video.v(278) " "Verilog HDL warning at video.v(278): variable hit in static task or function hit may have unintended latch behavior" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 278 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1458058581140 "|vga|video:video_module"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "hit video.v(278) " "Verilog HDL Function Declaration warning at video.v(278): function \"hit\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 278 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1458058581140 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 video.v(181) " "Verilog HDL assignment warning at video.v(181): truncated value with size 32 to match size of target (3)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581140 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 video.v(182) " "Verilog HDL assignment warning at video.v(182): truncated value with size 32 to match size of target (3)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581141 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(201) " "Verilog HDL assignment warning at video.v(201): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581142 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(214) " "Verilog HDL assignment warning at video.v(214): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581142 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(219) " "Verilog HDL assignment warning at video.v(219): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581142 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(220) " "Verilog HDL assignment warning at video.v(220): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581142 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 video.v(223) " "Verilog HDL assignment warning at video.v(223): truncated value with size 32 to match size of target (7)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581143 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 video.v(224) " "Verilog HDL assignment warning at video.v(224): truncated value with size 32 to match size of target (7)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581143 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(225) " "Verilog HDL assignment warning at video.v(225): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581143 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(226) " "Verilog HDL assignment warning at video.v(226): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058581143 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "player1X video.v(54) " "Verilog HDL Always Construct warning at video.v(54): inferring latch(es) for variable \"player1X\", which holds its previous value in one or more paths through the always construct" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458058581145 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "player2X video.v(54) " "Verilog HDL Always Construct warning at video.v(54): inferring latch(es) for variable \"player2X\", which holds its previous value in one or more paths through the always construct" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458058581145 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 video.v(54) " "Verilog HDL Always Construct warning at video.v(54): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458058581145 "|vga|video:video_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 video.v(54) " "Verilog HDL Always Construct warning at video.v(54): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458058581145 "|vga|video:video_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit\[2..0\] 0 video.v(278) " "Net \"hit\[2..0\]\" at video.v(278) has no driver or initial value, using a default initial value '0'" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 278 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1458058581150 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] video.v(54) " "Inferred latch for \"HEX3\[0\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581155 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] video.v(54) " "Inferred latch for \"HEX3\[1\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581155 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] video.v(54) " "Inferred latch for \"HEX3\[2\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581155 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] video.v(54) " "Inferred latch for \"HEX3\[3\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581155 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] video.v(54) " "Inferred latch for \"HEX3\[4\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581155 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] video.v(54) " "Inferred latch for \"HEX3\[5\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581155 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] video.v(54) " "Inferred latch for \"HEX3\[6\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581155 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] video.v(54) " "Inferred latch for \"HEX2\[0\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581155 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] video.v(54) " "Inferred latch for \"HEX2\[1\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581155 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] video.v(54) " "Inferred latch for \"HEX2\[2\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581155 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] video.v(54) " "Inferred latch for \"HEX2\[3\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581155 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] video.v(54) " "Inferred latch for \"HEX2\[4\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581155 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] video.v(54) " "Inferred latch for \"HEX2\[5\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581155 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] video.v(54) " "Inferred latch for \"HEX2\[6\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581155 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2X\[0\] video.v(54) " "Inferred latch for \"player2X\[0\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581156 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2X\[1\] video.v(54) " "Inferred latch for \"player2X\[1\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581156 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2X\[2\] video.v(54) " "Inferred latch for \"player2X\[2\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581156 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2X\[3\] video.v(54) " "Inferred latch for \"player2X\[3\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581156 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2X\[4\] video.v(54) " "Inferred latch for \"player2X\[4\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581156 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2X\[5\] video.v(54) " "Inferred latch for \"player2X\[5\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581156 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2X\[6\] video.v(54) " "Inferred latch for \"player2X\[6\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581156 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2X\[7\] video.v(54) " "Inferred latch for \"player2X\[7\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581156 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2X\[8\] video.v(54) " "Inferred latch for \"player2X\[8\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581156 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2X\[9\] video.v(54) " "Inferred latch for \"player2X\[9\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581156 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2X\[10\] video.v(54) " "Inferred latch for \"player2X\[10\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581156 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1X\[0\] video.v(54) " "Inferred latch for \"player1X\[0\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581157 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1X\[1\] video.v(54) " "Inferred latch for \"player1X\[1\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581157 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1X\[2\] video.v(54) " "Inferred latch for \"player1X\[2\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581157 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1X\[3\] video.v(54) " "Inferred latch for \"player1X\[3\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581157 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1X\[4\] video.v(54) " "Inferred latch for \"player1X\[4\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581157 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1X\[5\] video.v(54) " "Inferred latch for \"player1X\[5\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581157 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1X\[6\] video.v(54) " "Inferred latch for \"player1X\[6\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581157 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1X\[7\] video.v(54) " "Inferred latch for \"player1X\[7\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581157 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1X\[8\] video.v(54) " "Inferred latch for \"player1X\[8\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581157 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1X\[9\] video.v(54) " "Inferred latch for \"player1X\[9\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581157 "|vga|video:video_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1X\[10\] video.v(54) " "Inferred latch for \"player1X\[10\]\" at video.v(54)" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581157 "|vga|video:video_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgaclk " "Elaborating entity \"pll\" for hierarchy \"pll:vgaclk\"" {  } { { "vga.v" "vgaclk" { Text "D:/Repositorios/TEI-1516/vga.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458058581189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_video_pll_0 pll:vgaclk\|pll_video_pll_0:video_pll_0 " "Elaborating entity \"pll_video_pll_0\" for hierarchy \"pll:vgaclk\|pll_video_pll_0:video_pll_0\"" {  } { { "pll/synthesis/pll.v" "video_pll_0" { Text "D:/Repositorios/TEI-1516/pll/synthesis/pll.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458058581189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_video_pll_0_video_pll pll:vgaclk\|pll_video_pll_0:video_pll_0\|pll_video_pll_0_video_pll:video_pll " "Elaborating entity \"pll_video_pll_0_video_pll\" for hierarchy \"pll:vgaclk\|pll_video_pll_0:video_pll_0\|pll_video_pll_0_video_pll:video_pll\"" {  } { { "pll/synthesis/submodules/pll_video_pll_0.v" "video_pll" { Text "D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458058581191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:vgaclk\|pll_video_pll_0:video_pll_0\|pll_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:vgaclk\|pll_video_pll_0:video_pll_0\|pll_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "pll/synthesis/submodules/pll_video_pll_0_video_pll.v" "altera_pll_i" { Text "D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458058581215 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1458058581219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:vgaclk\|pll_video_pll_0:video_pll_0\|pll_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:vgaclk\|pll_video_pll_0:video_pll_0\|pll_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "pll/synthesis/submodules/pll_video_pll_0_video_pll.v" "" { Text "D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458058581219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:vgaclk\|pll_video_pll_0:video_pll_0\|pll_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:vgaclk\|pll_video_pll_0:video_pll_0\|pll_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 65.000000 MHz " "Parameter \"output_clock_frequency1\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.333333 MHz " "Parameter \"output_clock_frequency2\" = \"33.333333 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581220 ""}  } { { "pll/synthesis/submodules/pll_video_pll_0_video_pll.v" "" { Text "D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458058581220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal pll:vgaclk\|pll_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"pll:vgaclk\|pll_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "pll/synthesis/submodules/pll_video_pll_0.v" "reset_from_locked" { Text "D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458058581222 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:vgaclk\|pll_video_pll_0:video_pll_0\|pll_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"pll:vgaclk\|pll_video_pll_0:video_pll_0\|pll_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "pll/synthesis/submodules/pll_video_pll_0_video_pll.v" "" { Text "D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0_video_pll.v" 91 0 0 } } { "pll/synthesis/submodules/pll_video_pll_0.v" "" { Text "D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0.v" 25 0 0 } } { "pll/synthesis/pll.v" "" { Text "D:/Repositorios/TEI-1516/pll/synthesis/pll.v" 18 0 0 } } { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058581331 "|vga|pll:vgaclk|pll_video_pll_0:video_pll_0|pll_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1458058581331 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1458058581331 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "video:video_module\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"video:video_module\|Mod0\"" {  } { { "video.v" "Mod0" { Text "D:/Repositorios/TEI-1516/video.v" 245 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058581826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "video:video_module\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"video:video_module\|Div1\"" {  } { { "video.v" "Div1" { Text "D:/Repositorios/TEI-1516/video.v" 291 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058581826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "video:video_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"video:video_module\|Div0\"" {  } { { "video.v" "Div0" { Text "D:/Repositorios/TEI-1516/video.v" 291 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058581826 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1458058581826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video:video_module\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"video:video_module\|lpm_divide:Mod0\"" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 245 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458058581861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video:video_module\|lpm_divide:Mod0 " "Instantiated megafunction \"video:video_module\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581861 ""}  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 245 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458058581861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "D:/Repositorios/TEI-1516/db/lpm_divide_j3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058581901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/Repositorios/TEI-1516/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058581908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "D:/Repositorios/TEI-1516/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058581919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video:video_module\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"video:video_module\|lpm_divide:Div1\"" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 291 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458058581935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video:video_module\|lpm_divide:Div1 " "Instantiated megafunction \"video:video_module\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458058581935 ""}  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 291 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458058581935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "D:/Repositorios/TEI-1516/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058581973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/Repositorios/TEI-1516/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058581981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058581981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Repositorios/TEI-1516/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058582016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058582016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "D:/Repositorios/TEI-1516/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058582031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058582031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/Repositorios/TEI-1516/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058582038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058582038 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1458058582374 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058582753 "|vga|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058582753 "|vga|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058582753 "|vga|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058582753 "|vga|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058582753 "|vga|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058582753 "|vga|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058582753 "|vga|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058582753 "|vga|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058582753 "|vga|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058582753 "|vga|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058582753 "|vga|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058582753 "|vga|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058582753 "|vga|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058582753 "|vga|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1458058582753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1458058582860 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1458058583380 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Repositorios/TEI-1516/output_files/vga.map.smsg " "Generated suppressed messages file D:/Repositorios/TEI-1516/output_files/vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058583437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1458058583704 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458058583704 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK pll:vgaclk\|pll_video_pll_0:video_pll_0\|pll_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance pll:vgaclk\|pll_video_pll_0:video_pll_0\|pll_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1458058583763 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1458058583763 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058583864 "|vga|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058583864 "|vga|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058583864 "|vga|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058583864 "|vga|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058583864 "|vga|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058583864 "|vga|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058583864 "|vga|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058583864 "|vga|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058583864 "|vga|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058583864 "|vga|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058583864 "|vga|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1458058583864 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1110 " "Implemented 1110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1458058583868 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1458058583868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1020 " "Implemented 1020 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1458058583868 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1458058583868 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1458058583868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1458058583868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "913 " "Peak virtual memory: 913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458058583898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 16:16:23 2016 " "Processing ended: Tue Mar 15 16:16:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458058583898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458058583898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458058583898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058583898 ""}
