// Seed: 4078637127
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri id_4,
    input tri1 id_5,
    output tri0 id_6,
    input supply1 id_7
);
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd4,
    parameter id_2  = 32'd39,
    parameter id_9  = 32'd11
) (
    input tri0 id_0,
    output uwire id_1,
    input tri0 _id_2,
    input wor id_3,
    output tri0 id_4,
    input uwire id_5,
    output tri1 id_6,
    input supply0 id_7
);
  logic [-1 : -1] _id_9;
  assign id_6 = id_2;
  wire _id_10;
  logic id_11;
  logic [-1 : $realtime] id_12;
  ;
  assign id_11 = id_11;
  parameter [id_9 : id_9  +  id_2  <<  -1] id_13 = 1;
  assign id_10 = id_11;
  assign id_11[1 : 1] = id_2;
  assign id_1 = -1;
  logic id_14;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7,
      id_3,
      id_4,
      id_3,
      id_6,
      id_5
  );
  wire [1 : id_10] id_15;
  wire id_16;
endmodule
