#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 19 21:18:19 2020
# Process ID: 10532
# Current directory: D:/s181703/IP_repo_20181703/managed_ip_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11276 D:\s181703\IP_repo_20181703\managed_ip_project\managed_ip_project.xpr
# Log file: D:/s181703/IP_repo_20181703/managed_ip_project/vivado.log
# Journal file: D:/s181703/IP_repo_20181703/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/s181703/IP_repo_20181703/managed_ip_project/managed_ip_project.xpr
create_peripheral xilinx.com user led_btn_ip 1.0 -dir D:/s181703/IP_repo_20181703/managed_ip_project/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:led_btn_ip:1.0]
set_property VALUE 8 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:led_btn_ip:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:led_btn_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:led_btn_ip:1.0]
set_property  ip_repo_paths  {D:/s181703/IP_repo_20181703/managed_ip_project/../ip_repo/led_btn_ip_1.0 D:/s181703/IP_repo_20181703/ip_repo/led_ip_1.0 D:/s181703/IP_repo_20181703/ip_repo/template_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name led_btn_ip_v1_0_project -directory D:/s181703/IP_repo_20181703/managed_ip_project/managed_ip_project.tmp/led_btn_ip_v1_0_project d:/s181703/IP_repo_20181703/ip_repo/led_btn_ip_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse D:/s181703/IP_repo_20181703/ip_repo/led_btn_ip_1.0/hdl/led_btn_ctrl.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
set_property taxonomy /s181703 [ipx::current_core]
set_property supported_families {kintex7 Pre-Production zynq Beta} [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipgui::add_param -name {LED_WIDTH} -component [ipx::current_core] -display_name {Led Width} -show_label {true} -show_range {true} -widget {}
ipgui::add_param -name {BTN_WIDTH} -component [ipx::current_core] -display_name {Btn Width} -show_label {true} -show_range {true} -widget {}
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/s181703/IP_repo_20181703/ip_repo/led_btn_ip_1.0
create_ip -name led_btn_ip -vendor xilinx.com -library user -version 1.0 -module_name led_btn_ip_0 -dir d:/s181703/IP_repo_20181703
generate_target {instantiation_template} [get_files d:/s181703/IP_repo_20181703/led_btn_ip_0/led_btn_ip_0.xci]
ipx::edit_ip_in_project -upgrade true -name led_btn_ip_v1_0_project -directory D:/s181703/IP_repo_20181703/managed_ip_project/managed_ip_project.tmp/led_btn_ip_v1_0_project d:/s181703/IP_repo_20181703/ip_repo/led_btn_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/s181703/IP_repo_20181703/ip_repo/led_btn_ip_1.0/hdl/led_btn_main_signals_behav.wcfg
add_files -fileset sim_1 -norecurse D:/s181703/IP_repo_20181703/ip_repo/led_btn_ip_1.0/hdl/led_btn_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
open_wave_config D:/s181703/IP_repo_20181703/ip_repo/led_btn_ip_1.0/hdl/led_btn_main_signals_behav.wcfg
source led_btn_tb.tcl
close_sim
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
close_project
create_project ZL04_IP2_181703_prj D:/s181703/ZL04_IP2_181703_prj -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
create_bd_design "ZL04_Blk_181703"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
set_property  ip_repo_paths  D:/s181703/IP_repo_20181703/ip_repo/led_btn_ip_1.0 [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_btn_ip:1.0 led_btn_ip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/led_btn_ip_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins led_btn_ip_0/S00_AXI]
regenerate_bd_layout
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins led_btn_ip_0/irq]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins led_btn_ip_0/led]
endgroup
set_property name led [get_bd_ports led_0]
startgroup
make_bd_pins_external  [get_bd_pins led_btn_ip_0/btn]
endgroup
set_property name btn [get_bd_ports btn_0]
regenerate_bd_layout
add_files -fileset constrs_1 -norecurse D:/s181703/ZL04_IP2_181703_src/Zybo-Z7-Master.xdc
validate_bd_design
make_wrapper -files [get_files D:/s181703/ZL04_IP2_181703_prj/ZL04_IP2_181703_prj.srcs/sources_1/bd/ZL04_Blk_181703/ZL04_Blk_181703.bd] -top
add_files -norecurse D:/s181703/ZL04_IP2_181703_prj/ZL04_IP2_181703_prj.srcs/sources_1/bd/ZL04_Blk_181703/hdl/ZL04_Blk_181703_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
file mkdir D:/s181703/ZL04_IP2_181703_prj/ZL04_IP2_181703_prj.sdk
file copy -force D:/s181703/ZL04_IP2_181703_prj/ZL04_IP2_181703_prj.runs/impl_1/ZL04_Blk_181703_wrapper.sysdef D:/s181703/ZL04_IP2_181703_prj/ZL04_IP2_181703_prj.sdk/ZL04_Blk_181703_wrapper.hdf

launch_sdk -workspace D:/s181703/ZL04_IP2_181703_prj/ZL04_IP2_181703_prj.sdk -hwspec D:/s181703/ZL04_IP2_181703_prj/ZL04_IP2_181703_prj.sdk/ZL04_Blk_181703_wrapper.hdf
launch_simulation
source ZL04_Blk_181703_wrapper.tcl
close_sim
