// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "01/13/2020 19:07:31"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Bloque (
	Vuelto,
	X2,
	X1,
	X0,
	X3,
	V0,
	V1,
	Y2,
	enable,
	Listo,
	Y1,
	Y0);
output 	Vuelto;
input 	X2;
input 	X1;
input 	X0;
input 	X3;
output 	V0;
output 	V1;
output 	Y2;
input 	enable;
input 	Listo;
output 	Y1;
output 	Y0;

// Design Ports Information
// Vuelto	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V0	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V1	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y2	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y1	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y0	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X2	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X1	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X0	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X3	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Listo	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \X1~input_o ;
wire \X0~input_o ;
wire \X3~input_o ;
wire \X2~input_o ;
wire \inst16|4~0_combout ;
wire \Listo~input_o ;
wire \enable~input_o ;
wire \inst20|16~0_combout ;
wire \inst20|24~0_combout ;
wire \inst20|25~0_combout ;


// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \Vuelto~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Vuelto),
	.obar());
// synopsys translate_off
defparam \Vuelto~output .bus_hold = "false";
defparam \Vuelto~output .open_drain_output = "false";
defparam \Vuelto~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N22
cyclonev_io_obuf \V0~output (
	.i(\inst16|4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V0),
	.obar());
// synopsys translate_off
defparam \V0~output .bus_hold = "false";
defparam \V0~output .open_drain_output = "false";
defparam \V0~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N62
cyclonev_io_obuf \V1~output (
	.i(!\X0~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V1),
	.obar());
// synopsys translate_off
defparam \V1~output .bus_hold = "false";
defparam \V1~output .open_drain_output = "false";
defparam \V1~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N56
cyclonev_io_obuf \Y2~output (
	.i(\inst20|16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Y2),
	.obar());
// synopsys translate_off
defparam \Y2~output .bus_hold = "false";
defparam \Y2~output .open_drain_output = "false";
defparam \Y2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \Y1~output (
	.i(!\inst20|24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Y1),
	.obar());
// synopsys translate_off
defparam \Y1~output .bus_hold = "false";
defparam \Y1~output .open_drain_output = "false";
defparam \Y1~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N45
cyclonev_io_obuf \Y0~output (
	.i(!\inst20|25~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Y0),
	.obar());
// synopsys translate_off
defparam \Y0~output .bus_hold = "false";
defparam \Y0~output .open_drain_output = "false";
defparam \Y0~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N21
cyclonev_io_ibuf \X1~input (
	.i(X1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\X1~input_o ));
// synopsys translate_off
defparam \X1~input .bus_hold = "false";
defparam \X1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N78
cyclonev_io_ibuf \X0~input (
	.i(X0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\X0~input_o ));
// synopsys translate_off
defparam \X0~input .bus_hold = "false";
defparam \X0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N4
cyclonev_io_ibuf \X3~input (
	.i(X3),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\X3~input_o ));
// synopsys translate_off
defparam \X3~input .bus_hold = "false";
defparam \X3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N55
cyclonev_io_ibuf \X2~input (
	.i(X2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\X2~input_o ));
// synopsys translate_off
defparam \X2~input .bus_hold = "false";
defparam \X2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N0
cyclonev_lcell_comb \inst16|4~0 (
// Equation(s):
// \inst16|4~0_combout  = ( \X2~input_o  ) # ( !\X2~input_o  & ( ((!\X3~input_o ) # (\X0~input_o )) # (\X1~input_o ) ) )

	.dataa(!\X1~input_o ),
	.datab(!\X0~input_o ),
	.datac(!\X3~input_o ),
	.datad(gnd),
	.datae(!\X2~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|4~0 .extended_lut = "off";
defparam \inst16|4~0 .lut_mask = 64'hF7F7FFFFF7F7FFFF;
defparam \inst16|4~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N38
cyclonev_io_ibuf \Listo~input (
	.i(Listo),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Listo~input_o ));
// synopsys translate_off
defparam \Listo~input .bus_hold = "false";
defparam \Listo~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N38
cyclonev_io_ibuf \enable~input (
	.i(enable),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\enable~input_o ));
// synopsys translate_off
defparam \enable~input .bus_hold = "false";
defparam \enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N39
cyclonev_lcell_comb \inst20|16~0 (
// Equation(s):
// \inst20|16~0_combout  = ( \X0~input_o  & ( !\enable~input_o  & ( !\Listo~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Listo~input_o ),
	.datad(gnd),
	.datae(!\X0~input_o ),
	.dataf(!\enable~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|16~0 .extended_lut = "off";
defparam \inst20|16~0 .lut_mask = 64'h0000F0F000000000;
defparam \inst20|16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N42
cyclonev_lcell_comb \inst20|24~0 (
// Equation(s):
// \inst20|24~0_combout  = ( \X0~input_o  & ( \enable~input_o  ) ) # ( !\X0~input_o  & ( \enable~input_o  ) ) # ( \X0~input_o  & ( !\enable~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\X0~input_o ),
	.dataf(!\enable~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|24~0 .extended_lut = "off";
defparam \inst20|24~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \inst20|24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y37_N48
cyclonev_lcell_comb \inst20|25~0 (
// Equation(s):
// \inst20|25~0_combout  = ( \X2~input_o  & ( \enable~input_o  ) ) # ( !\X2~input_o  & ( \enable~input_o  ) ) # ( \X2~input_o  & ( !\enable~input_o  & ( !\Listo~input_o  ) ) ) # ( !\X2~input_o  & ( !\enable~input_o  & ( !\Listo~input_o  $ (((!\X1~input_o  & 
// (\X3~input_o  & !\X0~input_o )))) ) ) )

	.dataa(!\X1~input_o ),
	.datab(!\Listo~input_o ),
	.datac(!\X3~input_o ),
	.datad(!\X0~input_o ),
	.datae(!\X2~input_o ),
	.dataf(!\enable~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|25~0 .extended_lut = "off";
defparam \inst20|25~0 .lut_mask = 64'hC6CCCCCCFFFFFFFF;
defparam \inst20|25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
