// Seed: 3008152410
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output logic id_2
);
  assign id_0 = id_1;
endmodule
