# TCL File Generated by Component Editor 21.1
# Sun Apr 03 16:54:10 KST 2022
# DO NOT MODIFY


# 
# SYNAPSE_UNIT "SYNAPSE_UNIT" v1.0
#  2022.04.03.16:54:10
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module SYNAPSE_UNIT
# 
set_module_property DESCRIPTION ""
set_module_property NAME SYNAPSE_UNIT
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME SYNAPSE_UNIT
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL Synapse_Unit
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file Synapse_Unit.vhd VHDL PATH submission/Synapse_Unit.vhd TOP_LEVEL_FILE
add_fileset_file properties_pack.vhd VHDL PATH submission/properties_pack.vhd
add_fileset_file fixed_float_types_c.vhdl VHDL PATH fixed_float/fixed_float_types_c.vhdl
add_fileset_file fixed_noresize.vhdl VHDL PATH fixed_float/fixed_noresize.vhdl
add_fileset_file fixed_pkg_c.vhdl VHDL PATH fixed_float/fixed_pkg_c.vhdl
add_fileset_file fixed_synth.vhdl VHDL PATH fixed_float/fixed_synth.vhdl


# 
# parameters
# 
add_parameter NUM_STDP_PRE_NEURONS INTEGER 4
set_parameter_property NUM_STDP_PRE_NEURONS DEFAULT_VALUE 4
set_parameter_property NUM_STDP_PRE_NEURONS DISPLAY_NAME NUM_STDP_PRE_NEURONS
set_parameter_property NUM_STDP_PRE_NEURONS TYPE INTEGER
set_parameter_property NUM_STDP_PRE_NEURONS UNITS None
set_parameter_property NUM_STDP_PRE_NEURONS HDL_PARAMETER true
add_parameter NUM_STDP_POST_NEURONS INTEGER 2
set_parameter_property NUM_STDP_POST_NEURONS DEFAULT_VALUE 2
set_parameter_property NUM_STDP_POST_NEURONS DISPLAY_NAME NUM_STDP_POST_NEURONS
set_parameter_property NUM_STDP_POST_NEURONS TYPE INTEGER
set_parameter_property NUM_STDP_POST_NEURONS UNITS None
set_parameter_property NUM_STDP_POST_NEURONS HDL_PARAMETER true
add_parameter WIDTH_STDP_ADDR_PRE INTEGER 2
set_parameter_property WIDTH_STDP_ADDR_PRE DEFAULT_VALUE 2
set_parameter_property WIDTH_STDP_ADDR_PRE DISPLAY_NAME WIDTH_STDP_ADDR_PRE
set_parameter_property WIDTH_STDP_ADDR_PRE TYPE INTEGER
set_parameter_property WIDTH_STDP_ADDR_PRE UNITS None
set_parameter_property WIDTH_STDP_ADDR_PRE HDL_PARAMETER true
add_parameter WIDTH_STDP_ADDR_POST INTEGER 1
set_parameter_property WIDTH_STDP_ADDR_POST DEFAULT_VALUE 1
set_parameter_property WIDTH_STDP_ADDR_POST DISPLAY_NAME WIDTH_STDP_ADDR_POST
set_parameter_property WIDTH_STDP_ADDR_POST TYPE INTEGER
set_parameter_property WIDTH_STDP_ADDR_POST UNITS None
set_parameter_property WIDTH_STDP_ADDR_POST HDL_PARAMETER true


# 
# display items
# 


# 
# connection point initsynapse
# 
add_interface initsynapse avalon end
set_interface_property initsynapse addressUnits WORDS
set_interface_property initsynapse associatedClock clock_sink
set_interface_property initsynapse associatedReset reset_sink
set_interface_property initsynapse bitsPerSymbol 8
set_interface_property initsynapse burstOnBurstBoundariesOnly false
set_interface_property initsynapse burstcountUnits WORDS
set_interface_property initsynapse explicitAddressSpan 0
set_interface_property initsynapse holdTime 0
set_interface_property initsynapse linewrapBursts false
set_interface_property initsynapse maximumPendingReadTransactions 0
set_interface_property initsynapse maximumPendingWriteTransactions 0
set_interface_property initsynapse readLatency 0
set_interface_property initsynapse readWaitTime 1
set_interface_property initsynapse setupTime 0
set_interface_property initsynapse timingUnits Cycles
set_interface_property initsynapse writeWaitTime 0
set_interface_property initsynapse ENABLED true
set_interface_property initsynapse EXPORT_OF ""
set_interface_property initsynapse PORT_NAME_MAP ""
set_interface_property initsynapse CMSIS_SVD_VARIABLES ""
set_interface_property initsynapse SVD_ADDRESS_GROUP ""

add_interface_port initsynapse avs_initSynapse_waitrequest waitrequest Output 1
add_interface_port initsynapse avs_initSynapse_write write Input 1
add_interface_port initsynapse avs_initSynapse_byteenable byteenable Input 4
add_interface_port initsynapse avs_initSynapse_writedata writedata Input 32
set_interface_assignment initsynapse embeddedsw.configuration.isFlash 0
set_interface_assignment initsynapse embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment initsynapse embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment initsynapse embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pullspike
# 
add_interface pullspike avalon end
set_interface_property pullspike addressUnits WORDS
set_interface_property pullspike associatedClock clock_sink
set_interface_property pullspike associatedReset reset_sink
set_interface_property pullspike bitsPerSymbol 8
set_interface_property pullspike burstOnBurstBoundariesOnly false
set_interface_property pullspike burstcountUnits WORDS
set_interface_property pullspike explicitAddressSpan 0
set_interface_property pullspike holdTime 0
set_interface_property pullspike linewrapBursts false
set_interface_property pullspike maximumPendingReadTransactions 0
set_interface_property pullspike maximumPendingWriteTransactions 0
set_interface_property pullspike readLatency 0
set_interface_property pullspike readWaitTime 1
set_interface_property pullspike setupTime 0
set_interface_property pullspike timingUnits Cycles
set_interface_property pullspike writeWaitTime 0
set_interface_property pullspike ENABLED true
set_interface_property pullspike EXPORT_OF ""
set_interface_property pullspike PORT_NAME_MAP ""
set_interface_property pullspike CMSIS_SVD_VARIABLES ""
set_interface_property pullspike SVD_ADDRESS_GROUP ""

add_interface_port pullspike avs_pullSpike_waitrequest waitrequest Output 1
add_interface_port pullspike avs_pullSpike_write write Input 1
add_interface_port pullspike avs_pullSpike_byteenable byteenable Input 4
add_interface_port pullspike avs_pullSpike_writedata writedata Input 32
set_interface_assignment pullspike embeddedsw.configuration.isFlash 0
set_interface_assignment pullspike embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pullspike embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pullspike embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pushsynapse
# 
add_interface pushsynapse avalon start
set_interface_property pushsynapse addressUnits SYMBOLS
set_interface_property pushsynapse associatedClock clock_sink
set_interface_property pushsynapse associatedReset reset_sink
set_interface_property pushsynapse bitsPerSymbol 8
set_interface_property pushsynapse burstOnBurstBoundariesOnly false
set_interface_property pushsynapse burstcountUnits WORDS
set_interface_property pushsynapse doStreamReads false
set_interface_property pushsynapse doStreamWrites false
set_interface_property pushsynapse holdTime 0
set_interface_property pushsynapse linewrapBursts false
set_interface_property pushsynapse maximumPendingReadTransactions 0
set_interface_property pushsynapse maximumPendingWriteTransactions 0
set_interface_property pushsynapse readLatency 0
set_interface_property pushsynapse readWaitTime 1
set_interface_property pushsynapse setupTime 0
set_interface_property pushsynapse timingUnits Cycles
set_interface_property pushsynapse writeWaitTime 0
set_interface_property pushsynapse ENABLED true
set_interface_property pushsynapse EXPORT_OF ""
set_interface_property pushsynapse PORT_NAME_MAP ""
set_interface_property pushsynapse CMSIS_SVD_VARIABLES ""
set_interface_property pushsynapse SVD_ADDRESS_GROUP ""

add_interface_port pushsynapse avm_pushSynapse_address address Output 32
add_interface_port pushsynapse avm_pushSynapse_waitrequest waitrequest Input 1
add_interface_port pushsynapse avm_pushSynapse_write write Output 1
add_interface_port pushsynapse avm_pushSynapse_writedata writedata Output 16


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clk_synapse_unit clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink rst_synapse_unit reset Input 1

