#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Dec 17 20:01:43 2017
# Process ID: 13086
# Current directory: /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/impl_1
# Command line: vivado -log Pico_Toplevel.vdi -applog -messageDb vivado.pb -mode batch -source Pico_Toplevel.tcl -notrace
# Log file: /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/impl_1/Pico_Toplevel.vdi
# Journal file: /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Pico_Toplevel.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/pcie3_ultrascale_0_synth_1/pcie3_ultrascale_0.dcp' for cell 'PicoFramework/core/pcie3_ultrascale_0_i'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'PicoFramework/app/PIO_EP/rem_seq_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp' for cell 'UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp' for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/gtwizard_ultrascale_0_synth_1/gtwizard_ultrascale_0.dcp' for cell 'hmc_top/hmc_phy/hmc_pmd/DUT'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/gtwizard_ultrascale_l3_0_synth_1/gtwizard_ultrascale_l3_0.dcp' for cell 'hmc_top_1/hmc_phy/hmc_pmd/DUT'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f'
INFO: [Project 1-454] Reading design checkpoint '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp' for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f'
INFO: [Netlist 29-17] Analyzing 406 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/synth/pcie3_ultrascale_0_gt.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/synth/pcie3_ultrascale_0_gt.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/PIO_EP/rem_seq_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/PIO_EP/rem_seq_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'hmc_top/hmc_phy/hmc_pmd/DUT/inst'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'hmc_top/hmc_phy/hmc_pmd/DUT/inst'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/gtwizard_ultrascale_l3_0/synth/gtwizard_ultrascale_l3_0.xdc] for cell 'hmc_top_1/hmc_phy/hmc_pmd/DUT/inst'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/gtwizard_ultrascale_l3_0/synth/gtwizard_ultrascale_l3_0.xdc] for cell 'hmc_top_1/hmc_phy/hmc_pmd/DUT/inst'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim.xdc] for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc]
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y36'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc:118]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y37'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc:119]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y38'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc:120]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc]
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
get_clocks: Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 2994.543 ; gain = 763.336 ; free physical = 26361 ; free virtual = 36277
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Timing 38-278] The instance 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
INFO: [Timing 38-2] Deriving generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:7]
WARNING: [Vivado 12-627] No clocks matched 'hmc_rx_clk'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:11]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_clock_groups constraint with option '-group [get_clocks hmc_rx_clk]'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_tx_inst/*gtwiz_userclk_tx_active_out_reg}'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:32]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-to [get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_tx_inst/*gtwiz_userclk_tx_active_out_reg}]'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:32]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_rx_inst/*gtwiz_userclk_rx_active_out_reg}'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:33]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-to [get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_rx_inst/*gtwiz_userclk_rx_active_out_reg}]'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:33]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc]
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/hmc_l3.xdc]
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/hmc_l3.xdc]
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510ku060_hmc.xdc]
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510ku060_hmc.xdc]
Sourcing Tcl File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/imports/new/clocks.xdc]
Finished Sourcing Tcl File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/imports/new/clocks.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/pcie3_ultrascale_0_synth_1/pcie3_ultrascale_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/coregen_fifo_32x128_synth_1/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/fifo_generator_1_synth_1/fifo_generator_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/gtwizard_ultrascale_0_synth_1/gtwizard_ultrascale_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/gtwizard_ultrascale_l3_0_synth_1/gtwizard_ultrascale_l3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/async_fifo144_prim_synth_1/async_fifo144_prim.dcp'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f/U0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f/U0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/ip/async_fifo144_prim/async_fifo144_prim/async_fifo144_prim_clocks.xdc] for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f/U0'
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 403 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUF => IBUF_ANALOG: 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 3 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 320 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 68 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

link_design: Time (s): cpu = 00:01:55 ; elapsed = 00:01:30 . Memory (MB): peak = 3494.816 ; gain = 2579.324 ; free physical = 25973 ; free virtual = 35786
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -657 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.852 ; gain = 64.031 ; free physical = 25971 ; free virtual = 35784
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
INFO: [Mig 66-107] No memory instances. Ignoring
Implement Debug Cores | Checksum: 143fa4376

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 53 inverter(s) to 4236 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b4126983

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3566.852 ; gain = 0.000 ; free physical = 25957 ; free virtual = 35770

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 199 cells.
Phase 2 Constant Propagation | Checksum: fd13000b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3566.852 ; gain = 0.000 ; free physical = 25955 ; free virtual = 35768

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 36998 unconnected nets.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 6379 unconnected cells.
Phase 3 Sweep | Checksum: 1a5b57d56

Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 3566.852 ; gain = 0.000 ; free physical = 25955 ; free virtual = 35768

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3566.852 ; gain = 0.000 ; free physical = 25955 ; free virtual = 35768
Ending Logic Optimization Task | Checksum: 1a5b57d56

Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 3566.852 ; gain = 0.000 ; free physical = 25955 ; free virtual = 35768

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 148 BRAM(s) out of a total of 251 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 21 WE to EN ports
Number of BRAM Ports augmented: 38 newly gated: 356 Total Ports: 502
Ending PowerOpt Patch Enables Task | Checksum: 1cbec8f72

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4414.730 ; gain = 0.000 ; free physical = 25205 ; free virtual = 35018
Ending Power Optimization Task | Checksum: 1cbec8f72

Time (s): cpu = 00:01:55 ; elapsed = 00:00:38 . Memory (MB): peak = 4414.730 ; gain = 847.879 ; free physical = 25205 ; free virtual = 35018
INFO: [Common 17-83] Releasing license: Implementation
166 Infos, 38 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:15 ; elapsed = 00:02:30 . Memory (MB): peak = 4414.730 ; gain = 919.914 ; free physical = 25205 ; free virtual = 35018
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4414.730 ; gain = 0.000 ; free physical = 25196 ; free virtual = 35019
write_checkpoint: Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 4414.730 ; gain = 0.000 ; free physical = 25172 ; free virtual = 35023
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/impl_1/Pico_Toplevel_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 4414.730 ; gain = 0.000 ; free physical = 25171 ; free virtual = 35022
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -657 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_0/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_0/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_1/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_1/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_3/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_3/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_4/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_4/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_5/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_5/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_6/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_6/startFunction_reg/Q
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net UserWrapper/UserModule/user_wrapper/UserModule_7/functionDone is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): UserWrapper/UserModule/user_wrapper/UserModule_7/startFunction_reg/Q
INFO: [DRC 23-20] Rule violation (PORTPROP-10) Incorrect IOStandard on MCAP reset - The PCI Express reset pin sys_reset_n is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 7 Warnings, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4414.730 ; gain = 0.000 ; free physical = 25171 ; free virtual = 35022
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4414.730 ; gain = 0.000 ; free physical = 25165 ; free virtual = 35016

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: a644e928

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 4414.730 ; gain = 0.000 ; free physical = 25165 ; free virtual = 35016
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: a644e928

Time (s): cpu = 00:01:58 ; elapsed = 00:00:59 . Memory (MB): peak = 4414.730 ; gain = 0.000 ; free physical = 25445 ; free virtual = 35297

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: a644e928

Time (s): cpu = 00:01:59 ; elapsed = 00:01:00 . Memory (MB): peak = 4414.730 ; gain = 0.000 ; free physical = 25445 ; free virtual = 35297

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 650e4471

Time (s): cpu = 00:01:59 ; elapsed = 00:01:00 . Memory (MB): peak = 4414.730 ; gain = 0.000 ; free physical = 25445 ; free virtual = 35297
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10bc49ee5

Time (s): cpu = 00:01:59 ; elapsed = 00:01:00 . Memory (MB): peak = 4414.730 ; gain = 0.000 ; free physical = 25445 ; free virtual = 35297

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 194cc26ac

Time (s): cpu = 00:02:06 ; elapsed = 00:01:07 . Memory (MB): peak = 4472.410 ; gain = 57.680 ; free physical = 25003 ; free virtual = 34854
Phase 1.2.1 Place Init Design | Checksum: 188c7de79

Time (s): cpu = 00:03:20 ; elapsed = 00:01:37 . Memory (MB): peak = 4908.113 ; gain = 493.383 ; free physical = 24567 ; free virtual = 34418
Phase 1.2 Build Placer Netlist Model | Checksum: 188c7de79

Time (s): cpu = 00:03:20 ; elapsed = 00:01:37 . Memory (MB): peak = 4908.113 ; gain = 493.383 ; free physical = 24567 ; free virtual = 34418

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 188c7de79

Time (s): cpu = 00:03:21 ; elapsed = 00:01:38 . Memory (MB): peak = 4908.113 ; gain = 493.383 ; free physical = 24567 ; free virtual = 34418
Phase 1.3 Constrain Clocks/Macros | Checksum: 188c7de79

Time (s): cpu = 00:03:21 ; elapsed = 00:01:39 . Memory (MB): peak = 4908.113 ; gain = 493.383 ; free physical = 24567 ; free virtual = 34418
Phase 1 Placer Initialization | Checksum: 188c7de79

Time (s): cpu = 00:03:22 ; elapsed = 00:01:39 . Memory (MB): peak = 4908.113 ; gain = 493.383 ; free physical = 24567 ; free virtual = 34418

Phase 2 Global Placement
CRITICAL WARNING: [Place 30-851] Cannot find an available clock routing track for clock net PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK in its partition defined by a rectangle from clock region X1Y0 to clock region X5Y3. A clock partition is a rectangular area covering all clock loads and the clock region for its clock root. It may cover the clock source as well. Each clock net needs to use the same routing track across all clock regions of its partition. In this case, other clock nets are already using resources in one or more clock regions of this partition.
This issue is most likely due to the requirement that two or more clock nets need to use global clocking resources in the same half clock region (top/bottom), but this failed due to existing constraints on at least one of these clock nets. Please remove or change the constraint such that both clocks are sourced from the same half clock region. List of clock nets invovled:
PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_CORECLK
PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_PCLK
PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK

Phase 2 Global Placement | Checksum: 12270267a

Time (s): cpu = 00:07:37 ; elapsed = 00:03:57 . Memory (MB): peak = 4996.156 ; gain = 581.426 ; free physical = 24622 ; free virtual = 34474

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12270267a

Time (s): cpu = 00:07:38 ; elapsed = 00:03:57 . Memory (MB): peak = 4996.156 ; gain = 581.426 ; free physical = 24622 ; free virtual = 34474

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e52c2c3e

Time (s): cpu = 00:08:31 ; elapsed = 00:04:17 . Memory (MB): peak = 4996.156 ; gain = 581.426 ; free physical = 24622 ; free virtual = 34474

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b5e938b7

Time (s): cpu = 00:08:36 ; elapsed = 00:04:18 . Memory (MB): peak = 4996.156 ; gain = 581.426 ; free physical = 24622 ; free virtual = 34474

Phase 3.4 updateClock Trees: DP

Phase 3.4.1 Update Clock Trees
Phase 3.4.1 Update Clock Trees | Checksum: b5e938b7

Time (s): cpu = 00:08:39 ; elapsed = 00:04:19 . Memory (MB): peak = 4996.156 ; gain = 581.426 ; free physical = 24622 ; free virtual = 34474
Phase 3.4 updateClock Trees: DP | Checksum: b5e938b7

Time (s): cpu = 00:08:39 ; elapsed = 00:04:20 . Memory (MB): peak = 4996.156 ; gain = 581.426 ; free physical = 24622 ; free virtual = 34474

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 135968891

Time (s): cpu = 00:09:02 ; elapsed = 00:04:25 . Memory (MB): peak = 4996.156 ; gain = 581.426 ; free physical = 24622 ; free virtual = 34474

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 135968891

Time (s): cpu = 00:09:04 ; elapsed = 00:04:26 . Memory (MB): peak = 4996.156 ; gain = 581.426 ; free physical = 24622 ; free virtual = 34474

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1100f697d

Time (s): cpu = 00:09:08 ; elapsed = 00:04:27 . Memory (MB): peak = 4996.156 ; gain = 581.426 ; free physical = 24622 ; free virtual = 34474

Phase 3.8 Small Shape Detail Placement

Phase 3.8.1 Commit Small Macros and Core Logic

Phase 3.8.1.1 Small Shape HALF_LEGAL_FULL_SLICE iteration

Phase 3.8.1.1.1 Commit Slice Clusters
Phase 3.8.1.1.1 Commit Slice Clusters | Checksum: 9157919f

Time (s): cpu = 00:11:50 ; elapsed = 00:05:26 . Memory (MB): peak = 5254.250 ; gain = 839.520 ; free physical = 24204 ; free virtual = 34056
Phase 3.8.1.1 Small Shape HALF_LEGAL_FULL_SLICE iteration | Checksum: 9157919f

Time (s): cpu = 00:11:51 ; elapsed = 00:05:27 . Memory (MB): peak = 5254.250 ; gain = 839.520 ; free physical = 24204 ; free virtual = 34056
Phase 3.8.1 Commit Small Macros and Core Logic | Checksum: 9157919f

Time (s): cpu = 00:11:52 ; elapsed = 00:05:29 . Memory (MB): peak = 5254.250 ; gain = 839.520 ; free physical = 24204 ; free virtual = 34056

Phase 3.8.2 Clock Restriction Legalization for Leaf Columns
Phase 3.8.2 Clock Restriction Legalization for Leaf Columns | Checksum: 9157919f

Time (s): cpu = 00:11:55 ; elapsed = 00:05:31 . Memory (MB): peak = 5254.250 ; gain = 839.520 ; free physical = 24203 ; free virtual = 34055
Phase 3.8 Small Shape Detail Placement | Checksum: 9157919f

Time (s): cpu = 00:11:57 ; elapsed = 00:05:32 . Memory (MB): peak = 5254.250 ; gain = 839.520 ; free physical = 24203 ; free virtual = 34055

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 13a868920

Time (s): cpu = 00:12:04 ; elapsed = 00:05:39 . Memory (MB): peak = 5254.250 ; gain = 839.520 ; free physical = 24203 ; free virtual = 34055
Phase 3 Detail Placement | Checksum: 13a868920

Time (s): cpu = 00:12:05 ; elapsed = 00:05:41 . Memory (MB): peak = 5254.250 ; gain = 839.520 ; free physical = 24204 ; free virtual = 34055

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1bb706c21

Time (s): cpu = 00:14:22 ; elapsed = 00:06:23 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24169 ; free virtual = 34021

Phase 4.1.2 updateClock Trees: PCOPT

Phase 4.1.2.1 Update Clock Trees
Phase 4.1.2.1 Update Clock Trees | Checksum: 1bb706c21

Time (s): cpu = 00:14:24 ; elapsed = 00:06:25 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24169 ; free virtual = 34021
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1bb706c21

Time (s): cpu = 00:14:25 ; elapsed = 00:06:27 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24169 ; free virtual = 34021

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1bb706c21

Time (s): cpu = 00:14:27 ; elapsed = 00:06:28 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24169 ; free virtual = 34021

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 212d0839f

Time (s): cpu = 00:14:28 ; elapsed = 00:06:30 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24169 ; free virtual = 34021
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 212d0839f

Time (s): cpu = 00:14:30 ; elapsed = 00:06:31 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24169 ; free virtual = 34021
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 212d0839f

Time (s): cpu = 00:14:31 ; elapsed = 00:06:32 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24169 ; free virtual = 34020

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 1446de333

Time (s): cpu = 00:14:52 ; elapsed = 00:06:45 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24168 ; free virtual = 34020
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.248. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1446de333

Time (s): cpu = 00:14:53 ; elapsed = 00:06:46 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24168 ; free virtual = 34020
Phase 4.1.3 Post Placement Optimization | Checksum: 1446de333

Time (s): cpu = 00:14:54 ; elapsed = 00:06:48 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24168 ; free virtual = 34020
Phase 4.1 Post Commit Optimization | Checksum: 1446de333

Time (s): cpu = 00:14:56 ; elapsed = 00:06:49 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24168 ; free virtual = 34020

Phase 4.2 Sweep Clock Roots: Post-Placement

Phase 4.2.1 Move Clock Roots
Phase 4.2.1 Move Clock Roots | Checksum: 1446de333

Time (s): cpu = 00:14:57 ; elapsed = 00:06:50 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24168 ; free virtual = 34020
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1446de333

Time (s): cpu = 00:14:59 ; elapsed = 00:06:52 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24168 ; free virtual = 34020

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1446de333

Time (s): cpu = 00:15:00 ; elapsed = 00:06:53 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24168 ; free virtual = 34019

Phase 4.4 Deposit Clock Routing
Phase 4.4 Deposit Clock Routing | Checksum: 1446de333

Time (s): cpu = 00:15:06 ; elapsed = 00:07:00 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24167 ; free virtual = 34019

Phase 4.5 Placer Reporting

Phase 4.5.1 Restore STA
Phase 4.5.1 Restore STA | Checksum: 1446de333

Time (s): cpu = 00:15:08 ; elapsed = 00:07:01 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24167 ; free virtual = 34019
Phase 4.5 Placer Reporting | Checksum: 1446de333

Time (s): cpu = 00:15:09 ; elapsed = 00:07:03 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24167 ; free virtual = 34019

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1336ea5be

Time (s): cpu = 00:15:11 ; elapsed = 00:07:04 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24167 ; free virtual = 34019
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1336ea5be

Time (s): cpu = 00:15:12 ; elapsed = 00:07:05 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24167 ; free virtual = 34019
Ending Placer Task | Checksum: 1083aad45

Time (s): cpu = 00:15:12 ; elapsed = 00:07:05 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24167 ; free virtual = 34019
INFO: [Common 17-83] Releasing license: Implementation
204 Infos, 45 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:15:31 ; elapsed = 00:08:08 . Memory (MB): peak = 5274.246 ; gain = 859.516 ; free physical = 24166 ; free virtual = 34018
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 5306.262 ; gain = 0.000 ; free physical = 23865 ; free virtual = 34011
write_checkpoint: Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 5306.266 ; gain = 32.020 ; free physical = 24101 ; free virtual = 34016
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.30 . Memory (MB): peak = 5306.266 ; gain = 0.000 ; free physical = 24100 ; free virtual = 34015
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5306.266 ; gain = 0.000 ; free physical = 24100 ; free virtual = 34015
report_control_sets: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.63 . Memory (MB): peak = 5306.266 ; gain = 0.000 ; free physical = 24099 ; free virtual = 34015
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -657 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC 23-20] Rule violation (PORTPROP-10) Incorrect IOStandard on MCAP reset - The PCI Express reset pin sys_reset_n is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8d11eff9 ConstDB: 0 ShapeSum: 7b28bd4c RouteDB: 9d123cfa

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c8873ab9

Time (s): cpu = 00:02:55 ; elapsed = 00:00:30 . Memory (MB): peak = 5338.277 ; gain = 0.000 ; free physical = 24093 ; free virtual = 34009

Phase 2 Router Initialization

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 193647e11

Time (s): cpu = 00:02:59 ; elapsed = 00:00:35 . Memory (MB): peak = 5338.277 ; gain = 0.000 ; free physical = 24085 ; free virtual = 34001

Phase 2.2 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.2 Global Clock Net Routing | Checksum: 98c384d6

Time (s): cpu = 00:03:08 ; elapsed = 00:00:42 . Memory (MB): peak = 5338.277 ; gain = 0.000 ; free physical = 24067 ; free virtual = 33984

Phase 2.3 Update Timing
