Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Mon Feb 23 00:53:42 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_10_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 3.949ns (83.612%)  route 0.774ns (16.388%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_MULTIPLIER.U<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_M_DATA.U_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[16])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product__0/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product__0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.226     3.165    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product__0_n_89
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     3.413 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.420    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product_inferred__1/i__carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     3.506 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product_inferred__1/i__carry__0/O[2]
                         net (fo=1, unplaced)         0.214     3.720    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product__1[43]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.758 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949[19]_i_13__13/O
                         net (fo=1, unplaced)         0.031     3.789    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949[19]_i_13__13_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.209     3.998 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949_reg[19]_i_2__13/CO[7]
                         net (fo=1, unplaced)         0.007     4.005    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949_reg[19]_i_2__13_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     4.091 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949_reg[27]_i_2__13/O[2]
                         net (fo=2, unplaced)         0.214     4.305    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/sext_ln525_168_fu_539_p1[48]
                         LUT2 (Prop_LUT2_I0_O)        0.040     4.345 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949[27]_i_10__13/O
                         net (fo=1, unplaced)         0.021     4.366    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949[27]_i_10__13_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     4.614 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949_reg[27]_i_1__13/CO[7]
                         net (fo=1, unplaced)         0.007     4.621    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949_reg[27]_i_1__13_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     4.767 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949_reg[35]_i_1__13/O[7]
                         net (fo=1, unplaced)         0.031     4.798    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45_n_26
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_10_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/out_reg_949_reg[35]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDRE (Setup_FDRE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_10_U0/out_reg_949_reg[35]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_11_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 3.949ns (83.612%)  route 0.774ns (16.388%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product/DSP_MULTIPLIER.U<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product/DSP_M_DATA.U_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[16])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product__0/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product__0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.226     3.165    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product__0_n_89
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     3.413 r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.420    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product_inferred__1/i__carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     3.506 r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product_inferred__1/i__carry__0/O[2]
                         net (fo=1, unplaced)         0.214     3.720    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/tmp_product__1[43]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.758 r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/out_reg_949[19]_i_13__12/O
                         net (fo=1, unplaced)         0.031     3.789    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/out_reg_949[19]_i_13__12_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.209     3.998 r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/out_reg_949_reg[19]_i_2__12/CO[7]
                         net (fo=1, unplaced)         0.007     4.005    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/out_reg_949_reg[19]_i_2__12_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     4.091 r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/out_reg_949_reg[27]_i_2__12/O[2]
                         net (fo=2, unplaced)         0.214     4.305    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/sext_ln525_162_fu_539_p1[48]
                         LUT2 (Prop_LUT2_I0_O)        0.040     4.345 r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/out_reg_949[27]_i_10__12/O
                         net (fo=1, unplaced)         0.021     4.366    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/out_reg_949[27]_i_10__12_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     4.614 r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/out_reg_949_reg[27]_i_1__12/CO[7]
                         net (fo=1, unplaced)         0.007     4.621    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/out_reg_949_reg[27]_i_1__12_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     4.767 r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49/out_reg_949_reg[35]_i_1__12/O[7]
                         net (fo=1, unplaced)         0.031     4.798    bd_0_i/hls_inst/inst/stencil_stage_11_U0/mul_39s_24ns_63_1_1_U49_n_26
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_11_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_11_U0/out_reg_949_reg[35]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDRE (Setup_FDRE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_11_U0/out_reg_949_reg[35]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_12_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 3.949ns (83.612%)  route 0.774ns (16.388%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product/DSP_MULTIPLIER.U<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product/DSP_M_DATA.U_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[16])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product__0/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product__0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.226     3.165    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product__0_n_89
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     3.413 r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.420    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product_inferred__1/i__carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     3.506 r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product_inferred__1/i__carry__0/O[2]
                         net (fo=1, unplaced)         0.214     3.720    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/tmp_product__1[43]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.758 r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/out_reg_949[19]_i_13__11/O
                         net (fo=1, unplaced)         0.031     3.789    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/out_reg_949[19]_i_13__11_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.209     3.998 r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/out_reg_949_reg[19]_i_2__11/CO[7]
                         net (fo=1, unplaced)         0.007     4.005    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/out_reg_949_reg[19]_i_2__11_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     4.091 r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/out_reg_949_reg[27]_i_2__11/O[2]
                         net (fo=2, unplaced)         0.214     4.305    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/sext_ln525_156_fu_539_p1[48]
                         LUT2 (Prop_LUT2_I0_O)        0.040     4.345 r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/out_reg_949[27]_i_10__11/O
                         net (fo=1, unplaced)         0.021     4.366    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/out_reg_949[27]_i_10__11_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     4.614 r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/out_reg_949_reg[27]_i_1__11/CO[7]
                         net (fo=1, unplaced)         0.007     4.621    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/out_reg_949_reg[27]_i_1__11_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     4.767 r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53/out_reg_949_reg[35]_i_1__11/O[7]
                         net (fo=1, unplaced)         0.031     4.798    bd_0_i/hls_inst/inst/stencil_stage_12_U0/mul_39s_24ns_63_1_1_U53_n_26
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_12_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_12_U0/out_reg_949_reg[35]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDRE (Setup_FDRE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_12_U0/out_reg_949_reg[35]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_13_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 3.949ns (83.612%)  route 0.774ns (16.388%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product/DSP_MULTIPLIER.U<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product/DSP_M_DATA.U_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[16])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product__0/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product__0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.226     3.165    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product__0_n_89
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     3.413 r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.420    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product_inferred__1/i__carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     3.506 r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product_inferred__1/i__carry__0/O[2]
                         net (fo=1, unplaced)         0.214     3.720    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/tmp_product__1[43]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.758 r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/out_reg_949[19]_i_13__10/O
                         net (fo=1, unplaced)         0.031     3.789    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/out_reg_949[19]_i_13__10_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.209     3.998 r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/out_reg_949_reg[19]_i_2__10/CO[7]
                         net (fo=1, unplaced)         0.007     4.005    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/out_reg_949_reg[19]_i_2__10_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     4.091 r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/out_reg_949_reg[27]_i_2__10/O[2]
                         net (fo=2, unplaced)         0.214     4.305    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/sext_ln525_150_fu_539_p1[48]
                         LUT2 (Prop_LUT2_I0_O)        0.040     4.345 r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/out_reg_949[27]_i_10__10/O
                         net (fo=1, unplaced)         0.021     4.366    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/out_reg_949[27]_i_10__10_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     4.614 r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/out_reg_949_reg[27]_i_1__10/CO[7]
                         net (fo=1, unplaced)         0.007     4.621    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/out_reg_949_reg[27]_i_1__10_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     4.767 r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57/out_reg_949_reg[35]_i_1__10/O[7]
                         net (fo=1, unplaced)         0.031     4.798    bd_0_i/hls_inst/inst/stencil_stage_13_U0/mul_39s_24ns_63_1_1_U57_n_26
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_13_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_13_U0/out_reg_949_reg[35]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDRE (Setup_FDRE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_13_U0/out_reg_949_reg[35]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_14_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 3.949ns (83.612%)  route 0.774ns (16.388%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product/DSP_MULTIPLIER.U<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product/DSP_M_DATA.U_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[16])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product__0/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product__0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.226     3.165    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product__0_n_89
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     3.413 r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.420    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product_inferred__1/i__carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     3.506 r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product_inferred__1/i__carry__0/O[2]
                         net (fo=1, unplaced)         0.214     3.720    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/tmp_product__1[43]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.758 r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/out_reg_949[19]_i_13__8/O
                         net (fo=1, unplaced)         0.031     3.789    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/out_reg_949[19]_i_13__8_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.209     3.998 r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/out_reg_949_reg[19]_i_2__8/CO[7]
                         net (fo=1, unplaced)         0.007     4.005    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/out_reg_949_reg[19]_i_2__8_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     4.091 r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/out_reg_949_reg[27]_i_2__8/O[2]
                         net (fo=2, unplaced)         0.214     4.305    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/sext_ln525_144_fu_539_p1[48]
                         LUT2 (Prop_LUT2_I0_O)        0.040     4.345 r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/out_reg_949[27]_i_10__8/O
                         net (fo=1, unplaced)         0.021     4.366    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/out_reg_949[27]_i_10__8_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     4.614 r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/out_reg_949_reg[27]_i_1__8/CO[7]
                         net (fo=1, unplaced)         0.007     4.621    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/out_reg_949_reg[27]_i_1__8_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     4.767 r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61/out_reg_949_reg[35]_i_1__8/O[7]
                         net (fo=1, unplaced)         0.031     4.798    bd_0_i/hls_inst/inst/stencil_stage_14_U0/mul_39s_24ns_63_1_1_U61_n_26
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_14_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_14_U0/out_reg_949_reg[35]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDRE (Setup_FDRE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_14_U0/out_reg_949_reg[35]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_15_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 3.949ns (83.612%)  route 0.774ns (16.388%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product/DSP_MULTIPLIER.U<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product/DSP_M_DATA.U_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[16])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product__0/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product__0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.226     3.165    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product__0_n_89
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     3.413 r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.420    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product_inferred__1/i__carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     3.506 r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product_inferred__1/i__carry__0/O[2]
                         net (fo=1, unplaced)         0.214     3.720    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/tmp_product__1[43]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.758 r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/out_reg_949[19]_i_13__7/O
                         net (fo=1, unplaced)         0.031     3.789    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/out_reg_949[19]_i_13__7_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.209     3.998 r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/out_reg_949_reg[19]_i_2__7/CO[7]
                         net (fo=1, unplaced)         0.007     4.005    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/out_reg_949_reg[19]_i_2__7_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     4.091 r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/out_reg_949_reg[27]_i_2__7/O[2]
                         net (fo=2, unplaced)         0.214     4.305    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/sext_ln525_138_fu_539_p1[48]
                         LUT2 (Prop_LUT2_I0_O)        0.040     4.345 r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/out_reg_949[27]_i_10__7/O
                         net (fo=1, unplaced)         0.021     4.366    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/out_reg_949[27]_i_10__7_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     4.614 r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/out_reg_949_reg[27]_i_1__7/CO[7]
                         net (fo=1, unplaced)         0.007     4.621    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/out_reg_949_reg[27]_i_1__7_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     4.767 r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65/out_reg_949_reg[35]_i_1__7/O[7]
                         net (fo=1, unplaced)         0.031     4.798    bd_0_i/hls_inst/inst/stencil_stage_15_U0/mul_39s_24ns_63_1_1_U65_n_26
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_15_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_15_U0/out_reg_949_reg[35]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDRE (Setup_FDRE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_15_U0/out_reg_949_reg[35]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_16_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 3.949ns (83.612%)  route 0.774ns (16.388%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product/DSP_MULTIPLIER.U<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product/DSP_M_DATA.U_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[16])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product__0/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product__0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.226     3.165    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product__0_n_89
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     3.413 r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.420    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product_inferred__1/i__carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     3.506 r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product_inferred__1/i__carry__0/O[2]
                         net (fo=1, unplaced)         0.214     3.720    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/tmp_product__1[43]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.758 r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/out_reg_949[19]_i_13__6/O
                         net (fo=1, unplaced)         0.031     3.789    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/out_reg_949[19]_i_13__6_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.209     3.998 r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/out_reg_949_reg[19]_i_2__6/CO[7]
                         net (fo=1, unplaced)         0.007     4.005    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/out_reg_949_reg[19]_i_2__6_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     4.091 r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/out_reg_949_reg[27]_i_2__6/O[2]
                         net (fo=2, unplaced)         0.214     4.305    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/sext_ln525_132_fu_539_p1[48]
                         LUT2 (Prop_LUT2_I0_O)        0.040     4.345 r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/out_reg_949[27]_i_10__6/O
                         net (fo=1, unplaced)         0.021     4.366    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/out_reg_949[27]_i_10__6_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     4.614 r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/out_reg_949_reg[27]_i_1__6/CO[7]
                         net (fo=1, unplaced)         0.007     4.621    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/out_reg_949_reg[27]_i_1__6_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     4.767 r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69/out_reg_949_reg[35]_i_1__6/O[7]
                         net (fo=1, unplaced)         0.031     4.798    bd_0_i/hls_inst/inst/stencil_stage_16_U0/mul_39s_24ns_63_1_1_U69_n_26
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_16_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_16_U0/out_reg_949_reg[35]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDRE (Setup_FDRE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_16_U0/out_reg_949_reg[35]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_17_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 3.949ns (83.612%)  route 0.774ns (16.388%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product/DSP_MULTIPLIER.U<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product/DSP_M_DATA.U_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[16])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product__0/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product__0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.226     3.165    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product__0_n_89
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     3.413 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.420    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product_inferred__1/i__carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     3.506 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product_inferred__1/i__carry__0/O[2]
                         net (fo=1, unplaced)         0.214     3.720    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/tmp_product__1[43]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.758 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/out_reg_949[19]_i_13__5/O
                         net (fo=1, unplaced)         0.031     3.789    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/out_reg_949[19]_i_13__5_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.209     3.998 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/out_reg_949_reg[19]_i_2__5/CO[7]
                         net (fo=1, unplaced)         0.007     4.005    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/out_reg_949_reg[19]_i_2__5_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     4.091 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/out_reg_949_reg[27]_i_2__5/O[2]
                         net (fo=2, unplaced)         0.214     4.305    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/sext_ln525_126_fu_539_p1[48]
                         LUT2 (Prop_LUT2_I0_O)        0.040     4.345 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/out_reg_949[27]_i_10__5/O
                         net (fo=1, unplaced)         0.021     4.366    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/out_reg_949[27]_i_10__5_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     4.614 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/out_reg_949_reg[27]_i_1__5/CO[7]
                         net (fo=1, unplaced)         0.007     4.621    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/out_reg_949_reg[27]_i_1__5_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     4.767 r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73/out_reg_949_reg[35]_i_1__5/O[7]
                         net (fo=1, unplaced)         0.031     4.798    bd_0_i/hls_inst/inst/stencil_stage_17_U0/mul_39s_24ns_63_1_1_U73_n_26
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_17_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_17_U0/out_reg_949_reg[35]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDRE (Setup_FDRE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_17_U0/out_reg_949_reg[35]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_18_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 3.949ns (83.612%)  route 0.774ns (16.388%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product/DSP_MULTIPLIER.U<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product/DSP_M_DATA.U_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[16])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product__0/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product__0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.226     3.165    bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product__0_n_89
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     3.413 r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.420    bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product_inferred__1/i__carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     3.506 r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product_inferred__1/i__carry__0/O[2]
                         net (fo=1, unplaced)         0.214     3.720    bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/tmp_product__1_0[43]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.758 r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77/add_ln525_39_fu_543_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.031     3.789    bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_24ns_63_1_1_U77_n_35
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.209     3.998 r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/add_ln525_39_fu_543_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.007     4.005    bd_0_i/hls_inst/inst/stencil_stage_18_U0/add_ln525_39_fu_543_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     4.091 r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/add_ln525_39_fu_543_p2_carry__0/O[2]
                         net (fo=2, unplaced)         0.214     4.305    bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_26ns_65_1_1_U78/sext_ln525_120_fu_539_p1[10]
                         LUT2 (Prop_LUT2_I0_O)        0.040     4.345 r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_26ns_65_1_1_U78/add_ln525_39_fu_543_p2__73_carry__5_i_8/O
                         net (fo=1, unplaced)         0.021     4.366    bd_0_i/hls_inst/inst/stencil_stage_18_U0/mul_39s_26ns_65_1_1_U78_n_66
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     4.614 r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/add_ln525_39_fu_543_p2__73_carry__5/CO[7]
                         net (fo=1, unplaced)         0.007     4.621    bd_0_i/hls_inst/inst/stencil_stage_18_U0/add_ln525_39_fu_543_p2__73_carry__5_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     4.767 r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/add_ln525_39_fu_543_p2__73_carry__6/O[7]
                         net (fo=1, unplaced)         0.031     4.798    bd_0_i/hls_inst/inst/stencil_stage_18_U0/add_ln525_39_fu_543_p2__73_carry__6_n_8
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_18_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_18_U0/out_reg_949_reg[35]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDRE (Setup_FDRE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_18_U0/out_reg_949_reg[35]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_19_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 3.949ns (83.612%)  route 0.774ns (16.388%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product/DSP_MULTIPLIER.U<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product/DSP_M_DATA.U_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[16])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product__0/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product__0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.226     3.165    bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product__0_n_89
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     3.413 r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.420    bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product_inferred__1/i__carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     3.506 r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product_inferred__1/i__carry__0/O[2]
                         net (fo=1, unplaced)         0.214     3.720    bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/tmp_product__1_0[43]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.758 r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81/add_ln525_37_fu_543_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.031     3.789    bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_24ns_63_1_1_U81_n_35
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.209     3.998 r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/add_ln525_37_fu_543_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.007     4.005    bd_0_i/hls_inst/inst/stencil_stage_19_U0/add_ln525_37_fu_543_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     4.091 r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/add_ln525_37_fu_543_p2_carry__0/O[2]
                         net (fo=2, unplaced)         0.214     4.305    bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_26ns_65_1_1_U82/sext_ln525_114_fu_539_p1[10]
                         LUT2 (Prop_LUT2_I0_O)        0.040     4.345 r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_26ns_65_1_1_U82/add_ln525_37_fu_543_p2__73_carry__5_i_8/O
                         net (fo=1, unplaced)         0.021     4.366    bd_0_i/hls_inst/inst/stencil_stage_19_U0/mul_39s_26ns_65_1_1_U82_n_67
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     4.614 r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/add_ln525_37_fu_543_p2__73_carry__5/CO[7]
                         net (fo=1, unplaced)         0.007     4.621    bd_0_i/hls_inst/inst/stencil_stage_19_U0/add_ln525_37_fu_543_p2__73_carry__5_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     4.767 r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/add_ln525_37_fu_543_p2__73_carry__6/O[7]
                         net (fo=1, unplaced)         0.031     4.798    bd_0_i/hls_inst/inst/stencil_stage_19_U0/add_ln525_37_fu_543_p2__73_carry__6_n_8
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_19_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_19_U0/out_reg_949_reg[35]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDRE (Setup_FDRE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_19_U0/out_reg_949_reg[35]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  5.220    




