Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/andrew/Xilinx/install-dir/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto f121a475fec14a31b9530a7d3d2796fb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Conv_1_Channel_TB_func_impl xil_defaultlib.Conv_1_Channel_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 58 differs from formal bit length 48 for port 'C' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FP_Round(NUM_P=48)
Compiling module unisims_ver.DSP48E1(ADREG=0,CARRYINSELREG=0,...
Compiling module xil_defaultlib.Mult_Add_Pipelined_NC_xbip_dsp48...
Compiling module xil_defaultlib.Mult_Add_Pipelined_NC_xbip_dsp48...
Compiling module xil_defaultlib.Mult_Add_Pipelined_NC_xbip_dsp48...
Compiling module xil_defaultlib.Mult_Add_Pipelined_NC_multadd_ds...
Compiling module xil_defaultlib.Mult_Add_Pipelined_NC_xbip_multa...
Compiling module xil_defaultlib.Mult_Add_Pipelined_NC_xbip_multa...
Compiling module xil_defaultlib.Mult_Add_Pipelined_NC
Compiling module xil_defaultlib.Mult_Add_Pipelined_COL_xbip_dsp4...
Compiling module xil_defaultlib.Mult_Add_Pipelined_COL_xbip_dsp4...
Compiling module xil_defaultlib.Mult_Add_Pipelined_COL_xbip_dsp4...
Compiling module xil_defaultlib.Mult_Add_Pipelined_COL_multadd_d...
Compiling module xil_defaultlib.Mult_Add_Pipelined_COL_xbip_mult...
Compiling module xil_defaultlib.Mult_Add_Pipelined_COL_xbip_mult...
Compiling module xil_defaultlib.Mult_Add_Pipelined_COL
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.Conv_1_Channel(weights='{'{18'sb...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.Conv_1_BRAM_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.Conv_1_BRAM_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.Conv_1_BRAM_blk_mem_gen_generic_...
Compiling module xil_defaultlib.Conv_1_BRAM_blk_mem_gen_top
Compiling module xil_defaultlib.Conv_1_BRAM_blk_mem_gen_v8_4_2_s...
Compiling module xil_defaultlib.Conv_1_BRAM_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.Conv_1_BRAM
Compiling module xil_defaultlib.Conv_1_Frame_Buffer
Compiling module xil_defaultlib.Conv_1_Channel_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Conv_1_Channel_TB_func_impl
