Analysis & Synthesis report for parte03
Fri Sep 11 11:48:22 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ramlpm:ram|altsyncram:altsyncram_component|altsyncram_05t1:auto_generated
 16. Parameter Settings for User Entity Instance: ramlpm:ram|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "muxEscrita:muxEscritaModule"
 19. Port Connectivity Checks: "dirtyMod:dirtyModule"
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 11 11:48:21 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; parte03                                         ;
; Top-level Entity Name              ; parte03                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 208                                             ;
;     Total combinational functions  ; 166                                             ;
;     Dedicated logic registers      ; 76                                              ;
; Total registers                    ; 76                                              ;
; Total pins                         ; 25                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,024                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; parte03            ; parte03            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+
; ramlpm.v                         ; yes             ; User Wizard-Generated File             ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/ramlpm.v               ;         ;
; parte03.v                        ; yes             ; Auto-Found Verilog HDL File            ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_05t1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/db/altsyncram_05t1.tdf ;         ;
; ram_init.mif                     ; yes             ; Auto-Found Memory Initialization File  ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/ram_init.mif           ;         ;
; via0.v                           ; yes             ; Auto-Found Verilog HDL File            ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/via0.v                 ;         ;
; via1.v                           ; yes             ; Auto-Found Verilog HDL File            ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/via1.v                 ;         ;
; via2.v                           ; yes             ; Auto-Found Verilog HDL File            ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/via2.v                 ;         ;
; via3.v                           ; yes             ; Auto-Found Verilog HDL File            ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/via3.v                 ;         ;
; validomod.v                      ; yes             ; Auto-Found Verilog HDL File            ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/validomod.v            ;         ;
; dirtymod.v                       ; yes             ; Auto-Found Verilog HDL File            ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/dirtymod.v             ;         ;
; lrumod.v                         ; yes             ; Auto-Found Verilog HDL File            ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v               ;         ;
; hitmod.v                         ; yes             ; Auto-Found Verilog HDL File            ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/hitmod.v               ;         ;
; wrencachemod.v                   ; yes             ; Auto-Found Verilog HDL File            ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v         ;         ;
; muxescrita.v                     ; yes             ; Auto-Found Verilog HDL File            ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxescrita.v           ;         ;
; muxdataram.v                     ; yes             ; Auto-Found Verilog HDL File            ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v           ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 208   ;
;                                             ;       ;
; Total combinational functions               ; 166   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 99    ;
;     -- 3 input functions                    ; 35    ;
;     -- <=2 input functions                  ; 32    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 166   ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 76    ;
;     -- Dedicated logic registers            ; 76    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 25    ;
; Total memory bits                           ; 1024  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 84    ;
; Total fan-out                               ; 911   ;
; Average fan-out                             ; 3.31  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
; |parte03                                  ; 166 (0)           ; 76 (0)       ; 1024        ; 0            ; 0       ; 0         ; 25   ; 0            ; |parte03                                                                           ; work         ;
;    |LRUMod:LRUModule|                     ; 62 (62)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parte03|LRUMod:LRUModule                                                          ; work         ;
;    |hitMod:hitModule|                     ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parte03|hitMod:hitModule                                                          ; work         ;
;    |muxDataRam:muxDataRamModule|          ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parte03|muxDataRam:muxDataRamModule                                               ; work         ;
;    |muxEscrita:muxEscritaModule|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parte03|muxEscrita:muxEscritaModule                                               ; work         ;
;    |ramlpm:ram|                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |parte03|ramlpm:ram                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |parte03|ramlpm:ram|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_05t1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |parte03|ramlpm:ram|altsyncram:altsyncram_component|altsyncram_05t1:auto_generated ; work         ;
;    |validoMod:validoModule|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parte03|validoMod:validoModule                                                    ; work         ;
;    |via0:v0|                              ; 4 (4)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parte03|via0:v0                                                                   ; work         ;
;    |via1:v1|                              ; 4 (4)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parte03|via1:v1                                                                   ; work         ;
;    |via2:v2|                              ; 5 (5)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parte03|via2:v2                                                                   ; work         ;
;    |via3:v3|                              ; 5 (5)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parte03|via3:v3                                                                   ; work         ;
;    |wrenCacheMod:wrenCacheModule|         ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parte03|wrenCacheMod:wrenCacheModule                                              ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; ramlpm:ram|altsyncram:altsyncram_component|altsyncram_05t1:auto_generated|ALTSYNCRAM ; M4K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; ram_init.mif ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |parte03|ramlpm:ram ; E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/ramlpm.v ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal               ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; muxDataRam:muxDataRamModule|dataRam[0]              ; muxDataRam:muxDataRamModule|Mux15 ; yes                    ;
; muxDataRam:muxDataRamModule|dataRam[1]              ; muxDataRam:muxDataRamModule|Mux15 ; yes                    ;
; muxDataRam:muxDataRamModule|dataRam[2]              ; muxDataRam:muxDataRamModule|Mux15 ; yes                    ;
; muxDataRam:muxDataRamModule|dataRam[3]              ; muxDataRam:muxDataRamModule|Mux15 ; yes                    ;
; muxDataRam:muxDataRamModule|dataRam[4]              ; muxDataRam:muxDataRamModule|Mux15 ; yes                    ;
; muxDataRam:muxDataRamModule|dataRam[5]              ; muxDataRam:muxDataRamModule|Mux15 ; yes                    ;
; muxDataRam:muxDataRamModule|dataRam[6]              ; muxDataRam:muxDataRamModule|Mux15 ; yes                    ;
; muxDataRam:muxDataRamModule|dataRam[7]              ; muxDataRam:muxDataRamModule|Mux15 ; yes                    ;
; LRUMod:LRUModule|lruBit[2]                          ; LRUMod:LRUModule|always0          ; yes                    ;
; LRUMod:LRUModule|lruBit[3]                          ; LRUMod:LRUModule|always0          ; yes                    ;
; LRUMod:LRUModule|lruBit[1]                          ; LRUMod:LRUModule|always0          ; yes                    ;
; LRUMod:LRUModule|lruBit[0]                          ; LRUMod:LRUModule|always0          ; yes                    ;
; muxDataRam:muxDataRamModule|memWrAddress[0]         ; muxDataRam:muxDataRamModule|Mux15 ; yes                    ;
; muxDataRam:muxDataRamModule|memWrAddress[1]         ; muxDataRam:muxDataRamModule|Mux15 ; yes                    ;
; muxDataRam:muxDataRamModule|memWrAddress[2]         ; muxDataRam:muxDataRamModule|Mux15 ; yes                    ;
; muxDataRam:muxDataRamModule|memWrAddress[3]         ; muxDataRam:muxDataRamModule|Mux15 ; yes                    ;
; muxDataRam:muxDataRamModule|memWrAddress[4]         ; muxDataRam:muxDataRamModule|Mux15 ; yes                    ;
; muxDataRam:muxDataRamModule|memWrAddress[5]         ; muxDataRam:muxDataRamModule|Mux15 ; yes                    ;
; muxDataRam:muxDataRamModule|memWrAddress[6]         ; muxDataRam:muxDataRamModule|Mux15 ; yes                    ;
; Number of user-specified and inferred latches = 19  ;                                   ;                        ;
+-----------------------------------------------------+-----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; validoMod:validoModule|valido[0,1,3]  ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 76    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 67    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; via2:v2|valor[0]                        ; 1       ;
; via1:v1|valor[0]                        ; 1       ;
; via0:v0|valor[0]                        ; 1       ;
; via3:v3|valor[0]                        ; 1       ;
; via3:v3|valor[1]                        ; 1       ;
; via2:v2|valor[2]                        ; 1       ;
; via0:v0|valor[2]                        ; 1       ;
; via0:v0|tag[2]                          ; 2       ;
; via0:v0|tag[5]                          ; 2       ;
; via0:v0|tag[6]                          ; 2       ;
; via1:v1|tag[1]                          ; 2       ;
; via1:v1|tag[2]                          ; 2       ;
; via1:v1|tag[5]                          ; 2       ;
; via1:v1|tag[6]                          ; 2       ;
; via2:v2|tag[0]                          ; 2       ;
; via2:v2|tag[3]                          ; 2       ;
; via2:v2|tag[5]                          ; 2       ;
; via2:v2|tag[6]                          ; 2       ;
; via3:v3|tag[0]                          ; 2       ;
; via3:v3|tag[2]                          ; 2       ;
; via3:v3|tag[5]                          ; 2       ;
; via3:v3|tag[6]                          ; 2       ;
; LRUMod:LRUModule|inLRU2[1]              ; 7       ;
; LRUMod:LRUModule|inLRU2[0]              ; 7       ;
; LRUMod:LRUModule|inLRU1[0]              ; 8       ;
; LRUMod:LRUModule|inLRU3[1]              ; 8       ;
; Total number of inverted registers = 26 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |parte03|LRUMod:LRUModule|inLRU0[1]                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |parte03|LRUMod:LRUModule|inLRU2[0]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |parte03|wrenCacheMod:wrenCacheModule|wrenCache[2] ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |parte03|muxDataRam:muxDataRamModule|Mux1          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for ramlpm:ram|altsyncram:altsyncram_component|altsyncram_05t1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ramlpm:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer              ;
; NUMWORDS_A                         ; 128                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Signed Integer              ;
; WIDTHAD_B                          ; 7                    ; Signed Integer              ;
; NUMWORDS_B                         ; 128                  ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; ram_init.mif         ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_05t1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; ramlpm:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 128                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 8                                          ;
;     -- NUMWORDS_B                         ; 128                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "muxEscrita:muxEscritaModule"                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wren ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; hit  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "hit[3..1]" will be connected to GND.                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dirtyMod:dirtyModule"                                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; dirty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Sep 11 11:48:20 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off parte03 -c parte03
Warning (125092): Tcl Script File ramlpm2v.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ramlpm2v.qip
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file ramlpm.v
    Info (12023): Found entity 1: ramlpm
Warning (12125): Using design file parte03.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: parte03
Info (12127): Elaborating entity "parte03" for the top level hierarchy
Info (12128): Elaborating entity "ramlpm" for hierarchy "ramlpm:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ramlpm:ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ramlpm:ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ramlpm:ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "ram_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_05t1.tdf
    Info (12023): Found entity 1: altsyncram_05t1
Info (12128): Elaborating entity "altsyncram_05t1" for hierarchy "ramlpm:ram|altsyncram:altsyncram_component|altsyncram_05t1:auto_generated"
Warning (12125): Using design file via0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: via0
Info (12128): Elaborating entity "via0" for hierarchy "via0:v0"
Warning (12125): Using design file via1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: via1
Info (12128): Elaborating entity "via1" for hierarchy "via1:v1"
Warning (12125): Using design file via2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: via2
Info (12128): Elaborating entity "via2" for hierarchy "via2:v2"
Warning (12125): Using design file via3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: via3
Info (12128): Elaborating entity "via3" for hierarchy "via3:v3"
Warning (12125): Using design file validomod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: validoMod
Info (12128): Elaborating entity "validoMod" for hierarchy "validoMod:validoModule"
Warning (12125): Using design file dirtymod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dirtyMod
Info (12128): Elaborating entity "dirtyMod" for hierarchy "dirtyMod:dirtyModule"
Warning (12125): Using design file lrumod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LRUMod
Info (12128): Elaborating entity "LRUMod" for hierarchy "LRUMod:LRUModule"
Warning (10763): Verilog HDL warning at lrumod.v(25): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10270): Verilog HDL Case Statement warning at lrumod.v(25): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at lrumod.v(25): inferring latch(es) for variable "lruBit", which holds its previous value in one or more paths through the always construct
Warning (10763): Verilog HDL warning at lrumod.v(48): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10763): Verilog HDL warning at lrumod.v(93): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Info (10041): Inferred latch for "lruBit[0]" at lrumod.v(25)
Info (10041): Inferred latch for "lruBit[1]" at lrumod.v(25)
Info (10041): Inferred latch for "lruBit[2]" at lrumod.v(25)
Info (10041): Inferred latch for "lruBit[3]" at lrumod.v(25)
Warning (12125): Using design file hitmod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: hitMod
Info (12128): Elaborating entity "hitMod" for hierarchy "hitMod:hitModule"
Warning (12125): Using design file wrencachemod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wrenCacheMod
Info (12128): Elaborating entity "wrenCacheMod" for hierarchy "wrenCacheMod:wrenCacheModule"
Warning (10240): Verilog HDL Always Construct warning at wrencachemod.v(21): inferring latch(es) for variable "wrenCache", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "wrenCache[0]" at wrencachemod.v(21)
Info (10041): Inferred latch for "wrenCache[1]" at wrencachemod.v(21)
Info (10041): Inferred latch for "wrenCache[2]" at wrencachemod.v(21)
Info (10041): Inferred latch for "wrenCache[3]" at wrencachemod.v(21)
Warning (12125): Using design file muxescrita.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: muxEscrita
Info (12128): Elaborating entity "muxEscrita" for hierarchy "muxEscrita:muxEscritaModule"
Warning (12125): Using design file muxdataram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: muxDataRam
Info (12128): Elaborating entity "muxDataRam" for hierarchy "muxDataRam:muxDataRamModule"
Warning (10270): Verilog HDL Case Statement warning at muxdataram.v(22): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at muxdataram.v(22): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at muxdataram.v(22): inferring latch(es) for variable "memWrAddress", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at muxdataram.v(22): inferring latch(es) for variable "dataRam", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "dataRam[0]" at muxdataram.v(22)
Info (10041): Inferred latch for "dataRam[1]" at muxdataram.v(22)
Info (10041): Inferred latch for "dataRam[2]" at muxdataram.v(22)
Info (10041): Inferred latch for "dataRam[3]" at muxdataram.v(22)
Info (10041): Inferred latch for "dataRam[4]" at muxdataram.v(22)
Info (10041): Inferred latch for "dataRam[5]" at muxdataram.v(22)
Info (10041): Inferred latch for "dataRam[6]" at muxdataram.v(22)
Info (10041): Inferred latch for "dataRam[7]" at muxdataram.v(22)
Info (10041): Inferred latch for "memWrAddress[0]" at muxdataram.v(22)
Info (10041): Inferred latch for "memWrAddress[1]" at muxdataram.v(22)
Info (10041): Inferred latch for "memWrAddress[2]" at muxdataram.v(22)
Info (10041): Inferred latch for "memWrAddress[3]" at muxdataram.v(22)
Info (10041): Inferred latch for "memWrAddress[4]" at muxdataram.v(22)
Info (10041): Inferred latch for "memWrAddress[5]" at muxdataram.v(22)
Info (10041): Inferred latch for "memWrAddress[6]" at muxdataram.v(22)
Warning (14026): LATCH primitive "wrenCacheMod:wrenCacheModule|wrenCache[0]" is permanently enabled
Warning (14026): LATCH primitive "wrenCacheMod:wrenCacheModule|wrenCache[1]" is permanently enabled
Warning (14026): LATCH primitive "wrenCacheMod:wrenCacheModule|wrenCache[2]" is permanently enabled
Warning (14026): LATCH primitive "wrenCacheMod:wrenCacheModule|wrenCache[3]" is permanently enabled
Warning (14026): LATCH primitive "wrenCacheMod:wrenCacheModule|wrenCache[0]" is permanently enabled
Warning (14026): LATCH primitive "wrenCacheMod:wrenCacheModule|wrenCache[1]" is permanently enabled
Warning (14026): LATCH primitive "wrenCacheMod:wrenCacheModule|wrenCache[2]" is permanently enabled
Warning (14026): LATCH primitive "wrenCacheMod:wrenCacheModule|wrenCache[3]" is permanently enabled
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch muxDataRam:muxDataRamModule|dataRam[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|lruBit[2]
Warning (13012): Latch muxDataRam:muxDataRamModule|dataRam[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|lruBit[3]
Warning (13012): Latch muxDataRam:muxDataRamModule|dataRam[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|lruBit[2]
Warning (13012): Latch muxDataRam:muxDataRamModule|dataRam[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|lruBit[3]
Warning (13012): Latch muxDataRam:muxDataRamModule|dataRam[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|lruBit[2]
Warning (13012): Latch muxDataRam:muxDataRamModule|dataRam[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|lruBit[3]
Warning (13012): Latch muxDataRam:muxDataRamModule|dataRam[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|lruBit[2]
Warning (13012): Latch muxDataRam:muxDataRamModule|dataRam[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|lruBit[3]
Warning (13012): Latch LRUMod:LRUModule|lruBit[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|inLRU2[1]
Warning (13012): Latch LRUMod:LRUModule|lruBit[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|inLRU3[1]
Warning (13012): Latch LRUMod:LRUModule|lruBit[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|inLRU0[0]
Warning (13012): Latch LRUMod:LRUModule|lruBit[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|inLRU0[0]
Warning (13012): Latch muxDataRam:muxDataRamModule|memWrAddress[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|lruBit[2]
Warning (13012): Latch muxDataRam:muxDataRamModule|memWrAddress[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|lruBit[3]
Warning (13012): Latch muxDataRam:muxDataRamModule|memWrAddress[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|lruBit[2]
Warning (13012): Latch muxDataRam:muxDataRamModule|memWrAddress[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|lruBit[3]
Warning (13012): Latch muxDataRam:muxDataRamModule|memWrAddress[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|lruBit[2]
Warning (13012): Latch muxDataRam:muxDataRamModule|memWrAddress[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|lruBit[3]
Warning (13012): Latch muxDataRam:muxDataRamModule|memWrAddress[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule|lruBit[2]
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 249 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 216 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 4617 megabytes
    Info: Processing ended: Fri Sep 11 11:48:22 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


