# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../chip8_emulator.gen/sources_1/bd/video_out/ipshared/3cbc" --include "../../../../chip8_emulator.gen/sources_1/bd/video_out/ipshared/434f/hdl" \
"../../../../chip8_emulator.ip_user_files/bd/video_out/ip/video_out_v_axi4s_vid_out_0_1/sim/video_out_v_axi4s_vid_out_0_1.v" \
"../../../../chip8_emulator.ip_user_files/bd/video_out/ip/video_out_clk_wiz_0/video_out_clk_wiz_0_clk_wiz.v" \
"../../../../chip8_emulator.ip_user_files/bd/video_out/ip/video_out_clk_wiz_0/video_out_clk_wiz_0.v" \
"../../../../chip8_emulator.ip_user_files/bd/video_out/ip/video_out_axis_subset_converter_0_0/hdl/tdata_video_out_axis_subset_converter_0_0.v" \
"../../../../chip8_emulator.ip_user_files/bd/video_out/ip/video_out_axis_subset_converter_0_0/hdl/tuser_video_out_axis_subset_converter_0_0.v" \
"../../../../chip8_emulator.ip_user_files/bd/video_out/ip/video_out_axis_subset_converter_0_0/hdl/tstrb_video_out_axis_subset_converter_0_0.v" \
"../../../../chip8_emulator.ip_user_files/bd/video_out/ip/video_out_axis_subset_converter_0_0/hdl/tkeep_video_out_axis_subset_converter_0_0.v" \
"../../../../chip8_emulator.ip_user_files/bd/video_out/ip/video_out_axis_subset_converter_0_0/hdl/tid_video_out_axis_subset_converter_0_0.v" \
"../../../../chip8_emulator.ip_user_files/bd/video_out/ip/video_out_axis_subset_converter_0_0/hdl/tdest_video_out_axis_subset_converter_0_0.v" \
"../../../../chip8_emulator.ip_user_files/bd/video_out/ip/video_out_axis_subset_converter_0_0/hdl/tlast_video_out_axis_subset_converter_0_0.v" \
"../../../../chip8_emulator.ip_user_files/bd/video_out/ip/video_out_axis_subset_converter_0_0/hdl/top_video_out_axis_subset_converter_0_0.v" \
"../../../../chip8_emulator.ip_user_files/bd/video_out/ip/video_out_axis_subset_converter_0_0/sim/video_out_axis_subset_converter_0_0.v" \
"../../../../chip8_emulator.ip_user_files/bd/video_out/sim/video_out.v" \
"../../../../chip8_emulator.srcs/sources_1/imports/hdl/video_out_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
