[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/RiscV/slpp_all/surelog.log".
[WRN:CM0010] Command line argument "-full64" ignored.
[WRN:CM0010] Command line argument "-notice" ignored.
[WRN:CM0010] Command line argument "-line" ignored.
[NTE:CM0009] Command line argument "+lint=all,noVCDE,noUI" ignored.
[NTE:CM0009] Command line argument "+v2k" ignored.
[WRN:CM0010] Command line argument "-quiet" ignored.
[WRN:CM0005] Include path "${SURELOG_DIR}/third_party/tests/RiscV/include" does not exist.
[NTE:PP0105] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh:42:1: Multiply defined macro "MEM_TYPE_WIDTH",
             ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh:33:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh:33:1: Multiply defined macro "MEM_TYPE_WIDTH",
             ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh:42:9: previous definition.
[INF:CM0029] Using global timescale: "1ns/10ps".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v:4:1: Compile module "work@vscale_PC_mux".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v:4:1: Compile module "work@vscale_alu".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v:6:1: Compile module "work@vscale_core".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v:6:1: Compile module "work@vscale_csr_file".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v:7:1: Compile module "work@vscale_ctrl".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v:3:1: Compile module "work@vscale_dp_hasti_sram".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v:3:1: Compile module "work@vscale_hasti_bridge".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v:4:1: Compile module "work@vscale_hex_tb".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v:4:1: Compile module "work@vscale_imm_gen".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v:5:1: Compile module "work@vscale_mul_div".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v:8:1: Compile module "work@vscale_pipeline".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v:3:1: Compile module "work@vscale_regfile".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v:5:1: Compile module "work@vscale_sim_top".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v:4:1: Compile module "work@vscale_src_a_mux".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v:4:1: Compile module "work@vscale_src_b_mux".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v:12:46: Implicit port type (wire) for "PC_PIF".
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v:9:37: Implicit port type (wire) for "imem_haddr",
there are 22 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v:14:38: Implicit port type (wire) for "illegal_access",
there are 6 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v:19:55: Implicit port type (wire) for "bypass_rs1",
there are 3 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v:14:46: Implicit port type (wire) for "p0_hrdata",
there are 5 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v:4:45: Implicit port type (wire) for "haddr",
there are 10 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v:9:53: Implicit port type (wire) for "req_ready",
there are 2 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v:13:45: Implicit port type (wire) for "imem_addr",
there are 8 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v:6:45: Implicit port type (wire) for "rd1",
there are 1 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v:9:52: Implicit port type (wire) for "htif_pcr_req_ready",
there are 2 more instances of this message.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                40
assignment                                           420
begin                                                192
bit_select                                            33
case_item                                            171
case_stmt                                             24
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                            1564
cont_assign                                          116
delay_control                                          2
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                         39
for_stmt                                               3
func_call                                              4
function                                              12
hier_path                                              1
if_else                                               38
if_stmt                                               41
include_file_info                                     40
indexed_part_select                                   32
initial                                                3
int_typespec                                          20
int_var                                                4
integer_typespec                                       4
io_decl                                               19
logic_net                                            508
logic_typespec                                       526
logic_var                                             16
module_inst                                           15
operation                                            683
package                                                1
param_assign                                          11
parameter                                             11
part_select                                           30
port                                                 487
range                                                297
ref_module                                            15
ref_obj                                             1598
ref_typespec                                         562
ref_var                                                3
sys_func_call                                         22
task                                                   9
var_select                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/RiscV/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/RiscV/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/RiscV/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:1:10, endln:1:36
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:2:10, endln:2:34
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:1:10, endln:1:36
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:2:10, endln:2:34
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:3:10, endln:3:37
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:1:10, endln:1:37
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:1:10, endln:1:37
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:2:10, endln:2:36
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:3:10, endln:3:34
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:4:10, endln:4:40
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_platform_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:1:10, endln:1:37
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:1:10, endln:1:36
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:2:10, endln:2:29
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:3:10, endln:3:27
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:103:10, endln:103:34
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:104:10, endln:104:34
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:105:10, endln:105:40
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_platform_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:1:10, endln:1:36
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:2:10, endln:2:29
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:3:10, endln:3:27
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:103:10, endln:103:34
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:104:10, endln:104:34
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:1:10, endln:1:27
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:1:10, endln:1:36
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:2:10, endln:2:27
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:1:10, endln:1:36
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:2:10, endln:2:27
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:1:10, endln:1:36
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:2:10, endln:2:27
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:1:10, endln:1:29
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:2:10, endln:2:27
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:1:10, endln:1:34
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:2:10, endln:2:36
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:3:10, endln:3:27
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:1:10, endln:1:27
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:101:10, endln:101:34
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:102:10, endln:102:36
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:103:10, endln:103:40
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_platform_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:1:10, endln:1:36
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:2:10, endln:2:27
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (unnamed)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallModules:
\_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@vscale_PC_mux
  |vpiDefName:work@vscale_PC_mux
  |vpiNet:
  \_logic_net: (work@vscale_PC_mux.PC_src_sel), line:5:36, endln:5:46
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:PC_src_sel
    |vpiFullName:work@vscale_PC_mux.PC_src_sel
  |vpiNet:
  \_logic_net: (work@vscale_PC_mux.inst_DX), line:6:43, endln:6:50
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:inst_DX
    |vpiFullName:work@vscale_PC_mux.inst_DX
  |vpiNet:
  \_logic_net: (work@vscale_PC_mux.rs1_data), line:7:46, endln:7:54
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:rs1_data
    |vpiFullName:work@vscale_PC_mux.rs1_data
  |vpiNet:
  \_logic_net: (work@vscale_PC_mux.PC_IF), line:8:46, endln:8:51
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:PC_IF
    |vpiFullName:work@vscale_PC_mux.PC_IF
  |vpiNet:
  \_logic_net: (work@vscale_PC_mux.PC_DX), line:9:46, endln:9:51
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:PC_DX
    |vpiFullName:work@vscale_PC_mux.PC_DX
  |vpiNet:
  \_logic_net: (work@vscale_PC_mux.handler_PC), line:10:46, endln:10:56
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:handler_PC
    |vpiFullName:work@vscale_PC_mux.handler_PC
  |vpiNet:
  \_logic_net: (work@vscale_PC_mux.epc), line:11:46, endln:11:49
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:epc
    |vpiFullName:work@vscale_PC_mux.epc
  |vpiNet:
  \_logic_net: (work@vscale_PC_mux.PC_PIF), line:12:46, endln:12:52
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:PC_PIF
    |vpiFullName:work@vscale_PC_mux.PC_PIF
  |vpiNet:
  \_logic_net: (work@vscale_PC_mux.imm_b), line:15:46, endln:15:51
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_PC_mux.imm_b)
      |vpiParent:
      \_logic_net: (work@vscale_PC_mux.imm_b), line:15:46, endln:15:51
      |vpiFullName:work@vscale_PC_mux.imm_b
      |vpiActual:
      \_logic_typespec: , line:15:4, endln:15:17
    |vpiName:imm_b
    |vpiFullName:work@vscale_PC_mux.imm_b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_PC_mux.jal_offset), line:16:46, endln:16:56
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_PC_mux.jal_offset)
      |vpiParent:
      \_logic_net: (work@vscale_PC_mux.jal_offset), line:16:46, endln:16:56
      |vpiFullName:work@vscale_PC_mux.jal_offset
      |vpiActual:
      \_logic_typespec: , line:16:4, endln:16:17
    |vpiName:jal_offset
    |vpiFullName:work@vscale_PC_mux.jal_offset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_PC_mux.jalr_offset), line:17:46, endln:17:57
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_PC_mux.jalr_offset)
      |vpiParent:
      \_logic_net: (work@vscale_PC_mux.jalr_offset), line:17:46, endln:17:57
      |vpiFullName:work@vscale_PC_mux.jalr_offset
      |vpiActual:
      \_logic_typespec: , line:17:4, endln:17:17
    |vpiName:jalr_offset
    |vpiFullName:work@vscale_PC_mux.jalr_offset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_PC_mux.base), line:19:46, endln:19:50
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_PC_mux.base)
      |vpiParent:
      \_logic_net: (work@vscale_PC_mux.base), line:19:46, endln:19:50
      |vpiFullName:work@vscale_PC_mux.base
      |vpiActual:
      \_logic_typespec: , line:19:4, endln:19:16
    |vpiName:base
    |vpiFullName:work@vscale_PC_mux.base
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_PC_mux.offset), line:20:46, endln:20:52
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_PC_mux.offset)
      |vpiParent:
      \_logic_net: (work@vscale_PC_mux.offset), line:20:46, endln:20:52
      |vpiFullName:work@vscale_PC_mux.offset
      |vpiActual:
      \_logic_typespec: , line:20:4, endln:20:16
    |vpiName:offset
    |vpiFullName:work@vscale_PC_mux.offset
    |vpiNetType:48
  |vpiPort:
  \_port: (PC_src_sel), line:5:36, endln:5:46
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:PC_src_sel
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_PC_mux.PC_src_sel.PC_src_sel), line:5:36, endln:5:46
      |vpiParent:
      \_port: (PC_src_sel), line:5:36, endln:5:46
      |vpiName:PC_src_sel
      |vpiFullName:work@vscale_PC_mux.PC_src_sel.PC_src_sel
      |vpiActual:
      \_logic_net: (work@vscale_PC_mux.PC_src_sel), line:5:36, endln:5:46
    |vpiTypedef:
    \_ref_typespec: (work@vscale_PC_mux.PC_src_sel)
      |vpiParent:
      \_port: (PC_src_sel), line:5:36, endln:5:46
      |vpiFullName:work@vscale_PC_mux.PC_src_sel
      |vpiActual:
      \_logic_typespec: , line:5:28, endln:5:35
  |vpiPort:
  \_port: (inst_DX), line:6:43, endln:6:50
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:inst_DX
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_PC_mux.inst_DX.inst_DX), line:6:43, endln:6:50
      |vpiParent:
      \_port: (inst_DX), line:6:43, endln:6:50
      |vpiName:inst_DX
      |vpiFullName:work@vscale_PC_mux.inst_DX.inst_DX
      |vpiActual:
      \_logic_net: (work@vscale_PC_mux.inst_DX), line:6:43, endln:6:50
    |vpiTypedef:
    \_ref_typespec: (work@vscale_PC_mux.inst_DX)
      |vpiParent:
      \_port: (inst_DX), line:6:43, endln:6:50
      |vpiFullName:work@vscale_PC_mux.inst_DX
      |vpiActual:
      \_logic_typespec: , line:6:28, endln:6:36
  |vpiPort:
  \_port: (rs1_data), line:7:46, endln:7:54
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:rs1_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_PC_mux.rs1_data.rs1_data), line:7:46, endln:7:54
      |vpiParent:
      \_port: (rs1_data), line:7:46, endln:7:54
      |vpiName:rs1_data
      |vpiFullName:work@vscale_PC_mux.rs1_data.rs1_data
      |vpiActual:
      \_logic_net: (work@vscale_PC_mux.rs1_data), line:7:46, endln:7:54
    |vpiTypedef:
    \_ref_typespec: (work@vscale_PC_mux.rs1_data)
      |vpiParent:
      \_port: (rs1_data), line:7:46, endln:7:54
      |vpiFullName:work@vscale_PC_mux.rs1_data
      |vpiActual:
      \_logic_typespec: , line:7:28, endln:7:36
  |vpiPort:
  \_port: (PC_IF), line:8:46, endln:8:51
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:PC_IF
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_PC_mux.PC_IF.PC_IF), line:8:46, endln:8:51
      |vpiParent:
      \_port: (PC_IF), line:8:46, endln:8:51
      |vpiName:PC_IF
      |vpiFullName:work@vscale_PC_mux.PC_IF.PC_IF
      |vpiActual:
      \_logic_net: (work@vscale_PC_mux.PC_IF), line:8:46, endln:8:51
    |vpiTypedef:
    \_ref_typespec: (work@vscale_PC_mux.PC_IF)
      |vpiParent:
      \_port: (PC_IF), line:8:46, endln:8:51
      |vpiFullName:work@vscale_PC_mux.PC_IF
      |vpiActual:
      \_logic_typespec: , line:8:28, endln:8:36
  |vpiPort:
  \_port: (PC_DX), line:9:46, endln:9:51
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:PC_DX
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_PC_mux.PC_DX.PC_DX), line:9:46, endln:9:51
      |vpiParent:
      \_port: (PC_DX), line:9:46, endln:9:51
      |vpiName:PC_DX
      |vpiFullName:work@vscale_PC_mux.PC_DX.PC_DX
      |vpiActual:
      \_logic_net: (work@vscale_PC_mux.PC_DX), line:9:46, endln:9:51
    |vpiTypedef:
    \_ref_typespec: (work@vscale_PC_mux.PC_DX)
      |vpiParent:
      \_port: (PC_DX), line:9:46, endln:9:51
      |vpiFullName:work@vscale_PC_mux.PC_DX
      |vpiActual:
      \_logic_typespec: , line:9:28, endln:9:36
  |vpiPort:
  \_port: (handler_PC), line:10:46, endln:10:56
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:handler_PC
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_PC_mux.handler_PC.handler_PC), line:10:46, endln:10:56
      |vpiParent:
      \_port: (handler_PC), line:10:46, endln:10:56
      |vpiName:handler_PC
      |vpiFullName:work@vscale_PC_mux.handler_PC.handler_PC
      |vpiActual:
      \_logic_net: (work@vscale_PC_mux.handler_PC), line:10:46, endln:10:56
    |vpiTypedef:
    \_ref_typespec: (work@vscale_PC_mux.handler_PC)
      |vpiParent:
      \_port: (handler_PC), line:10:46, endln:10:56
      |vpiFullName:work@vscale_PC_mux.handler_PC
      |vpiActual:
      \_logic_typespec: , line:10:28, endln:10:36
  |vpiPort:
  \_port: (epc), line:11:46, endln:11:49
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:epc
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_PC_mux.epc.epc), line:11:46, endln:11:49
      |vpiParent:
      \_port: (epc), line:11:46, endln:11:49
      |vpiName:epc
      |vpiFullName:work@vscale_PC_mux.epc.epc
      |vpiActual:
      \_logic_net: (work@vscale_PC_mux.epc), line:11:46, endln:11:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_PC_mux.epc)
      |vpiParent:
      \_port: (epc), line:11:46, endln:11:49
      |vpiFullName:work@vscale_PC_mux.epc
      |vpiActual:
      \_logic_typespec: , line:11:28, endln:11:36
  |vpiPort:
  \_port: (PC_PIF), line:12:46, endln:12:52
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:PC_PIF
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_PC_mux.PC_PIF.PC_PIF), line:12:46, endln:12:52
      |vpiParent:
      \_port: (PC_PIF), line:12:46, endln:12:52
      |vpiName:PC_PIF
      |vpiFullName:work@vscale_PC_mux.PC_PIF.PC_PIF
      |vpiActual:
      \_logic_net: (work@vscale_PC_mux.PC_PIF), line:12:46, endln:12:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_PC_mux.PC_PIF)
      |vpiParent:
      \_port: (PC_PIF), line:12:46, endln:12:52
      |vpiFullName:work@vscale_PC_mux.PC_PIF
      |vpiActual:
      \_logic_typespec: , line:12:29, endln:12:37
  |vpiProcess:
  \_always: , line:22:4, endln:53:7
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiStmt:
    \_event_control: , line:22:11, endln:22:15
      |vpiParent:
      \_always: , line:22:4, endln:53:7
      |vpiStmt:
      \_begin: (work@vscale_PC_mux), line:22:16, endln:53:7
        |vpiParent:
        \_event_control: , line:22:11, endln:22:15
        |vpiFullName:work@vscale_PC_mux
        |vpiStmt:
        \_case_stmt: , line:23:7, endln:52:14
          |vpiParent:
          \_begin: (work@vscale_PC_mux), line:22:16, endln:53:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_PC_mux.PC_src_sel), line:23:13, endln:23:23
            |vpiParent:
            \_begin: (work@vscale_PC_mux), line:22:16, endln:53:7
            |vpiName:PC_src_sel
            |vpiFullName:work@vscale_PC_mux.PC_src_sel
            |vpiActual:
            \_logic_net: (work@vscale_PC_mux.PC_src_sel), line:5:36, endln:5:46
          |vpiCaseItem:
          \_case_item: , line:24:9, endln:27:12
            |vpiParent:
            \_case_stmt: , line:23:7, endln:52:14
            |vpiExpr:
            \_constant: , line:24:9, endln:24:13
              |vpiParent:
              \_case_item: , line:24:9, endln:27:12
              |vpiDecompile:3'd2
              |vpiSize:3
              |DEC:2
              |vpiConstType:1
            |vpiStmt:
            \_begin: (work@vscale_PC_mux), line:24:16, endln:27:12
              |vpiParent:
              \_case_item: , line:24:9, endln:27:12
              |vpiFullName:work@vscale_PC_mux
              |vpiStmt:
              \_assignment: , line:25:12, endln:25:24
                |vpiParent:
                \_begin: (work@vscale_PC_mux), line:24:16, endln:27:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_PC_mux.PC_DX), line:25:19, endln:25:24
                  |vpiParent:
                  \_assignment: , line:25:12, endln:25:24
                  |vpiName:PC_DX
                  |vpiFullName:work@vscale_PC_mux.PC_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.PC_DX), line:9:46, endln:9:51
                |vpiLhs:
                \_ref_obj: (work@vscale_PC_mux.base), line:25:12, endln:25:16
                  |vpiParent:
                  \_assignment: , line:25:12, endln:25:24
                  |vpiName:base
                  |vpiFullName:work@vscale_PC_mux.base
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.base), line:19:46, endln:19:50
              |vpiStmt:
              \_assignment: , line:26:12, endln:26:31
                |vpiParent:
                \_begin: (work@vscale_PC_mux), line:24:16, endln:27:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_PC_mux.jal_offset), line:26:21, endln:26:31
                  |vpiParent:
                  \_assignment: , line:26:12, endln:26:31
                  |vpiName:jal_offset
                  |vpiFullName:work@vscale_PC_mux.jal_offset
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.jal_offset), line:16:46, endln:16:56
                |vpiLhs:
                \_ref_obj: (work@vscale_PC_mux.offset), line:26:12, endln:26:18
                  |vpiParent:
                  \_assignment: , line:26:12, endln:26:31
                  |vpiName:offset
                  |vpiFullName:work@vscale_PC_mux.offset
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.offset), line:20:46, endln:20:52
          |vpiCaseItem:
          \_case_item: , line:28:9, endln:31:12
            |vpiParent:
            \_case_stmt: , line:23:7, endln:52:14
            |vpiExpr:
            \_constant: , line:28:9, endln:28:13
              |vpiParent:
              \_case_item: , line:28:9, endln:31:12
              |vpiDecompile:3'd3
              |vpiSize:3
              |DEC:3
              |vpiConstType:1
            |vpiStmt:
            \_begin: (work@vscale_PC_mux), line:28:16, endln:31:12
              |vpiParent:
              \_case_item: , line:28:9, endln:31:12
              |vpiFullName:work@vscale_PC_mux
              |vpiStmt:
              \_assignment: , line:29:12, endln:29:27
                |vpiParent:
                \_begin: (work@vscale_PC_mux), line:28:16, endln:31:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_PC_mux.rs1_data), line:29:19, endln:29:27
                  |vpiParent:
                  \_assignment: , line:29:12, endln:29:27
                  |vpiName:rs1_data
                  |vpiFullName:work@vscale_PC_mux.rs1_data
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.rs1_data), line:7:46, endln:7:54
                |vpiLhs:
                \_ref_obj: (work@vscale_PC_mux.base), line:29:12, endln:29:16
                  |vpiParent:
                  \_assignment: , line:29:12, endln:29:27
                  |vpiName:base
                  |vpiFullName:work@vscale_PC_mux.base
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.base), line:19:46, endln:19:50
              |vpiStmt:
              \_assignment: , line:30:12, endln:30:32
                |vpiParent:
                \_begin: (work@vscale_PC_mux), line:28:16, endln:31:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_PC_mux.jalr_offset), line:30:21, endln:30:32
                  |vpiParent:
                  \_assignment: , line:30:12, endln:30:32
                  |vpiName:jalr_offset
                  |vpiFullName:work@vscale_PC_mux.jalr_offset
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.jalr_offset), line:17:46, endln:17:57
                |vpiLhs:
                \_ref_obj: (work@vscale_PC_mux.offset), line:30:12, endln:30:18
                  |vpiParent:
                  \_assignment: , line:30:12, endln:30:32
                  |vpiName:offset
                  |vpiFullName:work@vscale_PC_mux.offset
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.offset), line:20:46, endln:20:52
          |vpiCaseItem:
          \_case_item: , line:32:9, endln:35:12
            |vpiParent:
            \_case_stmt: , line:23:7, endln:52:14
            |vpiExpr:
            \_constant: , line:32:9, endln:32:13
              |vpiParent:
              \_case_item: , line:32:9, endln:35:12
              |vpiDecompile:3'd1
              |vpiSize:3
              |DEC:1
              |vpiConstType:1
            |vpiStmt:
            \_begin: (work@vscale_PC_mux), line:32:16, endln:35:12
              |vpiParent:
              \_case_item: , line:32:9, endln:35:12
              |vpiFullName:work@vscale_PC_mux
              |vpiStmt:
              \_assignment: , line:33:12, endln:33:24
                |vpiParent:
                \_begin: (work@vscale_PC_mux), line:32:16, endln:35:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_PC_mux.PC_DX), line:33:19, endln:33:24
                  |vpiParent:
                  \_assignment: , line:33:12, endln:33:24
                  |vpiName:PC_DX
                  |vpiFullName:work@vscale_PC_mux.PC_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.PC_DX), line:9:46, endln:9:51
                |vpiLhs:
                \_ref_obj: (work@vscale_PC_mux.base), line:33:12, endln:33:16
                  |vpiParent:
                  \_assignment: , line:33:12, endln:33:24
                  |vpiName:base
                  |vpiFullName:work@vscale_PC_mux.base
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.base), line:19:46, endln:19:50
              |vpiStmt:
              \_assignment: , line:34:12, endln:34:26
                |vpiParent:
                \_begin: (work@vscale_PC_mux), line:32:16, endln:35:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_PC_mux.imm_b), line:34:21, endln:34:26
                  |vpiParent:
                  \_assignment: , line:34:12, endln:34:26
                  |vpiName:imm_b
                  |vpiFullName:work@vscale_PC_mux.imm_b
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.imm_b), line:15:46, endln:15:51
                |vpiLhs:
                \_ref_obj: (work@vscale_PC_mux.offset), line:34:12, endln:34:18
                  |vpiParent:
                  \_assignment: , line:34:12, endln:34:26
                  |vpiName:offset
                  |vpiFullName:work@vscale_PC_mux.offset
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.offset), line:20:46, endln:20:52
          |vpiCaseItem:
          \_case_item: , line:36:9, endln:39:12
            |vpiParent:
            \_case_stmt: , line:23:7, endln:52:14
            |vpiExpr:
            \_constant: , line:36:9, endln:36:13
              |vpiParent:
              \_case_item: , line:36:9, endln:39:12
              |vpiDecompile:3'd4
              |vpiSize:3
              |DEC:4
              |vpiConstType:1
            |vpiStmt:
            \_begin: (work@vscale_PC_mux), line:36:16, endln:39:12
              |vpiParent:
              \_case_item: , line:36:9, endln:39:12
              |vpiFullName:work@vscale_PC_mux
              |vpiStmt:
              \_assignment: , line:37:12, endln:37:24
                |vpiParent:
                \_begin: (work@vscale_PC_mux), line:36:16, endln:39:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_PC_mux.PC_IF), line:37:19, endln:37:24
                  |vpiParent:
                  \_assignment: , line:37:12, endln:37:24
                  |vpiName:PC_IF
                  |vpiFullName:work@vscale_PC_mux.PC_IF
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.PC_IF), line:8:46, endln:8:51
                |vpiLhs:
                \_ref_obj: (work@vscale_PC_mux.base), line:37:12, endln:37:16
                  |vpiParent:
                  \_assignment: , line:37:12, endln:37:24
                  |vpiName:base
                  |vpiFullName:work@vscale_PC_mux.base
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.base), line:19:46, endln:19:50
              |vpiStmt:
              \_assignment: , line:38:12, endln:38:26
                |vpiParent:
                \_begin: (work@vscale_PC_mux), line:36:16, endln:39:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:38:21, endln:38:26
                  |vpiDecompile:32'h0
                  |vpiSize:32
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_ref_obj: (work@vscale_PC_mux.offset), line:38:12, endln:38:18
                  |vpiParent:
                  \_assignment: , line:38:12, endln:38:26
                  |vpiName:offset
                  |vpiFullName:work@vscale_PC_mux.offset
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.offset), line:20:46, endln:20:52
          |vpiCaseItem:
          \_case_item: , line:40:9, endln:43:12
            |vpiParent:
            \_case_stmt: , line:23:7, endln:52:14
            |vpiExpr:
            \_constant: , line:40:9, endln:40:13
              |vpiParent:
              \_case_item: , line:40:9, endln:43:12
              |vpiDecompile:3'd5
              |vpiSize:3
              |DEC:5
              |vpiConstType:1
            |vpiStmt:
            \_begin: (work@vscale_PC_mux), line:40:16, endln:43:12
              |vpiParent:
              \_case_item: , line:40:9, endln:43:12
              |vpiFullName:work@vscale_PC_mux
              |vpiStmt:
              \_assignment: , line:41:12, endln:41:29
                |vpiParent:
                \_begin: (work@vscale_PC_mux), line:40:16, endln:43:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_PC_mux.handler_PC), line:41:19, endln:41:29
                  |vpiParent:
                  \_assignment: , line:41:12, endln:41:29
                  |vpiName:handler_PC
                  |vpiFullName:work@vscale_PC_mux.handler_PC
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.handler_PC), line:10:46, endln:10:56
                |vpiLhs:
                \_ref_obj: (work@vscale_PC_mux.base), line:41:12, endln:41:16
                  |vpiParent:
                  \_assignment: , line:41:12, endln:41:29
                  |vpiName:base
                  |vpiFullName:work@vscale_PC_mux.base
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.base), line:19:46, endln:19:50
              |vpiStmt:
              \_assignment: , line:42:12, endln:42:26
                |vpiParent:
                \_begin: (work@vscale_PC_mux), line:40:16, endln:43:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:42:21, endln:42:26
                  |vpiDecompile:32'h0
                  |vpiSize:32
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_ref_obj: (work@vscale_PC_mux.offset), line:42:12, endln:42:18
                  |vpiParent:
                  \_assignment: , line:42:12, endln:42:26
                  |vpiName:offset
                  |vpiFullName:work@vscale_PC_mux.offset
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.offset), line:20:46, endln:20:52
          |vpiCaseItem:
          \_case_item: , line:44:9, endln:47:12
            |vpiParent:
            \_case_stmt: , line:23:7, endln:52:14
            |vpiExpr:
            \_constant: , line:44:9, endln:44:13
              |vpiParent:
              \_case_item: , line:44:9, endln:47:12
              |vpiDecompile:3'd6
              |vpiSize:3
              |DEC:6
              |vpiConstType:1
            |vpiStmt:
            \_begin: (work@vscale_PC_mux), line:44:16, endln:47:12
              |vpiParent:
              \_case_item: , line:44:9, endln:47:12
              |vpiFullName:work@vscale_PC_mux
              |vpiStmt:
              \_assignment: , line:45:12, endln:45:22
                |vpiParent:
                \_begin: (work@vscale_PC_mux), line:44:16, endln:47:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_PC_mux.epc), line:45:19, endln:45:22
                  |vpiParent:
                  \_assignment: , line:45:12, endln:45:22
                  |vpiName:epc
                  |vpiFullName:work@vscale_PC_mux.epc
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.epc), line:11:46, endln:11:49
                |vpiLhs:
                \_ref_obj: (work@vscale_PC_mux.base), line:45:12, endln:45:16
                  |vpiParent:
                  \_assignment: , line:45:12, endln:45:22
                  |vpiName:base
                  |vpiFullName:work@vscale_PC_mux.base
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.base), line:19:46, endln:19:50
              |vpiStmt:
              \_assignment: , line:46:12, endln:46:26
                |vpiParent:
                \_begin: (work@vscale_PC_mux), line:44:16, endln:47:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:46:21, endln:46:26
                  |vpiDecompile:32'h0
                  |vpiSize:32
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_ref_obj: (work@vscale_PC_mux.offset), line:46:12, endln:46:18
                  |vpiParent:
                  \_assignment: , line:46:12, endln:46:26
                  |vpiName:offset
                  |vpiFullName:work@vscale_PC_mux.offset
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.offset), line:20:46, endln:20:52
          |vpiCaseItem:
          \_case_item: , line:48:9, endln:51:12
            |vpiParent:
            \_case_stmt: , line:23:7, endln:52:14
            |vpiStmt:
            \_begin: (work@vscale_PC_mux), line:48:19, endln:51:12
              |vpiParent:
              \_case_item: , line:48:9, endln:51:12
              |vpiFullName:work@vscale_PC_mux
              |vpiStmt:
              \_assignment: , line:49:12, endln:49:24
                |vpiParent:
                \_begin: (work@vscale_PC_mux), line:48:19, endln:51:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_PC_mux.PC_IF), line:49:19, endln:49:24
                  |vpiParent:
                  \_assignment: , line:49:12, endln:49:24
                  |vpiName:PC_IF
                  |vpiFullName:work@vscale_PC_mux.PC_IF
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.PC_IF), line:8:46, endln:8:51
                |vpiLhs:
                \_ref_obj: (work@vscale_PC_mux.base), line:49:12, endln:49:16
                  |vpiParent:
                  \_assignment: , line:49:12, endln:49:24
                  |vpiName:base
                  |vpiFullName:work@vscale_PC_mux.base
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.base), line:19:46, endln:19:50
              |vpiStmt:
              \_assignment: , line:50:12, endln:50:26
                |vpiParent:
                \_begin: (work@vscale_PC_mux), line:48:19, endln:51:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:50:21, endln:50:26
                  |vpiDecompile:32'h4
                  |vpiSize:32
                  |HEX:4
                  |vpiConstType:5
                |vpiLhs:
                \_ref_obj: (work@vscale_PC_mux.offset), line:50:12, endln:50:18
                  |vpiParent:
                  \_assignment: , line:50:12, endln:50:26
                  |vpiName:offset
                  |vpiFullName:work@vscale_PC_mux.offset
                  |vpiActual:
                  \_logic_net: (work@vscale_PC_mux.offset), line:20:46, endln:20:52
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:55:11, endln:55:33
    |vpiParent:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiRhs:
    \_operation: , line:55:20, endln:55:33
      |vpiParent:
      \_cont_assign: , line:55:11, endln:55:33
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@vscale_PC_mux.base), line:55:20, endln:55:24
        |vpiParent:
        \_operation: , line:55:20, endln:55:33
        |vpiName:base
        |vpiFullName:work@vscale_PC_mux.base
        |vpiActual:
        \_logic_net: (work@vscale_PC_mux.base), line:19:46, endln:19:50
      |vpiOperand:
      \_ref_obj: (work@vscale_PC_mux.offset), line:55:27, endln:55:33
        |vpiParent:
        \_operation: , line:55:20, endln:55:33
        |vpiName:offset
        |vpiFullName:work@vscale_PC_mux.offset
        |vpiActual:
        \_logic_net: (work@vscale_PC_mux.offset), line:20:46, endln:20:52
    |vpiLhs:
    \_ref_obj: (work@vscale_PC_mux.PC_PIF), line:55:11, endln:55:17
      |vpiParent:
      \_cont_assign: , line:55:11, endln:55:33
      |vpiName:PC_PIF
      |vpiFullName:work@vscale_PC_mux.PC_PIF
      |vpiActual:
      \_logic_net: (work@vscale_PC_mux.PC_PIF), line:12:46, endln:12:52
|uhdmallModules:
\_module_inst: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@vscale_alu
  |vpiDefName:work@vscale_alu
  |vpiNet:
  \_logic_net: (work@vscale_alu.op), line:5:33, endln:5:35
    |vpiParent:
    \_module_inst: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiName:op
    |vpiFullName:work@vscale_alu.op
  |vpiNet:
  \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
    |vpiParent:
    \_module_inst: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiName:in1
    |vpiFullName:work@vscale_alu.in1
  |vpiNet:
  \_logic_net: (work@vscale_alu.in2), line:7:39, endln:7:42
    |vpiParent:
    \_module_inst: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiName:in2
    |vpiFullName:work@vscale_alu.in2
  |vpiNet:
  \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
    |vpiParent:
    \_module_inst: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiName:out
    |vpiFullName:work@vscale_alu.out
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_alu.shamt), line:11:34, endln:11:39
    |vpiParent:
    \_module_inst: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_alu.shamt)
      |vpiParent:
      \_logic_net: (work@vscale_alu.shamt), line:11:34, endln:11:39
      |vpiFullName:work@vscale_alu.shamt
      |vpiActual:
      \_logic_typespec: , line:11:4, endln:11:16
    |vpiName:shamt
    |vpiFullName:work@vscale_alu.shamt
    |vpiNetType:1
  |vpiPort:
  \_port: (op), line:5:33, endln:5:35
    |vpiParent:
    \_module_inst: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiName:op
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_alu.op.op), line:5:33, endln:5:35
      |vpiParent:
      \_port: (op), line:5:33, endln:5:35
      |vpiName:op
      |vpiFullName:work@vscale_alu.op.op
      |vpiActual:
      \_logic_net: (work@vscale_alu.op), line:5:33, endln:5:35
    |vpiTypedef:
    \_ref_typespec: (work@vscale_alu.op)
      |vpiParent:
      \_port: (op), line:5:33, endln:5:35
      |vpiFullName:work@vscale_alu.op
      |vpiActual:
      \_logic_typespec: , line:5:25, endln:5:32
  |vpiPort:
  \_port: (in1), line:6:39, endln:6:42
    |vpiParent:
    \_module_inst: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiName:in1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_alu.in1.in1), line:6:39, endln:6:42
      |vpiParent:
      \_port: (in1), line:6:39, endln:6:42
      |vpiName:in1
      |vpiFullName:work@vscale_alu.in1.in1
      |vpiActual:
      \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
    |vpiTypedef:
    \_ref_typespec: (work@vscale_alu.in1)
      |vpiParent:
      \_port: (in1), line:6:39, endln:6:42
      |vpiFullName:work@vscale_alu.in1
      |vpiActual:
      \_logic_typespec: , line:6:25, endln:6:33
  |vpiPort:
  \_port: (in2), line:7:39, endln:7:42
    |vpiParent:
    \_module_inst: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiName:in2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_alu.in2.in2), line:7:39, endln:7:42
      |vpiParent:
      \_port: (in2), line:7:39, endln:7:42
      |vpiName:in2
      |vpiFullName:work@vscale_alu.in2.in2
      |vpiActual:
      \_logic_net: (work@vscale_alu.in2), line:7:39, endln:7:42
    |vpiTypedef:
    \_ref_typespec: (work@vscale_alu.in2)
      |vpiParent:
      \_port: (in2), line:7:39, endln:7:42
      |vpiFullName:work@vscale_alu.in2
      |vpiActual:
      \_logic_typespec: , line:7:25, endln:7:33
  |vpiPort:
  \_port: (out), line:8:39, endln:8:42
    |vpiParent:
    \_module_inst: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_alu.out.out), line:8:39, endln:8:42
      |vpiParent:
      \_port: (out), line:8:39, endln:8:42
      |vpiName:out
      |vpiFullName:work@vscale_alu.out.out
      |vpiActual:
      \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
    |vpiTypedef:
    \_ref_typespec: (work@vscale_alu.out)
      |vpiParent:
      \_port: (out), line:8:39, endln:8:42
      |vpiFullName:work@vscale_alu.out
      |vpiActual:
      \_logic_typespec: , line:8:26, endln:8:38
  |vpiProcess:
  \_always: , line:15:4, endln:33:7
    |vpiParent:
    \_module_inst: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiStmt:
    \_event_control: , line:15:11, endln:15:15
      |vpiParent:
      \_always: , line:15:4, endln:33:7
      |vpiStmt:
      \_begin: (work@vscale_alu), line:15:16, endln:33:7
        |vpiParent:
        \_event_control: , line:15:11, endln:15:15
        |vpiFullName:work@vscale_alu
        |vpiStmt:
        \_case_stmt: , line:16:7, endln:32:14
          |vpiParent:
          \_begin: (work@vscale_alu), line:15:16, endln:33:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_alu.op), line:16:13, endln:16:15
            |vpiParent:
            \_begin: (work@vscale_alu), line:15:16, endln:33:7
            |vpiName:op
            |vpiFullName:work@vscale_alu.op
            |vpiActual:
            \_logic_net: (work@vscale_alu.op), line:5:33, endln:5:35
          |vpiCaseItem:
          \_case_item: , line:17:9, endln:17:32
            |vpiParent:
            \_case_stmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_constant: , line:17:9, endln:17:13
              |vpiParent:
              \_case_item: , line:17:9, endln:17:32
              |vpiDecompile:4'd0
              |vpiSize:4
              |DEC:0
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:17:16, endln:17:31
              |vpiParent:
              \_case_item: , line:17:9, endln:17:32
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:17:22, endln:17:31
                |vpiParent:
                \_assignment: , line:17:16, endln:17:31
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@vscale_alu.in1), line:17:22, endln:17:25
                  |vpiParent:
                  \_operation: , line:17:22, endln:17:31
                  |vpiName:in1
                  |vpiFullName:work@vscale_alu.in1
                  |vpiActual:
                  \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
                |vpiOperand:
                \_ref_obj: (work@vscale_alu.in2), line:17:28, endln:17:31
                  |vpiParent:
                  \_operation: , line:17:22, endln:17:31
                  |vpiName:in2
                  |vpiFullName:work@vscale_alu.in2
                  |vpiActual:
                  \_logic_net: (work@vscale_alu.in2), line:7:39, endln:7:42
              |vpiLhs:
              \_ref_obj: (work@vscale_alu.out), line:17:16, endln:17:19
                |vpiParent:
                \_assignment: , line:17:16, endln:17:31
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
          |vpiCaseItem:
          \_case_item: , line:18:9, endln:18:35
            |vpiParent:
            \_case_stmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_constant: , line:18:9, endln:18:13
              |vpiParent:
              \_case_item: , line:18:9, endln:18:35
              |vpiDecompile:4'd1
              |vpiSize:4
              |DEC:1
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:18:16, endln:18:34
              |vpiParent:
              \_case_item: , line:18:9, endln:18:35
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:18:22, endln:18:34
                |vpiParent:
                \_assignment: , line:18:16, endln:18:34
                |vpiOpType:22
                |vpiOperand:
                \_ref_obj: (work@vscale_alu.in1), line:18:22, endln:18:25
                  |vpiParent:
                  \_operation: , line:18:22, endln:18:34
                  |vpiName:in1
                  |vpiFullName:work@vscale_alu.in1
                  |vpiActual:
                  \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
                |vpiOperand:
                \_ref_obj: (work@vscale_alu.shamt), line:18:29, endln:18:34
                  |vpiParent:
                  \_operation: , line:18:22, endln:18:34
                  |vpiName:shamt
                  |vpiFullName:work@vscale_alu.shamt
                  |vpiActual:
                  \_logic_net: (work@vscale_alu.shamt), line:11:34, endln:11:39
              |vpiLhs:
              \_ref_obj: (work@vscale_alu.out), line:18:16, endln:18:19
                |vpiParent:
                \_assignment: , line:18:16, endln:18:34
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
          |vpiCaseItem:
          \_case_item: , line:19:9, endln:19:32
            |vpiParent:
            \_case_stmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_constant: , line:19:9, endln:19:13
              |vpiParent:
              \_case_item: , line:19:9, endln:19:32
              |vpiDecompile:4'd4
              |vpiSize:4
              |DEC:4
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:19:16, endln:19:31
              |vpiParent:
              \_case_item: , line:19:9, endln:19:32
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:19:22, endln:19:31
                |vpiParent:
                \_assignment: , line:19:16, endln:19:31
                |vpiOpType:30
                |vpiOperand:
                \_ref_obj: (work@vscale_alu.in1), line:19:22, endln:19:25
                  |vpiParent:
                  \_operation: , line:19:22, endln:19:31
                  |vpiName:in1
                  |vpiFullName:work@vscale_alu.in1
                  |vpiActual:
                  \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
                |vpiOperand:
                \_ref_obj: (work@vscale_alu.in2), line:19:28, endln:19:31
                  |vpiParent:
                  \_operation: , line:19:22, endln:19:31
                  |vpiName:in2
                  |vpiFullName:work@vscale_alu.in2
                  |vpiActual:
                  \_logic_net: (work@vscale_alu.in2), line:7:39, endln:7:42
              |vpiLhs:
              \_ref_obj: (work@vscale_alu.out), line:19:16, endln:19:19
                |vpiParent:
                \_assignment: , line:19:16, endln:19:31
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
          |vpiCaseItem:
          \_case_item: , line:20:9, endln:20:32
            |vpiParent:
            \_case_stmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_constant: , line:20:9, endln:20:13
              |vpiParent:
              \_case_item: , line:20:9, endln:20:32
              |vpiDecompile:4'd6
              |vpiSize:4
              |DEC:6
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:20:16, endln:20:31
              |vpiParent:
              \_case_item: , line:20:9, endln:20:32
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:20:22, endln:20:31
                |vpiParent:
                \_assignment: , line:20:16, endln:20:31
                |vpiOpType:29
                |vpiOperand:
                \_ref_obj: (work@vscale_alu.in1), line:20:22, endln:20:25
                  |vpiParent:
                  \_operation: , line:20:22, endln:20:31
                  |vpiName:in1
                  |vpiFullName:work@vscale_alu.in1
                  |vpiActual:
                  \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
                |vpiOperand:
                \_ref_obj: (work@vscale_alu.in2), line:20:28, endln:20:31
                  |vpiParent:
                  \_operation: , line:20:22, endln:20:31
                  |vpiName:in2
                  |vpiFullName:work@vscale_alu.in2
                  |vpiActual:
                  \_logic_net: (work@vscale_alu.in2), line:7:39, endln:7:42
              |vpiLhs:
              \_ref_obj: (work@vscale_alu.out), line:20:16, endln:20:19
                |vpiParent:
                \_assignment: , line:20:16, endln:20:31
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
          |vpiCaseItem:
          \_case_item: , line:21:9, endln:21:32
            |vpiParent:
            \_case_stmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_constant: , line:21:9, endln:21:13
              |vpiParent:
              \_case_item: , line:21:9, endln:21:32
              |vpiDecompile:4'd7
              |vpiSize:4
              |DEC:7
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:21:16, endln:21:31
              |vpiParent:
              \_case_item: , line:21:9, endln:21:32
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:21:22, endln:21:31
                |vpiParent:
                \_assignment: , line:21:16, endln:21:31
                |vpiOpType:28
                |vpiOperand:
                \_ref_obj: (work@vscale_alu.in1), line:21:22, endln:21:25
                  |vpiParent:
                  \_operation: , line:21:22, endln:21:31
                  |vpiName:in1
                  |vpiFullName:work@vscale_alu.in1
                  |vpiActual:
                  \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
                |vpiOperand:
                \_ref_obj: (work@vscale_alu.in2), line:21:28, endln:21:31
                  |vpiParent:
                  \_operation: , line:21:22, endln:21:31
                  |vpiName:in2
                  |vpiFullName:work@vscale_alu.in2
                  |vpiActual:
                  \_logic_net: (work@vscale_alu.in2), line:7:39, endln:7:42
              |vpiLhs:
              \_ref_obj: (work@vscale_alu.out), line:21:16, endln:21:19
                |vpiParent:
                \_assignment: , line:21:16, endln:21:31
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
          |vpiCaseItem:
          \_case_item: , line:22:9, endln:22:35
            |vpiParent:
            \_case_stmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_constant: , line:22:9, endln:22:13
              |vpiParent:
              \_case_item: , line:22:9, endln:22:35
              |vpiDecompile:4'd5
              |vpiSize:4
              |DEC:5
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:22:16, endln:22:34
              |vpiParent:
              \_case_item: , line:22:9, endln:22:35
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:22:22, endln:22:34
                |vpiParent:
                \_assignment: , line:22:16, endln:22:34
                |vpiOpType:23
                |vpiOperand:
                \_ref_obj: (work@vscale_alu.in1), line:22:22, endln:22:25
                  |vpiParent:
                  \_operation: , line:22:22, endln:22:34
                  |vpiName:in1
                  |vpiFullName:work@vscale_alu.in1
                  |vpiActual:
                  \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
                |vpiOperand:
                \_ref_obj: (work@vscale_alu.shamt), line:22:29, endln:22:34
                  |vpiParent:
                  \_operation: , line:22:22, endln:22:34
                  |vpiName:shamt
                  |vpiFullName:work@vscale_alu.shamt
                  |vpiActual:
                  \_logic_net: (work@vscale_alu.shamt), line:11:34, endln:11:39
              |vpiLhs:
              \_ref_obj: (work@vscale_alu.out), line:22:16, endln:22:19
                |vpiParent:
                \_assignment: , line:22:16, endln:22:34
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
          |vpiCaseItem:
          \_case_item: , line:23:9, endln:23:42
            |vpiParent:
            \_case_stmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_constant: , line:23:9, endln:23:13
              |vpiParent:
              \_case_item: , line:23:9, endln:23:42
              |vpiDecompile:4'd8
              |vpiSize:4
              |DEC:8
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:23:16, endln:23:41
              |vpiParent:
              \_case_item: , line:23:9, endln:23:42
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:23:22, endln:23:41
                |vpiParent:
                \_assignment: , line:23:16, endln:23:41
                |vpiOpType:33
                |vpiOperand:
                \_constant: , line:23:23, endln:23:28
                  |vpiDecompile:31'b0
                  |vpiSize:31
                  |BIN:0
                  |vpiConstType:3
                |vpiOperand:
                \_operation: , line:23:30, endln:23:40
                  |vpiParent:
                  \_operation: , line:23:22, endln:23:41
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@vscale_alu.in1), line:23:30, endln:23:33
                    |vpiParent:
                    \_operation: , line:23:30, endln:23:40
                    |vpiName:in1
                    |vpiFullName:work@vscale_alu.in1
                    |vpiActual:
                    \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
                  |vpiOperand:
                  \_ref_obj: (work@vscale_alu.in2), line:23:37, endln:23:40
                    |vpiParent:
                    \_operation: , line:23:30, endln:23:40
                    |vpiName:in2
                    |vpiFullName:work@vscale_alu.in2
                    |vpiActual:
                    \_logic_net: (work@vscale_alu.in2), line:7:39, endln:7:42
              |vpiLhs:
              \_ref_obj: (work@vscale_alu.out), line:23:16, endln:23:19
                |vpiParent:
                \_assignment: , line:23:16, endln:23:41
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
          |vpiCaseItem:
          \_case_item: , line:24:9, endln:24:42
            |vpiParent:
            \_case_stmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_constant: , line:24:9, endln:24:13
              |vpiParent:
              \_case_item: , line:24:9, endln:24:42
              |vpiDecompile:4'd9
              |vpiSize:4
              |DEC:9
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:24:16, endln:24:41
              |vpiParent:
              \_case_item: , line:24:9, endln:24:42
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:24:22, endln:24:41
                |vpiParent:
                \_assignment: , line:24:16, endln:24:41
                |vpiOpType:33
                |vpiOperand:
                \_constant: , line:24:23, endln:24:28
                  |vpiDecompile:31'b0
                  |vpiSize:31
                  |BIN:0
                  |vpiConstType:3
                |vpiOperand:
                \_operation: , line:24:30, endln:24:40
                  |vpiParent:
                  \_operation: , line:24:22, endln:24:41
                  |vpiOpType:15
                  |vpiOperand:
                  \_ref_obj: (work@vscale_alu.in1), line:24:30, endln:24:33
                    |vpiParent:
                    \_operation: , line:24:30, endln:24:40
                    |vpiName:in1
                    |vpiFullName:work@vscale_alu.in1
                    |vpiActual:
                    \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
                  |vpiOperand:
                  \_ref_obj: (work@vscale_alu.in2), line:24:37, endln:24:40
                    |vpiParent:
                    \_operation: , line:24:30, endln:24:40
                    |vpiName:in2
                    |vpiFullName:work@vscale_alu.in2
                    |vpiActual:
                    \_logic_net: (work@vscale_alu.in2), line:7:39, endln:7:42
              |vpiLhs:
              \_ref_obj: (work@vscale_alu.out), line:24:16, endln:24:19
                |vpiParent:
                \_assignment: , line:24:16, endln:24:41
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
          |vpiCaseItem:
          \_case_item: , line:25:9, endln:25:33
            |vpiParent:
            \_case_stmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_constant: , line:25:9, endln:25:14
              |vpiParent:
              \_case_item: , line:25:9, endln:25:33
              |vpiDecompile:4'd10
              |vpiSize:4
              |DEC:10
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:25:17, endln:25:32
              |vpiParent:
              \_case_item: , line:25:9, endln:25:33
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:25:23, endln:25:32
                |vpiParent:
                \_assignment: , line:25:17, endln:25:32
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@vscale_alu.in1), line:25:23, endln:25:26
                  |vpiParent:
                  \_operation: , line:25:23, endln:25:32
                  |vpiName:in1
                  |vpiFullName:work@vscale_alu.in1
                  |vpiActual:
                  \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
                |vpiOperand:
                \_ref_obj: (work@vscale_alu.in2), line:25:29, endln:25:32
                  |vpiParent:
                  \_operation: , line:25:23, endln:25:32
                  |vpiName:in2
                  |vpiFullName:work@vscale_alu.in2
                  |vpiActual:
                  \_logic_net: (work@vscale_alu.in2), line:7:39, endln:7:42
              |vpiLhs:
              \_ref_obj: (work@vscale_alu.out), line:25:17, endln:25:20
                |vpiParent:
                \_assignment: , line:25:17, endln:25:32
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
          |vpiCaseItem:
          \_case_item: , line:26:9, endln:26:46
            |vpiParent:
            \_case_stmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_constant: , line:26:9, endln:26:14
              |vpiParent:
              \_case_item: , line:26:9, endln:26:46
              |vpiDecompile:4'd11
              |vpiSize:4
              |DEC:11
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:26:17, endln:26:45
              |vpiParent:
              \_case_item: , line:26:9, endln:26:46
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:26:23, endln:26:45
                |vpiParent:
                \_assignment: , line:26:17, endln:26:45
                |vpiOpType:42
                |vpiOperand:
                \_sys_func_call: ($signed), line:26:23, endln:26:30
                  |vpiParent:
                  \_operation: , line:26:23, endln:26:45
                  |vpiArgument:
                  \_ref_obj: (work@vscale_alu.in1), line:26:31, endln:26:34
                    |vpiParent:
                    \_sys_func_call: ($signed), line:26:23, endln:26:30
                    |vpiName:in1
                    |vpiFullName:work@vscale_alu.in1
                    |vpiActual:
                    \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
                  |vpiName:$signed
                |vpiOperand:
                \_ref_obj: (work@vscale_alu.shamt), line:26:40, endln:26:45
                  |vpiParent:
                  \_operation: , line:26:23, endln:26:45
                  |vpiName:shamt
                  |vpiFullName:work@vscale_alu.shamt
                  |vpiActual:
                  \_logic_net: (work@vscale_alu.shamt), line:11:34, endln:11:39
              |vpiLhs:
              \_ref_obj: (work@vscale_alu.out), line:26:17, endln:26:20
                |vpiParent:
                \_assignment: , line:26:17, endln:26:45
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
          |vpiCaseItem:
          \_case_item: , line:27:9, endln:27:60
            |vpiParent:
            \_case_stmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_constant: , line:27:9, endln:27:14
              |vpiParent:
              \_case_item: , line:27:9, endln:27:60
              |vpiDecompile:4'd12
              |vpiSize:4
              |DEC:12
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:27:17, endln:27:59
              |vpiParent:
              \_case_item: , line:27:9, endln:27:60
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:27:23, endln:27:59
                |vpiParent:
                \_assignment: , line:27:17, endln:27:59
                |vpiOpType:33
                |vpiOperand:
                \_constant: , line:27:24, endln:27:29
                  |vpiDecompile:31'b0
                  |vpiSize:31
                  |BIN:0
                  |vpiConstType:3
                |vpiOperand:
                \_operation: , line:27:31, endln:27:58
                  |vpiParent:
                  \_operation: , line:27:23, endln:27:59
                  |vpiOpType:20
                  |vpiOperand:
                  \_sys_func_call: ($signed), line:27:31, endln:27:38
                    |vpiParent:
                    \_operation: , line:27:31, endln:27:58
                    |vpiArgument:
                    \_ref_obj: (work@vscale_alu.in1), line:27:39, endln:27:42
                      |vpiParent:
                      \_sys_func_call: ($signed), line:27:31, endln:27:38
                      |vpiName:in1
                      |vpiFullName:work@vscale_alu.in1
                      |vpiActual:
                      \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
                    |vpiName:$signed
                  |vpiOperand:
                  \_sys_func_call: ($signed), line:27:46, endln:27:53
                    |vpiParent:
                    \_operation: , line:27:31, endln:27:58
                    |vpiArgument:
                    \_ref_obj: (work@vscale_alu.in2), line:27:54, endln:27:57
                      |vpiParent:
                      \_sys_func_call: ($signed), line:27:46, endln:27:53
                      |vpiName:in2
                      |vpiFullName:work@vscale_alu.in2
                      |vpiActual:
                      \_logic_net: (work@vscale_alu.in2), line:7:39, endln:7:42
                    |vpiName:$signed
              |vpiLhs:
              \_ref_obj: (work@vscale_alu.out), line:27:17, endln:27:20
                |vpiParent:
                \_assignment: , line:27:17, endln:27:59
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
          |vpiCaseItem:
          \_case_item: , line:28:9, endln:28:61
            |vpiParent:
            \_case_stmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_constant: , line:28:9, endln:28:14
              |vpiParent:
              \_case_item: , line:28:9, endln:28:61
              |vpiDecompile:4'd13
              |vpiSize:4
              |DEC:13
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:28:17, endln:28:60
              |vpiParent:
              \_case_item: , line:28:9, endln:28:61
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:28:23, endln:28:60
                |vpiParent:
                \_assignment: , line:28:17, endln:28:60
                |vpiOpType:33
                |vpiOperand:
                \_constant: , line:28:24, endln:28:29
                  |vpiDecompile:31'b0
                  |vpiSize:31
                  |BIN:0
                  |vpiConstType:3
                |vpiOperand:
                \_operation: , line:28:31, endln:28:59
                  |vpiParent:
                  \_operation: , line:28:23, endln:28:60
                  |vpiOpType:19
                  |vpiOperand:
                  \_sys_func_call: ($signed), line:28:31, endln:28:38
                    |vpiParent:
                    \_operation: , line:28:31, endln:28:59
                    |vpiArgument:
                    \_ref_obj: (work@vscale_alu.in1), line:28:39, endln:28:42
                      |vpiParent:
                      \_sys_func_call: ($signed), line:28:31, endln:28:38
                      |vpiName:in1
                      |vpiFullName:work@vscale_alu.in1
                      |vpiActual:
                      \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
                    |vpiName:$signed
                  |vpiOperand:
                  \_sys_func_call: ($signed), line:28:47, endln:28:54
                    |vpiParent:
                    \_operation: , line:28:31, endln:28:59
                    |vpiArgument:
                    \_ref_obj: (work@vscale_alu.in2), line:28:55, endln:28:58
                      |vpiParent:
                      \_sys_func_call: ($signed), line:28:47, endln:28:54
                      |vpiName:in2
                      |vpiFullName:work@vscale_alu.in2
                      |vpiActual:
                      \_logic_net: (work@vscale_alu.in2), line:7:39, endln:7:42
                    |vpiName:$signed
              |vpiLhs:
              \_ref_obj: (work@vscale_alu.out), line:28:17, endln:28:20
                |vpiParent:
                \_assignment: , line:28:17, endln:28:60
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
          |vpiCaseItem:
          \_case_item: , line:29:9, endln:29:42
            |vpiParent:
            \_case_stmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_constant: , line:29:9, endln:29:14
              |vpiParent:
              \_case_item: , line:29:9, endln:29:42
              |vpiDecompile:4'd14
              |vpiSize:4
              |DEC:14
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:29:17, endln:29:41
              |vpiParent:
              \_case_item: , line:29:9, endln:29:42
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:29:23, endln:29:41
                |vpiParent:
                \_assignment: , line:29:17, endln:29:41
                |vpiOpType:33
                |vpiOperand:
                \_constant: , line:29:24, endln:29:29
                  |vpiDecompile:31'b0
                  |vpiSize:31
                  |BIN:0
                  |vpiConstType:3
                |vpiOperand:
                \_operation: , line:29:31, endln:29:40
                  |vpiParent:
                  \_operation: , line:29:23, endln:29:41
                  |vpiOpType:20
                  |vpiOperand:
                  \_ref_obj: (work@vscale_alu.in1), line:29:31, endln:29:34
                    |vpiParent:
                    \_operation: , line:29:31, endln:29:40
                    |vpiName:in1
                    |vpiFullName:work@vscale_alu.in1
                    |vpiActual:
                    \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
                  |vpiOperand:
                  \_ref_obj: (work@vscale_alu.in2), line:29:37, endln:29:40
                    |vpiParent:
                    \_operation: , line:29:31, endln:29:40
                    |vpiName:in2
                    |vpiFullName:work@vscale_alu.in2
                    |vpiActual:
                    \_logic_net: (work@vscale_alu.in2), line:7:39, endln:7:42
              |vpiLhs:
              \_ref_obj: (work@vscale_alu.out), line:29:17, endln:29:20
                |vpiParent:
                \_assignment: , line:29:17, endln:29:41
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
          |vpiCaseItem:
          \_case_item: , line:30:9, endln:30:43
            |vpiParent:
            \_case_stmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_constant: , line:30:9, endln:30:14
              |vpiParent:
              \_case_item: , line:30:9, endln:30:43
              |vpiDecompile:4'd15
              |vpiSize:4
              |DEC:15
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:30:17, endln:30:42
              |vpiParent:
              \_case_item: , line:30:9, endln:30:43
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:30:23, endln:30:42
                |vpiParent:
                \_assignment: , line:30:17, endln:30:42
                |vpiOpType:33
                |vpiOperand:
                \_constant: , line:30:24, endln:30:29
                  |vpiDecompile:31'b0
                  |vpiSize:31
                  |BIN:0
                  |vpiConstType:3
                |vpiOperand:
                \_operation: , line:30:31, endln:30:41
                  |vpiParent:
                  \_operation: , line:30:23, endln:30:42
                  |vpiOpType:19
                  |vpiOperand:
                  \_ref_obj: (work@vscale_alu.in1), line:30:31, endln:30:34
                    |vpiParent:
                    \_operation: , line:30:31, endln:30:41
                    |vpiName:in1
                    |vpiFullName:work@vscale_alu.in1
                    |vpiActual:
                    \_logic_net: (work@vscale_alu.in1), line:6:39, endln:6:42
                  |vpiOperand:
                  \_ref_obj: (work@vscale_alu.in2), line:30:38, endln:30:41
                    |vpiParent:
                    \_operation: , line:30:31, endln:30:41
                    |vpiName:in2
                    |vpiFullName:work@vscale_alu.in2
                    |vpiActual:
                    \_logic_net: (work@vscale_alu.in2), line:7:39, endln:7:42
              |vpiLhs:
              \_ref_obj: (work@vscale_alu.out), line:30:17, endln:30:20
                |vpiParent:
                \_assignment: , line:30:17, endln:30:42
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
          |vpiCaseItem:
          \_case_item: , line:31:9, endln:31:27
            |vpiParent:
            \_case_stmt: , line:16:7, endln:32:14
            |vpiStmt:
            \_assignment: , line:31:19, endln:31:26
              |vpiParent:
              \_case_item: , line:31:9, endln:31:27
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:31:25, endln:31:26
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_alu.out), line:31:19, endln:31:22
                |vpiParent:
                \_assignment: , line:31:19, endln:31:26
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_logic_net: (work@vscale_alu.out), line:8:39, endln:8:42
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:13:11, endln:13:29
    |vpiParent:
    \_module_inst: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiRhs:
    \_part_select: in2 (work@vscale_alu.in2), line:13:19, endln:13:29
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:29
      |vpiName:in2
      |vpiFullName:work@vscale_alu.in2
      |vpiDefName:in2
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_operation: , line:13:23, endln:13:26
        |vpiParent:
        \_part_select: in2 (work@vscale_alu.in2), line:13:19, endln:13:29
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:13:23, endln:13:24
          |vpiParent:
          \_operation: , line:13:23, endln:13:26
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:13:25, endln:13:26
          |vpiParent:
          \_operation: , line:13:23, endln:13:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:13:27, endln:13:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_alu.shamt), line:13:11, endln:13:16
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:29
      |vpiName:shamt
      |vpiFullName:work@vscale_alu.shamt
      |vpiActual:
      \_logic_net: (work@vscale_alu.shamt), line:11:34, endln:11:39
|uhdmallModules:
\_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@vscale_core
  |vpiDefName:work@vscale_core
  |vpiNet:
  \_logic_net: (work@vscale_core.clk), line:7:32, endln:7:35
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:clk
    |vpiFullName:work@vscale_core.clk
  |vpiNet:
  \_logic_net: (work@vscale_core.ext_interrupts), line:8:30, endln:8:44
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:ext_interrupts
    |vpiFullName:work@vscale_core.ext_interrupts
  |vpiNet:
  \_logic_net: (work@vscale_core.imem_haddr), line:9:37, endln:9:47
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_haddr
    |vpiFullName:work@vscale_core.imem_haddr
  |vpiNet:
  \_logic_net: (work@vscale_core.imem_hwrite), line:10:33, endln:10:44
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hwrite
    |vpiFullName:work@vscale_core.imem_hwrite
  |vpiNet:
  \_logic_net: (work@vscale_core.imem_hsize), line:11:36, endln:11:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hsize
    |vpiFullName:work@vscale_core.imem_hsize
  |vpiNet:
  \_logic_net: (work@vscale_core.imem_hburst), line:12:35, endln:12:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hburst
    |vpiFullName:work@vscale_core.imem_hburst
  |vpiNet:
  \_logic_net: (work@vscale_core.imem_hmastlock), line:13:33, endln:13:47
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hmastlock
    |vpiFullName:work@vscale_core.imem_hmastlock
  |vpiNet:
  \_logic_net: (work@vscale_core.imem_hprot), line:14:36, endln:14:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hprot
    |vpiFullName:work@vscale_core.imem_hprot
  |vpiNet:
  \_logic_net: (work@vscale_core.imem_htrans), line:15:35, endln:15:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_htrans
    |vpiFullName:work@vscale_core.imem_htrans
  |vpiNet:
  \_logic_net: (work@vscale_core.imem_hwdata), line:16:38, endln:16:49
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hwdata
    |vpiFullName:work@vscale_core.imem_hwdata
  |vpiNet:
  \_logic_net: (work@vscale_core.imem_hrdata), line:17:38, endln:17:49
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hrdata
    |vpiFullName:work@vscale_core.imem_hrdata
  |vpiNet:
  \_logic_net: (work@vscale_core.imem_hready), line:18:32, endln:18:43
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hready
    |vpiFullName:work@vscale_core.imem_hready
  |vpiNet:
  \_logic_net: (work@vscale_core.imem_hresp), line:19:36, endln:19:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hresp
    |vpiFullName:work@vscale_core.imem_hresp
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_haddr), line:20:37, endln:20:47
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_haddr
    |vpiFullName:work@vscale_core.dmem_haddr
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_hwrite), line:21:33, endln:21:44
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hwrite
    |vpiFullName:work@vscale_core.dmem_hwrite
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_hsize), line:22:36, endln:22:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hsize
    |vpiFullName:work@vscale_core.dmem_hsize
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_hburst), line:23:35, endln:23:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hburst
    |vpiFullName:work@vscale_core.dmem_hburst
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_hmastlock), line:24:33, endln:24:47
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hmastlock
    |vpiFullName:work@vscale_core.dmem_hmastlock
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_hprot), line:25:36, endln:25:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hprot
    |vpiFullName:work@vscale_core.dmem_hprot
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_htrans), line:26:35, endln:26:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_htrans
    |vpiFullName:work@vscale_core.dmem_htrans
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_hwdata), line:27:38, endln:27:49
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hwdata
    |vpiFullName:work@vscale_core.dmem_hwdata
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_hrdata), line:28:38, endln:28:49
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hrdata
    |vpiFullName:work@vscale_core.dmem_hrdata
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_hready), line:29:32, endln:29:43
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hready
    |vpiFullName:work@vscale_core.dmem_hready
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_hresp), line:30:36, endln:30:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hresp
    |vpiFullName:work@vscale_core.dmem_hresp
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_reset), line:31:32, endln:31:42
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_reset
    |vpiFullName:work@vscale_core.htif_reset
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_id), line:32:32, endln:32:39
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_id
    |vpiFullName:work@vscale_core.htif_id
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_pcr_req_valid), line:33:32, endln:33:50
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_valid
    |vpiFullName:work@vscale_core.htif_pcr_req_valid
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_pcr_req_ready), line:34:33, endln:34:51
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_ready
    |vpiFullName:work@vscale_core.htif_pcr_req_ready
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_pcr_req_rw), line:35:32, endln:35:47
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_rw
    |vpiFullName:work@vscale_core.htif_pcr_req_rw
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_pcr_req_addr), line:36:39, endln:36:56
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_addr
    |vpiFullName:work@vscale_core.htif_pcr_req_addr
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_pcr_req_data), line:37:39, endln:37:56
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_data
    |vpiFullName:work@vscale_core.htif_pcr_req_data
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_pcr_resp_valid), line:38:33, endln:38:52
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_resp_valid
    |vpiFullName:work@vscale_core.htif_pcr_resp_valid
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_pcr_resp_ready), line:39:32, endln:39:51
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_resp_ready
    |vpiFullName:work@vscale_core.htif_pcr_resp_ready
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_pcr_resp_data), line:40:39, endln:40:57
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_resp_data
    |vpiFullName:work@vscale_core.htif_pcr_resp_data
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_ipi_req_ready), line:41:32, endln:41:50
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_req_ready
    |vpiFullName:work@vscale_core.htif_ipi_req_ready
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_ipi_req_valid), line:42:33, endln:42:51
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_req_valid
    |vpiFullName:work@vscale_core.htif_ipi_req_valid
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_ipi_req_data), line:43:33, endln:43:50
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_req_data
    |vpiFullName:work@vscale_core.htif_ipi_req_data
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_ipi_resp_ready), line:44:33, endln:44:52
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_resp_ready
    |vpiFullName:work@vscale_core.htif_ipi_resp_ready
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_ipi_resp_valid), line:45:32, endln:45:51
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_resp_valid
    |vpiFullName:work@vscale_core.htif_ipi_resp_valid
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_ipi_resp_data), line:46:32, endln:46:50
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_resp_data
    |vpiFullName:work@vscale_core.htif_ipi_resp_data
  |vpiNet:
  \_logic_net: (work@vscale_core.htif_debug_stats_pcr), line:47:33, endln:47:53
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_debug_stats_pcr
    |vpiFullName:work@vscale_core.htif_debug_stats_pcr
  |vpiNet:
  \_logic_net: (work@vscale_core.imem_wait), line:50:52, endln:50:61
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_core.imem_wait)
      |vpiParent:
      \_logic_net: (work@vscale_core.imem_wait), line:50:52, endln:50:61
      |vpiFullName:work@vscale_core.imem_wait
      |vpiActual:
      \_logic_typespec: , line:50:4, endln:50:8
    |vpiName:imem_wait
    |vpiFullName:work@vscale_core.imem_wait
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_core.imem_addr), line:51:37, endln:51:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_core.imem_addr)
      |vpiParent:
      \_logic_net: (work@vscale_core.imem_addr), line:51:37, endln:51:46
      |vpiFullName:work@vscale_core.imem_addr
      |vpiActual:
      \_logic_typespec: , line:51:4, endln:51:17
    |vpiName:imem_addr
    |vpiFullName:work@vscale_core.imem_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_core.imem_rdata), line:52:38, endln:52:48
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_core.imem_rdata)
      |vpiParent:
      \_logic_net: (work@vscale_core.imem_rdata), line:52:38, endln:52:48
      |vpiFullName:work@vscale_core.imem_rdata
      |vpiActual:
      \_logic_typespec: , line:52:4, endln:52:17
    |vpiName:imem_rdata
    |vpiFullName:work@vscale_core.imem_rdata
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_core.imem_badmem_e), line:53:52, endln:53:65
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_core.imem_badmem_e)
      |vpiParent:
      \_logic_net: (work@vscale_core.imem_badmem_e), line:53:52, endln:53:65
      |vpiFullName:work@vscale_core.imem_badmem_e
      |vpiActual:
      \_logic_typespec: , line:53:4, endln:53:8
    |vpiName:imem_badmem_e
    |vpiFullName:work@vscale_core.imem_badmem_e
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_wait), line:54:52, endln:54:61
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_core.dmem_wait)
      |vpiParent:
      \_logic_net: (work@vscale_core.dmem_wait), line:54:52, endln:54:61
      |vpiFullName:work@vscale_core.dmem_wait
      |vpiActual:
      \_logic_typespec: , line:54:4, endln:54:8
    |vpiName:dmem_wait
    |vpiFullName:work@vscale_core.dmem_wait
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_en), line:55:52, endln:55:59
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_core.dmem_en)
      |vpiParent:
      \_logic_net: (work@vscale_core.dmem_en), line:55:52, endln:55:59
      |vpiFullName:work@vscale_core.dmem_en
      |vpiActual:
      \_logic_typespec: , line:55:4, endln:55:8
    |vpiName:dmem_en
    |vpiFullName:work@vscale_core.dmem_en
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_wen), line:56:52, endln:56:60
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_core.dmem_wen)
      |vpiParent:
      \_logic_net: (work@vscale_core.dmem_wen), line:56:52, endln:56:60
      |vpiFullName:work@vscale_core.dmem_wen
      |vpiActual:
      \_logic_typespec: , line:56:4, endln:56:8
    |vpiName:dmem_wen
    |vpiFullName:work@vscale_core.dmem_wen
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_size), line:57:36, endln:57:45
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_core.dmem_size)
      |vpiParent:
      \_logic_net: (work@vscale_core.dmem_size), line:57:36, endln:57:45
      |vpiFullName:work@vscale_core.dmem_size
      |vpiActual:
      \_logic_typespec: , line:57:4, endln:57:16
    |vpiName:dmem_size
    |vpiFullName:work@vscale_core.dmem_size
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_addr), line:58:37, endln:58:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_core.dmem_addr)
      |vpiParent:
      \_logic_net: (work@vscale_core.dmem_addr), line:58:37, endln:58:46
      |vpiFullName:work@vscale_core.dmem_addr
      |vpiActual:
      \_logic_typespec: , line:58:4, endln:58:17
    |vpiName:dmem_addr
    |vpiFullName:work@vscale_core.dmem_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_wdata_delayed), line:59:38, endln:59:56
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_core.dmem_wdata_delayed)
      |vpiParent:
      \_logic_net: (work@vscale_core.dmem_wdata_delayed), line:59:38, endln:59:56
      |vpiFullName:work@vscale_core.dmem_wdata_delayed
      |vpiActual:
      \_logic_typespec: , line:59:4, endln:59:17
    |vpiName:dmem_wdata_delayed
    |vpiFullName:work@vscale_core.dmem_wdata_delayed
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_rdata), line:60:38, endln:60:48
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_core.dmem_rdata)
      |vpiParent:
      \_logic_net: (work@vscale_core.dmem_rdata), line:60:38, endln:60:48
      |vpiFullName:work@vscale_core.dmem_rdata
      |vpiActual:
      \_logic_typespec: , line:60:4, endln:60:17
    |vpiName:dmem_rdata
    |vpiFullName:work@vscale_core.dmem_rdata
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_core.dmem_badmem_e), line:61:52, endln:61:65
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_core.dmem_badmem_e)
      |vpiParent:
      \_logic_net: (work@vscale_core.dmem_badmem_e), line:61:52, endln:61:65
      |vpiFullName:work@vscale_core.dmem_badmem_e
      |vpiActual:
      \_logic_typespec: , line:61:4, endln:61:8
    |vpiName:dmem_badmem_e
    |vpiFullName:work@vscale_core.dmem_badmem_e
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (EOF), line:8:16, endln:8:19
    |vpiParent:
    \_operation: , line:8:13, endln:8:19
    |vpiName:EOF
    |vpiNetType:1
  |vpiPort:
  \_port: (clk), line:7:32, endln:7:35
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.clk.clk), line:7:32, endln:7:35
      |vpiParent:
      \_port: (clk), line:7:32, endln:7:35
      |vpiName:clk
      |vpiFullName:work@vscale_core.clk.clk
      |vpiActual:
      \_logic_net: (work@vscale_core.clk), line:7:32, endln:7:35
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.clk)
      |vpiParent:
      \_port: (clk), line:7:32, endln:7:35
      |vpiFullName:work@vscale_core.clk
      |vpiActual:
      \_logic_typespec: , line:7:32, endln:7:32
  |vpiPort:
  \_port: (ext_interrupts), line:8:30, endln:8:44
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:ext_interrupts
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.ext_interrupts.ext_interrupts), line:8:30, endln:8:44
      |vpiParent:
      \_port: (ext_interrupts), line:8:30, endln:8:44
      |vpiName:ext_interrupts
      |vpiFullName:work@vscale_core.ext_interrupts.ext_interrupts
      |vpiActual:
      \_logic_net: (work@vscale_core.ext_interrupts), line:8:30, endln:8:44
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.ext_interrupts)
      |vpiParent:
      \_port: (ext_interrupts), line:8:30, endln:8:44
      |vpiFullName:work@vscale_core.ext_interrupts
      |vpiActual:
      \_logic_typespec: , line:8:12, endln:8:25
  |vpiPort:
  \_port: (imem_haddr), line:9:37, endln:9:47
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_haddr
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.imem_haddr.imem_haddr), line:9:37, endln:9:47
      |vpiParent:
      \_port: (imem_haddr), line:9:37, endln:9:47
      |vpiName:imem_haddr
      |vpiFullName:work@vscale_core.imem_haddr.imem_haddr
      |vpiActual:
      \_logic_net: (work@vscale_core.imem_haddr), line:9:37, endln:9:47
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.imem_haddr)
      |vpiParent:
      \_port: (imem_haddr), line:9:37, endln:9:47
      |vpiFullName:work@vscale_core.imem_haddr
      |vpiActual:
      \_logic_typespec: , line:9:27, endln:9:35
  |vpiPort:
  \_port: (imem_hwrite), line:10:33, endln:10:44
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hwrite
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.imem_hwrite.imem_hwrite), line:10:33, endln:10:44
      |vpiParent:
      \_port: (imem_hwrite), line:10:33, endln:10:44
      |vpiName:imem_hwrite
      |vpiFullName:work@vscale_core.imem_hwrite.imem_hwrite
      |vpiActual:
      \_logic_net: (work@vscale_core.imem_hwrite), line:10:33, endln:10:44
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.imem_hwrite)
      |vpiParent:
      \_port: (imem_hwrite), line:10:33, endln:10:44
      |vpiFullName:work@vscale_core.imem_hwrite
      |vpiActual:
      \_logic_typespec: , line:10:33, endln:10:33
  |vpiPort:
  \_port: (imem_hsize), line:11:36, endln:11:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hsize
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.imem_hsize.imem_hsize), line:11:36, endln:11:46
      |vpiParent:
      \_port: (imem_hsize), line:11:36, endln:11:46
      |vpiName:imem_hsize
      |vpiFullName:work@vscale_core.imem_hsize.imem_hsize
      |vpiActual:
      \_logic_net: (work@vscale_core.imem_hsize), line:11:36, endln:11:46
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.imem_hsize)
      |vpiParent:
      \_port: (imem_hsize), line:11:36, endln:11:46
      |vpiFullName:work@vscale_core.imem_hsize
      |vpiActual:
      \_logic_typespec: , line:11:27, endln:11:34
  |vpiPort:
  \_port: (imem_hburst), line:12:35, endln:12:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hburst
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.imem_hburst.imem_hburst), line:12:35, endln:12:46
      |vpiParent:
      \_port: (imem_hburst), line:12:35, endln:12:46
      |vpiName:imem_hburst
      |vpiFullName:work@vscale_core.imem_hburst.imem_hburst
      |vpiActual:
      \_logic_net: (work@vscale_core.imem_hburst), line:12:35, endln:12:46
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.imem_hburst)
      |vpiParent:
      \_port: (imem_hburst), line:12:35, endln:12:46
      |vpiFullName:work@vscale_core.imem_hburst
      |vpiActual:
      \_logic_typespec: , line:12:27, endln:12:34
  |vpiPort:
  \_port: (imem_hmastlock), line:13:33, endln:13:47
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hmastlock
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.imem_hmastlock.imem_hmastlock), line:13:33, endln:13:47
      |vpiParent:
      \_port: (imem_hmastlock), line:13:33, endln:13:47
      |vpiName:imem_hmastlock
      |vpiFullName:work@vscale_core.imem_hmastlock.imem_hmastlock
      |vpiActual:
      \_logic_net: (work@vscale_core.imem_hmastlock), line:13:33, endln:13:47
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.imem_hmastlock)
      |vpiParent:
      \_port: (imem_hmastlock), line:13:33, endln:13:47
      |vpiFullName:work@vscale_core.imem_hmastlock
      |vpiActual:
      \_logic_typespec: , line:13:33, endln:13:33
  |vpiPort:
  \_port: (imem_hprot), line:14:36, endln:14:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hprot
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.imem_hprot.imem_hprot), line:14:36, endln:14:46
      |vpiParent:
      \_port: (imem_hprot), line:14:36, endln:14:46
      |vpiName:imem_hprot
      |vpiFullName:work@vscale_core.imem_hprot.imem_hprot
      |vpiActual:
      \_logic_net: (work@vscale_core.imem_hprot), line:14:36, endln:14:46
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.imem_hprot)
      |vpiParent:
      \_port: (imem_hprot), line:14:36, endln:14:46
      |vpiFullName:work@vscale_core.imem_hprot
      |vpiActual:
      \_logic_typespec: , line:14:27, endln:14:34
  |vpiPort:
  \_port: (imem_htrans), line:15:35, endln:15:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_htrans
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.imem_htrans.imem_htrans), line:15:35, endln:15:46
      |vpiParent:
      \_port: (imem_htrans), line:15:35, endln:15:46
      |vpiName:imem_htrans
      |vpiFullName:work@vscale_core.imem_htrans.imem_htrans
      |vpiActual:
      \_logic_net: (work@vscale_core.imem_htrans), line:15:35, endln:15:46
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.imem_htrans)
      |vpiParent:
      \_port: (imem_htrans), line:15:35, endln:15:46
      |vpiFullName:work@vscale_core.imem_htrans
      |vpiActual:
      \_logic_typespec: , line:15:27, endln:15:34
  |vpiPort:
  \_port: (imem_hwdata), line:16:38, endln:16:49
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hwdata
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.imem_hwdata.imem_hwdata), line:16:38, endln:16:49
      |vpiParent:
      \_port: (imem_hwdata), line:16:38, endln:16:49
      |vpiName:imem_hwdata
      |vpiFullName:work@vscale_core.imem_hwdata.imem_hwdata
      |vpiActual:
      \_logic_net: (work@vscale_core.imem_hwdata), line:16:38, endln:16:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.imem_hwdata)
      |vpiParent:
      \_port: (imem_hwdata), line:16:38, endln:16:49
      |vpiFullName:work@vscale_core.imem_hwdata
      |vpiActual:
      \_logic_typespec: , line:16:27, endln:16:35
  |vpiPort:
  \_port: (imem_hrdata), line:17:38, endln:17:49
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hrdata
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.imem_hrdata.imem_hrdata), line:17:38, endln:17:49
      |vpiParent:
      \_port: (imem_hrdata), line:17:38, endln:17:49
      |vpiName:imem_hrdata
      |vpiFullName:work@vscale_core.imem_hrdata.imem_hrdata
      |vpiActual:
      \_logic_net: (work@vscale_core.imem_hrdata), line:17:38, endln:17:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.imem_hrdata)
      |vpiParent:
      \_port: (imem_hrdata), line:17:38, endln:17:49
      |vpiFullName:work@vscale_core.imem_hrdata
      |vpiActual:
      \_logic_typespec: , line:17:26, endln:17:34
  |vpiPort:
  \_port: (imem_hready), line:18:32, endln:18:43
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hready
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.imem_hready.imem_hready), line:18:32, endln:18:43
      |vpiParent:
      \_port: (imem_hready), line:18:32, endln:18:43
      |vpiName:imem_hready
      |vpiFullName:work@vscale_core.imem_hready.imem_hready
      |vpiActual:
      \_logic_net: (work@vscale_core.imem_hready), line:18:32, endln:18:43
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.imem_hready)
      |vpiParent:
      \_port: (imem_hready), line:18:32, endln:18:43
      |vpiFullName:work@vscale_core.imem_hready
      |vpiActual:
      \_logic_typespec: , line:18:32, endln:18:32
  |vpiPort:
  \_port: (imem_hresp), line:19:36, endln:19:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hresp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.imem_hresp.imem_hresp), line:19:36, endln:19:46
      |vpiParent:
      \_port: (imem_hresp), line:19:36, endln:19:46
      |vpiName:imem_hresp
      |vpiFullName:work@vscale_core.imem_hresp.imem_hresp
      |vpiActual:
      \_logic_net: (work@vscale_core.imem_hresp), line:19:36, endln:19:46
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.imem_hresp)
      |vpiParent:
      \_port: (imem_hresp), line:19:36, endln:19:46
      |vpiFullName:work@vscale_core.imem_hresp
      |vpiActual:
      \_logic_typespec: , line:19:26, endln:19:33
  |vpiPort:
  \_port: (dmem_haddr), line:20:37, endln:20:47
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_haddr
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.dmem_haddr.dmem_haddr), line:20:37, endln:20:47
      |vpiParent:
      \_port: (dmem_haddr), line:20:37, endln:20:47
      |vpiName:dmem_haddr
      |vpiFullName:work@vscale_core.dmem_haddr.dmem_haddr
      |vpiActual:
      \_logic_net: (work@vscale_core.dmem_haddr), line:20:37, endln:20:47
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.dmem_haddr)
      |vpiParent:
      \_port: (dmem_haddr), line:20:37, endln:20:47
      |vpiFullName:work@vscale_core.dmem_haddr
      |vpiActual:
      \_logic_typespec: , line:20:27, endln:20:35
  |vpiPort:
  \_port: (dmem_hwrite), line:21:33, endln:21:44
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hwrite
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.dmem_hwrite.dmem_hwrite), line:21:33, endln:21:44
      |vpiParent:
      \_port: (dmem_hwrite), line:21:33, endln:21:44
      |vpiName:dmem_hwrite
      |vpiFullName:work@vscale_core.dmem_hwrite.dmem_hwrite
      |vpiActual:
      \_logic_net: (work@vscale_core.dmem_hwrite), line:21:33, endln:21:44
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.dmem_hwrite)
      |vpiParent:
      \_port: (dmem_hwrite), line:21:33, endln:21:44
      |vpiFullName:work@vscale_core.dmem_hwrite
      |vpiActual:
      \_logic_typespec: , line:21:33, endln:21:33
  |vpiPort:
  \_port: (dmem_hsize), line:22:36, endln:22:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hsize
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.dmem_hsize.dmem_hsize), line:22:36, endln:22:46
      |vpiParent:
      \_port: (dmem_hsize), line:22:36, endln:22:46
      |vpiName:dmem_hsize
      |vpiFullName:work@vscale_core.dmem_hsize.dmem_hsize
      |vpiActual:
      \_logic_net: (work@vscale_core.dmem_hsize), line:22:36, endln:22:46
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.dmem_hsize)
      |vpiParent:
      \_port: (dmem_hsize), line:22:36, endln:22:46
      |vpiFullName:work@vscale_core.dmem_hsize
      |vpiActual:
      \_logic_typespec: , line:22:27, endln:22:34
  |vpiPort:
  \_port: (dmem_hburst), line:23:35, endln:23:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hburst
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.dmem_hburst.dmem_hburst), line:23:35, endln:23:46
      |vpiParent:
      \_port: (dmem_hburst), line:23:35, endln:23:46
      |vpiName:dmem_hburst
      |vpiFullName:work@vscale_core.dmem_hburst.dmem_hburst
      |vpiActual:
      \_logic_net: (work@vscale_core.dmem_hburst), line:23:35, endln:23:46
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.dmem_hburst)
      |vpiParent:
      \_port: (dmem_hburst), line:23:35, endln:23:46
      |vpiFullName:work@vscale_core.dmem_hburst
      |vpiActual:
      \_logic_typespec: , line:23:27, endln:23:34
  |vpiPort:
  \_port: (dmem_hmastlock), line:24:33, endln:24:47
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hmastlock
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.dmem_hmastlock.dmem_hmastlock), line:24:33, endln:24:47
      |vpiParent:
      \_port: (dmem_hmastlock), line:24:33, endln:24:47
      |vpiName:dmem_hmastlock
      |vpiFullName:work@vscale_core.dmem_hmastlock.dmem_hmastlock
      |vpiActual:
      \_logic_net: (work@vscale_core.dmem_hmastlock), line:24:33, endln:24:47
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.dmem_hmastlock)
      |vpiParent:
      \_port: (dmem_hmastlock), line:24:33, endln:24:47
      |vpiFullName:work@vscale_core.dmem_hmastlock
      |vpiActual:
      \_logic_typespec: , line:24:33, endln:24:33
  |vpiPort:
  \_port: (dmem_hprot), line:25:36, endln:25:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hprot
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.dmem_hprot.dmem_hprot), line:25:36, endln:25:46
      |vpiParent:
      \_port: (dmem_hprot), line:25:36, endln:25:46
      |vpiName:dmem_hprot
      |vpiFullName:work@vscale_core.dmem_hprot.dmem_hprot
      |vpiActual:
      \_logic_net: (work@vscale_core.dmem_hprot), line:25:36, endln:25:46
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.dmem_hprot)
      |vpiParent:
      \_port: (dmem_hprot), line:25:36, endln:25:46
      |vpiFullName:work@vscale_core.dmem_hprot
      |vpiActual:
      \_logic_typespec: , line:25:27, endln:25:34
  |vpiPort:
  \_port: (dmem_htrans), line:26:35, endln:26:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_htrans
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.dmem_htrans.dmem_htrans), line:26:35, endln:26:46
      |vpiParent:
      \_port: (dmem_htrans), line:26:35, endln:26:46
      |vpiName:dmem_htrans
      |vpiFullName:work@vscale_core.dmem_htrans.dmem_htrans
      |vpiActual:
      \_logic_net: (work@vscale_core.dmem_htrans), line:26:35, endln:26:46
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.dmem_htrans)
      |vpiParent:
      \_port: (dmem_htrans), line:26:35, endln:26:46
      |vpiFullName:work@vscale_core.dmem_htrans
      |vpiActual:
      \_logic_typespec: , line:26:27, endln:26:34
  |vpiPort:
  \_port: (dmem_hwdata), line:27:38, endln:27:49
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hwdata
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.dmem_hwdata.dmem_hwdata), line:27:38, endln:27:49
      |vpiParent:
      \_port: (dmem_hwdata), line:27:38, endln:27:49
      |vpiName:dmem_hwdata
      |vpiFullName:work@vscale_core.dmem_hwdata.dmem_hwdata
      |vpiActual:
      \_logic_net: (work@vscale_core.dmem_hwdata), line:27:38, endln:27:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.dmem_hwdata)
      |vpiParent:
      \_port: (dmem_hwdata), line:27:38, endln:27:49
      |vpiFullName:work@vscale_core.dmem_hwdata
      |vpiActual:
      \_logic_typespec: , line:27:27, endln:27:35
  |vpiPort:
  \_port: (dmem_hrdata), line:28:38, endln:28:49
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hrdata
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.dmem_hrdata.dmem_hrdata), line:28:38, endln:28:49
      |vpiParent:
      \_port: (dmem_hrdata), line:28:38, endln:28:49
      |vpiName:dmem_hrdata
      |vpiFullName:work@vscale_core.dmem_hrdata.dmem_hrdata
      |vpiActual:
      \_logic_net: (work@vscale_core.dmem_hrdata), line:28:38, endln:28:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.dmem_hrdata)
      |vpiParent:
      \_port: (dmem_hrdata), line:28:38, endln:28:49
      |vpiFullName:work@vscale_core.dmem_hrdata
      |vpiActual:
      \_logic_typespec: , line:28:26, endln:28:34
  |vpiPort:
  \_port: (dmem_hready), line:29:32, endln:29:43
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hready
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.dmem_hready.dmem_hready), line:29:32, endln:29:43
      |vpiParent:
      \_port: (dmem_hready), line:29:32, endln:29:43
      |vpiName:dmem_hready
      |vpiFullName:work@vscale_core.dmem_hready.dmem_hready
      |vpiActual:
      \_logic_net: (work@vscale_core.dmem_hready), line:29:32, endln:29:43
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.dmem_hready)
      |vpiParent:
      \_port: (dmem_hready), line:29:32, endln:29:43
      |vpiFullName:work@vscale_core.dmem_hready
      |vpiActual:
      \_logic_typespec: , line:29:32, endln:29:32
  |vpiPort:
  \_port: (dmem_hresp), line:30:36, endln:30:46
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hresp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.dmem_hresp.dmem_hresp), line:30:36, endln:30:46
      |vpiParent:
      \_port: (dmem_hresp), line:30:36, endln:30:46
      |vpiName:dmem_hresp
      |vpiFullName:work@vscale_core.dmem_hresp.dmem_hresp
      |vpiActual:
      \_logic_net: (work@vscale_core.dmem_hresp), line:30:36, endln:30:46
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.dmem_hresp)
      |vpiParent:
      \_port: (dmem_hresp), line:30:36, endln:30:46
      |vpiFullName:work@vscale_core.dmem_hresp
      |vpiActual:
      \_logic_typespec: , line:30:26, endln:30:33
  |vpiPort:
  \_port: (htif_reset), line:31:32, endln:31:42
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_reset.htif_reset), line:31:32, endln:31:42
      |vpiParent:
      \_port: (htif_reset), line:31:32, endln:31:42
      |vpiName:htif_reset
      |vpiFullName:work@vscale_core.htif_reset.htif_reset
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_reset), line:31:32, endln:31:42
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_reset)
      |vpiParent:
      \_port: (htif_reset), line:31:32, endln:31:42
      |vpiFullName:work@vscale_core.htif_reset
      |vpiActual:
      \_logic_typespec: , line:31:32, endln:31:32
  |vpiPort:
  \_port: (htif_id), line:32:32, endln:32:39
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_id
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_id.htif_id), line:32:32, endln:32:39
      |vpiParent:
      \_port: (htif_id), line:32:32, endln:32:39
      |vpiName:htif_id
      |vpiFullName:work@vscale_core.htif_id.htif_id
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_id), line:32:32, endln:32:39
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_id)
      |vpiParent:
      \_port: (htif_id), line:32:32, endln:32:39
      |vpiFullName:work@vscale_core.htif_id
      |vpiActual:
      \_logic_typespec: , line:32:32, endln:32:32
  |vpiPort:
  \_port: (htif_pcr_req_valid), line:33:32, endln:33:50
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_valid
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_pcr_req_valid.htif_pcr_req_valid), line:33:32, endln:33:50
      |vpiParent:
      \_port: (htif_pcr_req_valid), line:33:32, endln:33:50
      |vpiName:htif_pcr_req_valid
      |vpiFullName:work@vscale_core.htif_pcr_req_valid.htif_pcr_req_valid
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_pcr_req_valid), line:33:32, endln:33:50
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_pcr_req_valid)
      |vpiParent:
      \_port: (htif_pcr_req_valid), line:33:32, endln:33:50
      |vpiFullName:work@vscale_core.htif_pcr_req_valid
      |vpiActual:
      \_logic_typespec: , line:33:32, endln:33:32
  |vpiPort:
  \_port: (htif_pcr_req_ready), line:34:33, endln:34:51
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_ready
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_pcr_req_ready.htif_pcr_req_ready), line:34:33, endln:34:51
      |vpiParent:
      \_port: (htif_pcr_req_ready), line:34:33, endln:34:51
      |vpiName:htif_pcr_req_ready
      |vpiFullName:work@vscale_core.htif_pcr_req_ready.htif_pcr_req_ready
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_pcr_req_ready), line:34:33, endln:34:51
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_pcr_req_ready)
      |vpiParent:
      \_port: (htif_pcr_req_ready), line:34:33, endln:34:51
      |vpiFullName:work@vscale_core.htif_pcr_req_ready
      |vpiActual:
      \_logic_typespec: , line:34:33, endln:34:33
  |vpiPort:
  \_port: (htif_pcr_req_rw), line:35:32, endln:35:47
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_rw
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_pcr_req_rw.htif_pcr_req_rw), line:35:32, endln:35:47
      |vpiParent:
      \_port: (htif_pcr_req_rw), line:35:32, endln:35:47
      |vpiName:htif_pcr_req_rw
      |vpiFullName:work@vscale_core.htif_pcr_req_rw.htif_pcr_req_rw
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_pcr_req_rw), line:35:32, endln:35:47
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_pcr_req_rw)
      |vpiParent:
      \_port: (htif_pcr_req_rw), line:35:32, endln:35:47
      |vpiFullName:work@vscale_core.htif_pcr_req_rw
      |vpiActual:
      \_logic_typespec: , line:35:32, endln:35:32
  |vpiPort:
  \_port: (htif_pcr_req_addr), line:36:39, endln:36:56
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_addr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_pcr_req_addr.htif_pcr_req_addr), line:36:39, endln:36:56
      |vpiParent:
      \_port: (htif_pcr_req_addr), line:36:39, endln:36:56
      |vpiName:htif_pcr_req_addr
      |vpiFullName:work@vscale_core.htif_pcr_req_addr.htif_pcr_req_addr
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_pcr_req_addr), line:36:39, endln:36:56
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_pcr_req_addr)
      |vpiParent:
      \_port: (htif_pcr_req_addr), line:36:39, endln:36:56
      |vpiFullName:work@vscale_core.htif_pcr_req_addr
      |vpiActual:
      \_logic_typespec: , line:36:26, endln:36:34
  |vpiPort:
  \_port: (htif_pcr_req_data), line:37:39, endln:37:56
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_pcr_req_data.htif_pcr_req_data), line:37:39, endln:37:56
      |vpiParent:
      \_port: (htif_pcr_req_data), line:37:39, endln:37:56
      |vpiName:htif_pcr_req_data
      |vpiFullName:work@vscale_core.htif_pcr_req_data.htif_pcr_req_data
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_pcr_req_data), line:37:39, endln:37:56
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_pcr_req_data)
      |vpiParent:
      \_port: (htif_pcr_req_data), line:37:39, endln:37:56
      |vpiFullName:work@vscale_core.htif_pcr_req_data
      |vpiActual:
      \_logic_typespec: , line:37:26, endln:37:34
  |vpiPort:
  \_port: (htif_pcr_resp_valid), line:38:33, endln:38:52
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_resp_valid
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_pcr_resp_valid.htif_pcr_resp_valid), line:38:33, endln:38:52
      |vpiParent:
      \_port: (htif_pcr_resp_valid), line:38:33, endln:38:52
      |vpiName:htif_pcr_resp_valid
      |vpiFullName:work@vscale_core.htif_pcr_resp_valid.htif_pcr_resp_valid
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_pcr_resp_valid), line:38:33, endln:38:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_pcr_resp_valid)
      |vpiParent:
      \_port: (htif_pcr_resp_valid), line:38:33, endln:38:52
      |vpiFullName:work@vscale_core.htif_pcr_resp_valid
      |vpiActual:
      \_logic_typespec: , line:38:33, endln:38:33
  |vpiPort:
  \_port: (htif_pcr_resp_ready), line:39:32, endln:39:51
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_resp_ready
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_pcr_resp_ready.htif_pcr_resp_ready), line:39:32, endln:39:51
      |vpiParent:
      \_port: (htif_pcr_resp_ready), line:39:32, endln:39:51
      |vpiName:htif_pcr_resp_ready
      |vpiFullName:work@vscale_core.htif_pcr_resp_ready.htif_pcr_resp_ready
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_pcr_resp_ready), line:39:32, endln:39:51
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_pcr_resp_ready)
      |vpiParent:
      \_port: (htif_pcr_resp_ready), line:39:32, endln:39:51
      |vpiFullName:work@vscale_core.htif_pcr_resp_ready
      |vpiActual:
      \_logic_typespec: , line:39:32, endln:39:32
  |vpiPort:
  \_port: (htif_pcr_resp_data), line:40:39, endln:40:57
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_resp_data
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_pcr_resp_data.htif_pcr_resp_data), line:40:39, endln:40:57
      |vpiParent:
      \_port: (htif_pcr_resp_data), line:40:39, endln:40:57
      |vpiName:htif_pcr_resp_data
      |vpiFullName:work@vscale_core.htif_pcr_resp_data.htif_pcr_resp_data
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_pcr_resp_data), line:40:39, endln:40:57
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_pcr_resp_data)
      |vpiParent:
      \_port: (htif_pcr_resp_data), line:40:39, endln:40:57
      |vpiFullName:work@vscale_core.htif_pcr_resp_data
      |vpiActual:
      \_logic_typespec: , line:40:27, endln:40:35
  |vpiPort:
  \_port: (htif_ipi_req_ready), line:41:32, endln:41:50
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_req_ready
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_ipi_req_ready.htif_ipi_req_ready), line:41:32, endln:41:50
      |vpiParent:
      \_port: (htif_ipi_req_ready), line:41:32, endln:41:50
      |vpiName:htif_ipi_req_ready
      |vpiFullName:work@vscale_core.htif_ipi_req_ready.htif_ipi_req_ready
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_ipi_req_ready), line:41:32, endln:41:50
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_ipi_req_ready)
      |vpiParent:
      \_port: (htif_ipi_req_ready), line:41:32, endln:41:50
      |vpiFullName:work@vscale_core.htif_ipi_req_ready
      |vpiActual:
      \_logic_typespec: , line:41:32, endln:41:32
  |vpiPort:
  \_port: (htif_ipi_req_valid), line:42:33, endln:42:51
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_req_valid
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_ipi_req_valid.htif_ipi_req_valid), line:42:33, endln:42:51
      |vpiParent:
      \_port: (htif_ipi_req_valid), line:42:33, endln:42:51
      |vpiName:htif_ipi_req_valid
      |vpiFullName:work@vscale_core.htif_ipi_req_valid.htif_ipi_req_valid
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_ipi_req_valid), line:42:33, endln:42:51
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_ipi_req_valid)
      |vpiParent:
      \_port: (htif_ipi_req_valid), line:42:33, endln:42:51
      |vpiFullName:work@vscale_core.htif_ipi_req_valid
      |vpiActual:
      \_logic_typespec: , line:42:33, endln:42:33
  |vpiPort:
  \_port: (htif_ipi_req_data), line:43:33, endln:43:50
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_req_data
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_ipi_req_data.htif_ipi_req_data), line:43:33, endln:43:50
      |vpiParent:
      \_port: (htif_ipi_req_data), line:43:33, endln:43:50
      |vpiName:htif_ipi_req_data
      |vpiFullName:work@vscale_core.htif_ipi_req_data.htif_ipi_req_data
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_ipi_req_data), line:43:33, endln:43:50
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_ipi_req_data)
      |vpiParent:
      \_port: (htif_ipi_req_data), line:43:33, endln:43:50
      |vpiFullName:work@vscale_core.htif_ipi_req_data
      |vpiActual:
      \_logic_typespec: , line:43:33, endln:43:33
  |vpiPort:
  \_port: (htif_ipi_resp_ready), line:44:33, endln:44:52
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_resp_ready
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_ipi_resp_ready.htif_ipi_resp_ready), line:44:33, endln:44:52
      |vpiParent:
      \_port: (htif_ipi_resp_ready), line:44:33, endln:44:52
      |vpiName:htif_ipi_resp_ready
      |vpiFullName:work@vscale_core.htif_ipi_resp_ready.htif_ipi_resp_ready
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_ipi_resp_ready), line:44:33, endln:44:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_ipi_resp_ready)
      |vpiParent:
      \_port: (htif_ipi_resp_ready), line:44:33, endln:44:52
      |vpiFullName:work@vscale_core.htif_ipi_resp_ready
      |vpiActual:
      \_logic_typespec: , line:44:33, endln:44:33
  |vpiPort:
  \_port: (htif_ipi_resp_valid), line:45:32, endln:45:51
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_resp_valid
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_ipi_resp_valid.htif_ipi_resp_valid), line:45:32, endln:45:51
      |vpiParent:
      \_port: (htif_ipi_resp_valid), line:45:32, endln:45:51
      |vpiName:htif_ipi_resp_valid
      |vpiFullName:work@vscale_core.htif_ipi_resp_valid.htif_ipi_resp_valid
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_ipi_resp_valid), line:45:32, endln:45:51
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_ipi_resp_valid)
      |vpiParent:
      \_port: (htif_ipi_resp_valid), line:45:32, endln:45:51
      |vpiFullName:work@vscale_core.htif_ipi_resp_valid
      |vpiActual:
      \_logic_typespec: , line:45:32, endln:45:32
  |vpiPort:
  \_port: (htif_ipi_resp_data), line:46:32, endln:46:50
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_resp_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_ipi_resp_data.htif_ipi_resp_data), line:46:32, endln:46:50
      |vpiParent:
      \_port: (htif_ipi_resp_data), line:46:32, endln:46:50
      |vpiName:htif_ipi_resp_data
      |vpiFullName:work@vscale_core.htif_ipi_resp_data.htif_ipi_resp_data
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_ipi_resp_data), line:46:32, endln:46:50
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_ipi_resp_data)
      |vpiParent:
      \_port: (htif_ipi_resp_data), line:46:32, endln:46:50
      |vpiFullName:work@vscale_core.htif_ipi_resp_data
      |vpiActual:
      \_logic_typespec: , line:46:32, endln:46:32
  |vpiPort:
  \_port: (htif_debug_stats_pcr), line:47:33, endln:47:53
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_debug_stats_pcr
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_core.htif_debug_stats_pcr.htif_debug_stats_pcr), line:47:33, endln:47:53
      |vpiParent:
      \_port: (htif_debug_stats_pcr), line:47:33, endln:47:53
      |vpiName:htif_debug_stats_pcr
      |vpiFullName:work@vscale_core.htif_debug_stats_pcr.htif_debug_stats_pcr
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_debug_stats_pcr), line:47:33, endln:47:53
    |vpiTypedef:
    \_ref_typespec: (work@vscale_core.htif_debug_stats_pcr)
      |vpiParent:
      \_port: (htif_debug_stats_pcr), line:47:33, endln:47:53
      |vpiFullName:work@vscale_core.htif_debug_stats_pcr
      |vpiActual:
      \_logic_typespec: , line:47:33, endln:47:33
  |vpiContAssign:
  \_cont_assign: , line:63:11, endln:63:36
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRhs:
    \_constant: , line:63:32, endln:63:36
      |vpiParent:
      \_cont_assign: , line:63:11, endln:63:36
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@vscale_core.htif_ipi_req_valid), line:63:11, endln:63:29
      |vpiParent:
      \_cont_assign: , line:63:11, endln:63:36
      |vpiName:htif_ipi_req_valid
      |vpiFullName:work@vscale_core.htif_ipi_req_valid
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_ipi_req_valid), line:42:33, endln:42:51
  |vpiContAssign:
  \_cont_assign: , line:64:11, endln:64:35
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRhs:
    \_constant: , line:64:31, endln:64:35
      |vpiParent:
      \_cont_assign: , line:64:11, endln:64:35
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@vscale_core.htif_ipi_req_data), line:64:11, endln:64:28
      |vpiParent:
      \_cont_assign: , line:64:11, endln:64:35
      |vpiName:htif_ipi_req_data
      |vpiFullName:work@vscale_core.htif_ipi_req_data
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_ipi_req_data), line:43:33, endln:43:50
  |vpiContAssign:
  \_cont_assign: , line:65:11, endln:65:37
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRhs:
    \_constant: , line:65:33, endln:65:37
      |vpiParent:
      \_cont_assign: , line:65:11, endln:65:37
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@vscale_core.htif_ipi_resp_ready), line:65:11, endln:65:30
      |vpiParent:
      \_cont_assign: , line:65:11, endln:65:37
      |vpiName:htif_ipi_resp_ready
      |vpiFullName:work@vscale_core.htif_ipi_resp_ready
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_ipi_resp_ready), line:44:33, endln:44:52
  |vpiContAssign:
  \_cont_assign: , line:66:11, endln:66:38
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRhs:
    \_constant: , line:66:34, endln:66:38
      |vpiParent:
      \_cont_assign: , line:66:11, endln:66:38
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@vscale_core.htif_debug_stats_pcr), line:66:11, endln:66:31
      |vpiParent:
      \_cont_assign: , line:66:11, endln:66:38
      |vpiName:htif_debug_stats_pcr
      |vpiFullName:work@vscale_core.htif_debug_stats_pcr
      |vpiActual:
      \_logic_net: (work@vscale_core.htif_debug_stats_pcr), line:47:33, endln:47:53
  |vpiRefModule:
  \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_bridge
    |vpiDefName:work@vscale_hasti_bridge
    |vpiActual:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiPort:
    \_port: (haddr), line:69:36, endln:69:54
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:haddr
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.imem_bridge.haddr.imem_haddr), line:69:43, endln:69:53
        |vpiParent:
        \_port: (haddr), line:69:36, endln:69:54
        |vpiName:imem_haddr
        |vpiFullName:work@vscale_core.imem_bridge.haddr.imem_haddr
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_haddr), line:9:37, endln:9:47
    |vpiPort:
    \_port: (hwrite), line:70:36, endln:70:56
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:hwrite
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.imem_bridge.hwrite.imem_hwrite), line:70:44, endln:70:55
        |vpiParent:
        \_port: (hwrite), line:70:36, endln:70:56
        |vpiName:imem_hwrite
        |vpiFullName:work@vscale_core.imem_bridge.hwrite.imem_hwrite
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_hwrite), line:10:33, endln:10:44
    |vpiPort:
    \_port: (hsize), line:71:36, endln:71:54
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:hsize
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.imem_bridge.hsize.imem_hsize), line:71:43, endln:71:53
        |vpiParent:
        \_port: (hsize), line:71:36, endln:71:54
        |vpiName:imem_hsize
        |vpiFullName:work@vscale_core.imem_bridge.hsize.imem_hsize
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_hsize), line:11:36, endln:11:46
    |vpiPort:
    \_port: (hburst), line:72:36, endln:72:56
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:hburst
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.imem_bridge.hburst.imem_hburst), line:72:44, endln:72:55
        |vpiParent:
        \_port: (hburst), line:72:36, endln:72:56
        |vpiName:imem_hburst
        |vpiFullName:work@vscale_core.imem_bridge.hburst.imem_hburst
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_hburst), line:12:35, endln:12:46
    |vpiPort:
    \_port: (hmastlock), line:73:36, endln:73:62
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:hmastlock
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.imem_bridge.hmastlock.imem_hmastlock), line:73:47, endln:73:61
        |vpiParent:
        \_port: (hmastlock), line:73:36, endln:73:62
        |vpiName:imem_hmastlock
        |vpiFullName:work@vscale_core.imem_bridge.hmastlock.imem_hmastlock
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_hmastlock), line:13:33, endln:13:47
    |vpiPort:
    \_port: (hprot), line:74:36, endln:74:54
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:hprot
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.imem_bridge.hprot.imem_hprot), line:74:43, endln:74:53
        |vpiParent:
        \_port: (hprot), line:74:36, endln:74:54
        |vpiName:imem_hprot
        |vpiFullName:work@vscale_core.imem_bridge.hprot.imem_hprot
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_hprot), line:14:36, endln:14:46
    |vpiPort:
    \_port: (htrans), line:75:36, endln:75:56
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:htrans
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.imem_bridge.htrans.imem_htrans), line:75:44, endln:75:55
        |vpiParent:
        \_port: (htrans), line:75:36, endln:75:56
        |vpiName:imem_htrans
        |vpiFullName:work@vscale_core.imem_bridge.htrans.imem_htrans
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_htrans), line:15:35, endln:15:46
    |vpiPort:
    \_port: (hwdata), line:76:36, endln:76:56
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:hwdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.imem_bridge.hwdata.imem_hwdata), line:76:44, endln:76:55
        |vpiParent:
        \_port: (hwdata), line:76:36, endln:76:56
        |vpiName:imem_hwdata
        |vpiFullName:work@vscale_core.imem_bridge.hwdata.imem_hwdata
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_hwdata), line:16:38, endln:16:49
    |vpiPort:
    \_port: (hrdata), line:77:36, endln:77:56
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:hrdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.imem_bridge.hrdata.imem_hrdata), line:77:44, endln:77:55
        |vpiParent:
        \_port: (hrdata), line:77:36, endln:77:56
        |vpiName:imem_hrdata
        |vpiFullName:work@vscale_core.imem_bridge.hrdata.imem_hrdata
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_hrdata), line:17:38, endln:17:49
    |vpiPort:
    \_port: (hready), line:78:36, endln:78:56
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:hready
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.imem_bridge.hready.imem_hready), line:78:44, endln:78:55
        |vpiParent:
        \_port: (hready), line:78:36, endln:78:56
        |vpiName:imem_hready
        |vpiFullName:work@vscale_core.imem_bridge.hready.imem_hready
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_hready), line:18:32, endln:18:43
    |vpiPort:
    \_port: (hresp), line:79:36, endln:79:54
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:hresp
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.imem_bridge.hresp.imem_hresp), line:79:43, endln:79:53
        |vpiParent:
        \_port: (hresp), line:79:36, endln:79:54
        |vpiName:imem_hresp
        |vpiFullName:work@vscale_core.imem_bridge.hresp.imem_hresp
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_hresp), line:19:36, endln:19:46
    |vpiPort:
    \_port: (core_mem_en), line:80:36, endln:80:54
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:core_mem_en
      |vpiHighConn:
      \_constant: , line:80:49, endln:80:53
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
    |vpiPort:
    \_port: (core_mem_wen), line:81:36, endln:81:55
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:core_mem_wen
      |vpiHighConn:
      \_constant: , line:81:50, endln:81:54
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
    |vpiPort:
    \_port: (core_mem_size), line:82:36, endln:82:56
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:core_mem_size
      |vpiHighConn:
      \_constant: , line:82:51, endln:82:55
        |vpiDecompile:3'd2
        |vpiSize:3
        |DEC:2
        |vpiConstType:1
    |vpiPort:
    \_port: (core_mem_addr), line:83:36, endln:83:61
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:core_mem_addr
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.imem_bridge.core_mem_addr.imem_addr), line:83:51, endln:83:60
        |vpiParent:
        \_port: (core_mem_addr), line:83:36, endln:83:61
        |vpiName:imem_addr
        |vpiFullName:work@vscale_core.imem_bridge.core_mem_addr.imem_addr
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_addr), line:51:37, endln:51:46
    |vpiPort:
    \_port: (core_mem_wdata_delayed), line:84:36, endln:84:66
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:core_mem_wdata_delayed
      |vpiHighConn:
      \_constant: , line:84:60, endln:84:65
        |vpiDecompile:32'b0
        |vpiSize:32
        |BIN:0
        |vpiConstType:3
    |vpiPort:
    \_port: (core_mem_rdata), line:85:36, endln:85:63
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:core_mem_rdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.imem_bridge.core_mem_rdata.imem_rdata), line:85:52, endln:85:62
        |vpiParent:
        \_port: (core_mem_rdata), line:85:36, endln:85:63
        |vpiName:imem_rdata
        |vpiFullName:work@vscale_core.imem_bridge.core_mem_rdata.imem_rdata
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_rdata), line:52:38, endln:52:48
    |vpiPort:
    \_port: (core_mem_wait), line:86:36, endln:86:61
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:core_mem_wait
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.imem_bridge.core_mem_wait.imem_wait), line:86:51, endln:86:60
        |vpiParent:
        \_port: (core_mem_wait), line:86:36, endln:86:61
        |vpiName:imem_wait
        |vpiFullName:work@vscale_core.imem_bridge.core_mem_wait.imem_wait
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_wait), line:50:52, endln:50:61
    |vpiPort:
    \_port: (core_badmem_e), line:87:36, endln:87:65
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (imem_bridge), line:68:24, endln:68:35
      |vpiName:core_badmem_e
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.imem_bridge.core_badmem_e.imem_badmem_e), line:87:51, endln:87:64
        |vpiParent:
        \_port: (core_badmem_e), line:87:36, endln:87:65
        |vpiName:imem_badmem_e
        |vpiFullName:work@vscale_core.imem_bridge.core_badmem_e.imem_badmem_e
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_badmem_e), line:53:52, endln:53:65
  |vpiRefModule:
  \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_bridge
    |vpiDefName:work@vscale_hasti_bridge
    |vpiActual:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiPort:
    \_port: (haddr), line:91:36, endln:91:54
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:haddr
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.haddr.dmem_haddr), line:91:43, endln:91:53
        |vpiParent:
        \_port: (haddr), line:91:36, endln:91:54
        |vpiName:dmem_haddr
        |vpiFullName:work@vscale_core.dmem_bridge.haddr.dmem_haddr
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_haddr), line:20:37, endln:20:47
    |vpiPort:
    \_port: (hwrite), line:92:36, endln:92:56
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:hwrite
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.hwrite.dmem_hwrite), line:92:44, endln:92:55
        |vpiParent:
        \_port: (hwrite), line:92:36, endln:92:56
        |vpiName:dmem_hwrite
        |vpiFullName:work@vscale_core.dmem_bridge.hwrite.dmem_hwrite
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_hwrite), line:21:33, endln:21:44
    |vpiPort:
    \_port: (hsize), line:93:36, endln:93:54
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:hsize
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.hsize.dmem_hsize), line:93:43, endln:93:53
        |vpiParent:
        \_port: (hsize), line:93:36, endln:93:54
        |vpiName:dmem_hsize
        |vpiFullName:work@vscale_core.dmem_bridge.hsize.dmem_hsize
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_hsize), line:22:36, endln:22:46
    |vpiPort:
    \_port: (hburst), line:94:36, endln:94:56
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:hburst
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.hburst.dmem_hburst), line:94:44, endln:94:55
        |vpiParent:
        \_port: (hburst), line:94:36, endln:94:56
        |vpiName:dmem_hburst
        |vpiFullName:work@vscale_core.dmem_bridge.hburst.dmem_hburst
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_hburst), line:23:35, endln:23:46
    |vpiPort:
    \_port: (hmastlock), line:95:36, endln:95:62
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:hmastlock
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.hmastlock.dmem_hmastlock), line:95:47, endln:95:61
        |vpiParent:
        \_port: (hmastlock), line:95:36, endln:95:62
        |vpiName:dmem_hmastlock
        |vpiFullName:work@vscale_core.dmem_bridge.hmastlock.dmem_hmastlock
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_hmastlock), line:24:33, endln:24:47
    |vpiPort:
    \_port: (hprot), line:96:36, endln:96:54
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:hprot
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.hprot.dmem_hprot), line:96:43, endln:96:53
        |vpiParent:
        \_port: (hprot), line:96:36, endln:96:54
        |vpiName:dmem_hprot
        |vpiFullName:work@vscale_core.dmem_bridge.hprot.dmem_hprot
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_hprot), line:25:36, endln:25:46
    |vpiPort:
    \_port: (htrans), line:97:36, endln:97:56
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:htrans
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.htrans.dmem_htrans), line:97:44, endln:97:55
        |vpiParent:
        \_port: (htrans), line:97:36, endln:97:56
        |vpiName:dmem_htrans
        |vpiFullName:work@vscale_core.dmem_bridge.htrans.dmem_htrans
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_htrans), line:26:35, endln:26:46
    |vpiPort:
    \_port: (hwdata), line:98:36, endln:98:56
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:hwdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.hwdata.dmem_hwdata), line:98:44, endln:98:55
        |vpiParent:
        \_port: (hwdata), line:98:36, endln:98:56
        |vpiName:dmem_hwdata
        |vpiFullName:work@vscale_core.dmem_bridge.hwdata.dmem_hwdata
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_hwdata), line:27:38, endln:27:49
    |vpiPort:
    \_port: (hrdata), line:99:36, endln:99:56
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:hrdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.hrdata.dmem_hrdata), line:99:44, endln:99:55
        |vpiParent:
        \_port: (hrdata), line:99:36, endln:99:56
        |vpiName:dmem_hrdata
        |vpiFullName:work@vscale_core.dmem_bridge.hrdata.dmem_hrdata
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_hrdata), line:28:38, endln:28:49
    |vpiPort:
    \_port: (hready), line:100:36, endln:100:56
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:hready
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.hready.dmem_hready), line:100:44, endln:100:55
        |vpiParent:
        \_port: (hready), line:100:36, endln:100:56
        |vpiName:dmem_hready
        |vpiFullName:work@vscale_core.dmem_bridge.hready.dmem_hready
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_hready), line:29:32, endln:29:43
    |vpiPort:
    \_port: (hresp), line:101:36, endln:101:54
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:hresp
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.hresp.dmem_hresp), line:101:43, endln:101:53
        |vpiParent:
        \_port: (hresp), line:101:36, endln:101:54
        |vpiName:dmem_hresp
        |vpiFullName:work@vscale_core.dmem_bridge.hresp.dmem_hresp
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_hresp), line:30:36, endln:30:46
    |vpiPort:
    \_port: (core_mem_en), line:102:36, endln:102:57
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:core_mem_en
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.core_mem_en.dmem_en), line:102:49, endln:102:56
        |vpiParent:
        \_port: (core_mem_en), line:102:36, endln:102:57
        |vpiName:dmem_en
        |vpiFullName:work@vscale_core.dmem_bridge.core_mem_en.dmem_en
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_en), line:55:52, endln:55:59
    |vpiPort:
    \_port: (core_mem_wen), line:103:36, endln:103:59
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:core_mem_wen
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.core_mem_wen.dmem_wen), line:103:50, endln:103:58
        |vpiParent:
        \_port: (core_mem_wen), line:103:36, endln:103:59
        |vpiName:dmem_wen
        |vpiFullName:work@vscale_core.dmem_bridge.core_mem_wen.dmem_wen
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_wen), line:56:52, endln:56:60
    |vpiPort:
    \_port: (core_mem_size), line:104:36, endln:104:61
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:core_mem_size
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.core_mem_size.dmem_size), line:104:51, endln:104:60
        |vpiParent:
        \_port: (core_mem_size), line:104:36, endln:104:61
        |vpiName:dmem_size
        |vpiFullName:work@vscale_core.dmem_bridge.core_mem_size.dmem_size
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_size), line:57:36, endln:57:45
    |vpiPort:
    \_port: (core_mem_addr), line:105:36, endln:105:61
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:core_mem_addr
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.core_mem_addr.dmem_addr), line:105:51, endln:105:60
        |vpiParent:
        \_port: (core_mem_addr), line:105:36, endln:105:61
        |vpiName:dmem_addr
        |vpiFullName:work@vscale_core.dmem_bridge.core_mem_addr.dmem_addr
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_addr), line:58:37, endln:58:46
    |vpiPort:
    \_port: (core_mem_wdata_delayed), line:106:36, endln:106:79
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:core_mem_wdata_delayed
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.core_mem_wdata_delayed.dmem_wdata_delayed), line:106:60, endln:106:78
        |vpiParent:
        \_port: (core_mem_wdata_delayed), line:106:36, endln:106:79
        |vpiName:dmem_wdata_delayed
        |vpiFullName:work@vscale_core.dmem_bridge.core_mem_wdata_delayed.dmem_wdata_delayed
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_wdata_delayed), line:59:38, endln:59:56
    |vpiPort:
    \_port: (core_mem_rdata), line:107:36, endln:107:63
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:core_mem_rdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.core_mem_rdata.dmem_rdata), line:107:52, endln:107:62
        |vpiParent:
        \_port: (core_mem_rdata), line:107:36, endln:107:63
        |vpiName:dmem_rdata
        |vpiFullName:work@vscale_core.dmem_bridge.core_mem_rdata.dmem_rdata
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_rdata), line:60:38, endln:60:48
    |vpiPort:
    \_port: (core_mem_wait), line:108:36, endln:108:61
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:core_mem_wait
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.core_mem_wait.dmem_wait), line:108:51, endln:108:60
        |vpiParent:
        \_port: (core_mem_wait), line:108:36, endln:108:61
        |vpiName:dmem_wait
        |vpiFullName:work@vscale_core.dmem_bridge.core_mem_wait.dmem_wait
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_wait), line:54:52, endln:54:61
    |vpiPort:
    \_port: (core_badmem_e), line:109:36, endln:109:65
      |vpiParent:
      \_ref_module: work@vscale_hasti_bridge (dmem_bridge), line:90:24, endln:90:35
      |vpiName:core_badmem_e
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.dmem_bridge.core_badmem_e.dmem_badmem_e), line:109:51, endln:109:64
        |vpiParent:
        \_port: (core_badmem_e), line:109:36, endln:109:65
        |vpiName:dmem_badmem_e
        |vpiFullName:work@vscale_core.dmem_bridge.core_badmem_e.dmem_badmem_e
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_badmem_e), line:61:52, endln:61:65
  |vpiRefModule:
  \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
    |vpiParent:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:pipeline
    |vpiDefName:work@vscale_pipeline
    |vpiActual:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiPort:
    \_port: (clk), line:114:29, endln:114:38
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:clk
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.clk.clk), line:114:34, endln:114:37
        |vpiParent:
        \_port: (clk), line:114:29, endln:114:38
        |vpiName:clk
        |vpiFullName:work@vscale_core.pipeline.clk.clk
        |vpiActual:
        \_logic_net: (work@vscale_core.clk), line:7:32, endln:7:35
    |vpiPort:
    \_port: (ext_interrupts), line:115:8, endln:115:39
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:ext_interrupts
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.ext_interrupts.ext_interrupts), line:115:24, endln:115:38
        |vpiParent:
        \_port: (ext_interrupts), line:115:8, endln:115:39
        |vpiName:ext_interrupts
        |vpiFullName:work@vscale_core.pipeline.ext_interrupts.ext_interrupts
        |vpiActual:
        \_logic_net: (work@vscale_core.ext_interrupts), line:8:30, endln:8:44
    |vpiPort:
    \_port: (reset), line:116:29, endln:116:47
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:reset
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.reset.htif_reset), line:116:36, endln:116:46
        |vpiParent:
        \_port: (reset), line:116:29, endln:116:47
        |vpiName:htif_reset
        |vpiFullName:work@vscale_core.pipeline.reset.htif_reset
        |vpiActual:
        \_logic_net: (work@vscale_core.htif_reset), line:31:32, endln:31:42
    |vpiPort:
    \_port: (imem_wait), line:117:29, endln:117:50
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:imem_wait
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.imem_wait.imem_wait), line:117:40, endln:117:49
        |vpiParent:
        \_port: (imem_wait), line:117:29, endln:117:50
        |vpiName:imem_wait
        |vpiFullName:work@vscale_core.pipeline.imem_wait.imem_wait
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_wait), line:50:52, endln:50:61
    |vpiPort:
    \_port: (imem_addr), line:118:29, endln:118:50
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:imem_addr
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.imem_addr.imem_addr), line:118:40, endln:118:49
        |vpiParent:
        \_port: (imem_addr), line:118:29, endln:118:50
        |vpiName:imem_addr
        |vpiFullName:work@vscale_core.pipeline.imem_addr.imem_addr
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_addr), line:51:37, endln:51:46
    |vpiPort:
    \_port: (imem_rdata), line:119:29, endln:119:52
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:imem_rdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.imem_rdata.imem_rdata), line:119:41, endln:119:51
        |vpiParent:
        \_port: (imem_rdata), line:119:29, endln:119:52
        |vpiName:imem_rdata
        |vpiFullName:work@vscale_core.pipeline.imem_rdata.imem_rdata
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_rdata), line:52:38, endln:52:48
    |vpiPort:
    \_port: (imem_badmem_e), line:120:29, endln:120:58
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:imem_badmem_e
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.imem_badmem_e.imem_badmem_e), line:120:44, endln:120:57
        |vpiParent:
        \_port: (imem_badmem_e), line:120:29, endln:120:58
        |vpiName:imem_badmem_e
        |vpiFullName:work@vscale_core.pipeline.imem_badmem_e.imem_badmem_e
        |vpiActual:
        \_logic_net: (work@vscale_core.imem_badmem_e), line:53:52, endln:53:65
    |vpiPort:
    \_port: (dmem_wait), line:121:29, endln:121:50
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:dmem_wait
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.dmem_wait.dmem_wait), line:121:40, endln:121:49
        |vpiParent:
        \_port: (dmem_wait), line:121:29, endln:121:50
        |vpiName:dmem_wait
        |vpiFullName:work@vscale_core.pipeline.dmem_wait.dmem_wait
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_wait), line:54:52, endln:54:61
    |vpiPort:
    \_port: (dmem_en), line:122:29, endln:122:46
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:dmem_en
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.dmem_en.dmem_en), line:122:38, endln:122:45
        |vpiParent:
        \_port: (dmem_en), line:122:29, endln:122:46
        |vpiName:dmem_en
        |vpiFullName:work@vscale_core.pipeline.dmem_en.dmem_en
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_en), line:55:52, endln:55:59
    |vpiPort:
    \_port: (dmem_wen), line:123:29, endln:123:48
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:dmem_wen
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.dmem_wen.dmem_wen), line:123:39, endln:123:47
        |vpiParent:
        \_port: (dmem_wen), line:123:29, endln:123:48
        |vpiName:dmem_wen
        |vpiFullName:work@vscale_core.pipeline.dmem_wen.dmem_wen
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_wen), line:56:52, endln:56:60
    |vpiPort:
    \_port: (dmem_size), line:124:29, endln:124:50
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:dmem_size
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.dmem_size.dmem_size), line:124:40, endln:124:49
        |vpiParent:
        \_port: (dmem_size), line:124:29, endln:124:50
        |vpiName:dmem_size
        |vpiFullName:work@vscale_core.pipeline.dmem_size.dmem_size
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_size), line:57:36, endln:57:45
    |vpiPort:
    \_port: (dmem_addr), line:125:29, endln:125:50
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:dmem_addr
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.dmem_addr.dmem_addr), line:125:40, endln:125:49
        |vpiParent:
        \_port: (dmem_addr), line:125:29, endln:125:50
        |vpiName:dmem_addr
        |vpiFullName:work@vscale_core.pipeline.dmem_addr.dmem_addr
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_addr), line:58:37, endln:58:46
    |vpiPort:
    \_port: (dmem_wdata_delayed), line:126:29, endln:126:68
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:dmem_wdata_delayed
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.dmem_wdata_delayed.dmem_wdata_delayed), line:126:49, endln:126:67
        |vpiParent:
        \_port: (dmem_wdata_delayed), line:126:29, endln:126:68
        |vpiName:dmem_wdata_delayed
        |vpiFullName:work@vscale_core.pipeline.dmem_wdata_delayed.dmem_wdata_delayed
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_wdata_delayed), line:59:38, endln:59:56
    |vpiPort:
    \_port: (dmem_rdata), line:127:29, endln:127:52
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:dmem_rdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.dmem_rdata.dmem_rdata), line:127:41, endln:127:51
        |vpiParent:
        \_port: (dmem_rdata), line:127:29, endln:127:52
        |vpiName:dmem_rdata
        |vpiFullName:work@vscale_core.pipeline.dmem_rdata.dmem_rdata
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_rdata), line:60:38, endln:60:48
    |vpiPort:
    \_port: (dmem_badmem_e), line:128:29, endln:128:58
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:dmem_badmem_e
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.dmem_badmem_e.dmem_badmem_e), line:128:44, endln:128:57
        |vpiParent:
        \_port: (dmem_badmem_e), line:128:29, endln:128:58
        |vpiName:dmem_badmem_e
        |vpiFullName:work@vscale_core.pipeline.dmem_badmem_e.dmem_badmem_e
        |vpiActual:
        \_logic_net: (work@vscale_core.dmem_badmem_e), line:61:52, endln:61:65
    |vpiPort:
    \_port: (htif_reset), line:129:29, endln:129:52
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:htif_reset
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.htif_reset.htif_reset), line:129:41, endln:129:51
        |vpiParent:
        \_port: (htif_reset), line:129:29, endln:129:52
        |vpiName:htif_reset
        |vpiFullName:work@vscale_core.pipeline.htif_reset.htif_reset
        |vpiActual:
        \_logic_net: (work@vscale_core.htif_reset), line:31:32, endln:31:42
    |vpiPort:
    \_port: (htif_pcr_req_valid), line:130:29, endln:130:68
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:htif_pcr_req_valid
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.htif_pcr_req_valid.htif_pcr_req_valid), line:130:49, endln:130:67
        |vpiParent:
        \_port: (htif_pcr_req_valid), line:130:29, endln:130:68
        |vpiName:htif_pcr_req_valid
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_req_valid.htif_pcr_req_valid
        |vpiActual:
        \_logic_net: (work@vscale_core.htif_pcr_req_valid), line:33:32, endln:33:50
    |vpiPort:
    \_port: (htif_pcr_req_ready), line:131:29, endln:131:68
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:htif_pcr_req_ready
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.htif_pcr_req_ready.htif_pcr_req_ready), line:131:49, endln:131:67
        |vpiParent:
        \_port: (htif_pcr_req_ready), line:131:29, endln:131:68
        |vpiName:htif_pcr_req_ready
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_req_ready.htif_pcr_req_ready
        |vpiActual:
        \_logic_net: (work@vscale_core.htif_pcr_req_ready), line:34:33, endln:34:51
    |vpiPort:
    \_port: (htif_pcr_req_rw), line:132:29, endln:132:62
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:htif_pcr_req_rw
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.htif_pcr_req_rw.htif_pcr_req_rw), line:132:46, endln:132:61
        |vpiParent:
        \_port: (htif_pcr_req_rw), line:132:29, endln:132:62
        |vpiName:htif_pcr_req_rw
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_req_rw.htif_pcr_req_rw
        |vpiActual:
        \_logic_net: (work@vscale_core.htif_pcr_req_rw), line:35:32, endln:35:47
    |vpiPort:
    \_port: (htif_pcr_req_addr), line:133:29, endln:133:66
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:htif_pcr_req_addr
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.htif_pcr_req_addr.htif_pcr_req_addr), line:133:48, endln:133:65
        |vpiParent:
        \_port: (htif_pcr_req_addr), line:133:29, endln:133:66
        |vpiName:htif_pcr_req_addr
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_req_addr.htif_pcr_req_addr
        |vpiActual:
        \_logic_net: (work@vscale_core.htif_pcr_req_addr), line:36:39, endln:36:56
    |vpiPort:
    \_port: (htif_pcr_req_data), line:134:29, endln:134:66
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:htif_pcr_req_data
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.htif_pcr_req_data.htif_pcr_req_data), line:134:48, endln:134:65
        |vpiParent:
        \_port: (htif_pcr_req_data), line:134:29, endln:134:66
        |vpiName:htif_pcr_req_data
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_req_data.htif_pcr_req_data
        |vpiActual:
        \_logic_net: (work@vscale_core.htif_pcr_req_data), line:37:39, endln:37:56
    |vpiPort:
    \_port: (htif_pcr_resp_valid), line:135:29, endln:135:70
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:htif_pcr_resp_valid
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.htif_pcr_resp_valid.htif_pcr_resp_valid), line:135:50, endln:135:69
        |vpiParent:
        \_port: (htif_pcr_resp_valid), line:135:29, endln:135:70
        |vpiName:htif_pcr_resp_valid
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_resp_valid.htif_pcr_resp_valid
        |vpiActual:
        \_logic_net: (work@vscale_core.htif_pcr_resp_valid), line:38:33, endln:38:52
    |vpiPort:
    \_port: (htif_pcr_resp_ready), line:136:29, endln:136:70
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:htif_pcr_resp_ready
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.htif_pcr_resp_ready.htif_pcr_resp_ready), line:136:50, endln:136:69
        |vpiParent:
        \_port: (htif_pcr_resp_ready), line:136:29, endln:136:70
        |vpiName:htif_pcr_resp_ready
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_resp_ready.htif_pcr_resp_ready
        |vpiActual:
        \_logic_net: (work@vscale_core.htif_pcr_resp_ready), line:39:32, endln:39:51
    |vpiPort:
    \_port: (htif_pcr_resp_data), line:137:29, endln:137:68
      |vpiParent:
      \_ref_module: work@vscale_pipeline (pipeline), line:113:20, endln:113:28
      |vpiName:htif_pcr_resp_data
      |vpiHighConn:
      \_ref_obj: (work@vscale_core.pipeline.htif_pcr_resp_data.htif_pcr_resp_data), line:137:49, endln:137:67
        |vpiParent:
        \_port: (htif_pcr_resp_data), line:137:29, endln:137:68
        |vpiName:htif_pcr_resp_data
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_resp_data.htif_pcr_resp_data
        |vpiActual:
        \_logic_net: (work@vscale_core.htif_pcr_resp_data), line:40:39, endln:40:57
|uhdmallModules:
\_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@vscale_csr_file
  |vpiParameter:
  \_parameter: (work@vscale_csr_file.HTIF_STATE_IDLE), line:37:15, endln:37:30
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.HTIF_STATE_IDLE)
      |vpiParent:
      \_parameter: (work@vscale_csr_file.HTIF_STATE_IDLE), line:37:15, endln:37:30
      |vpiFullName:work@vscale_csr_file.HTIF_STATE_IDLE
      |vpiActual:
      \_int_typespec: , line:37:4, endln:37:34
    |vpiLocalParam:1
    |vpiName:HTIF_STATE_IDLE
    |vpiFullName:work@vscale_csr_file.HTIF_STATE_IDLE
  |vpiParameter:
  \_parameter: (work@vscale_csr_file.HTIF_STATE_WAIT), line:38:15, endln:38:30
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.HTIF_STATE_WAIT)
      |vpiParent:
      \_parameter: (work@vscale_csr_file.HTIF_STATE_WAIT), line:38:15, endln:38:30
      |vpiFullName:work@vscale_csr_file.HTIF_STATE_WAIT
      |vpiActual:
      \_int_typespec: , line:38:4, endln:38:34
    |vpiLocalParam:1
    |vpiName:HTIF_STATE_WAIT
    |vpiFullName:work@vscale_csr_file.HTIF_STATE_WAIT
  |vpiParamAssign:
  \_param_assign: , line:37:15, endln:37:34
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_constant: , line:37:33, endln:37:34
      |vpiParent:
      \_param_assign: , line:37:15, endln:37:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@vscale_csr_file)
        |vpiParent:
        \_constant: , line:37:33, endln:37:34
        |vpiFullName:work@vscale_csr_file
        |vpiActual:
        \_int_typespec: , line:37:4, endln:37:34
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@vscale_csr_file.HTIF_STATE_IDLE), line:37:15, endln:37:30
  |vpiParamAssign:
  \_param_assign: , line:38:15, endln:38:34
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_constant: , line:38:33, endln:38:34
      |vpiParent:
      \_param_assign: , line:38:15, endln:38:34
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@vscale_csr_file)
        |vpiParent:
        \_constant: , line:38:33, endln:38:34
        |vpiFullName:work@vscale_csr_file
        |vpiActual:
        \_int_typespec: , line:38:4, endln:38:34
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@vscale_csr_file.HTIF_STATE_WAIT), line:38:15, endln:38:30
  |vpiDefName:work@vscale_csr_file
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:clk
    |vpiFullName:work@vscale_csr_file.clk
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.ext_interrupts), line:8:35, endln:8:49
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:ext_interrupts
    |vpiFullName:work@vscale_csr_file.ext_interrupts
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.reset), line:9:37, endln:9:42
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:reset
    |vpiFullName:work@vscale_csr_file.reset
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.addr), line:10:40, endln:10:44
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:addr
    |vpiFullName:work@vscale_csr_file.addr
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.cmd), line:11:40, endln:11:43
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:cmd
    |vpiFullName:work@vscale_csr_file.cmd
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.wdata), line:12:44, endln:12:49
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:wdata
    |vpiFullName:work@vscale_csr_file.wdata
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.prv), line:13:44, endln:13:47
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:prv
    |vpiFullName:work@vscale_csr_file.prv
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.illegal_access), line:14:38, endln:14:52
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:illegal_access
    |vpiFullName:work@vscale_csr_file.illegal_access
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:rdata
    |vpiFullName:work@vscale_csr_file.rdata
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.retire), line:16:37, endln:16:43
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:retire
    |vpiFullName:work@vscale_csr_file.retire
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.exception), line:17:37, endln:17:46
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:exception
    |vpiFullName:work@vscale_csr_file.exception
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.exception_code), line:18:42, endln:18:56
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:exception_code
    |vpiFullName:work@vscale_csr_file.exception_code
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.eret), line:19:37, endln:19:41
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:eret
    |vpiFullName:work@vscale_csr_file.eret
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.exception_load_addr), line:20:44, endln:20:63
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:exception_load_addr
    |vpiFullName:work@vscale_csr_file.exception_load_addr
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.exception_PC), line:21:44, endln:21:56
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:exception_PC
    |vpiFullName:work@vscale_csr_file.exception_PC
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.handler_PC), line:22:45, endln:22:55
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:handler_PC
    |vpiFullName:work@vscale_csr_file.handler_PC
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.epc), line:23:45, endln:23:48
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:epc
    |vpiFullName:work@vscale_csr_file.epc
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.interrupt_pending), line:24:24, endln:24:41
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:interrupt_pending
    |vpiFullName:work@vscale_csr_file.interrupt_pending
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.interrupt_taken), line:25:27, endln:25:42
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:interrupt_taken
    |vpiFullName:work@vscale_csr_file.interrupt_taken
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.htif_reset), line:26:37, endln:26:47
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_reset
    |vpiFullName:work@vscale_csr_file.htif_reset
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.htif_pcr_req_valid), line:27:37, endln:27:55
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_valid
    |vpiFullName:work@vscale_csr_file.htif_pcr_req_valid
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.htif_pcr_req_ready), line:28:38, endln:28:56
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_ready
    |vpiFullName:work@vscale_csr_file.htif_pcr_req_ready
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.htif_pcr_req_rw), line:29:37, endln:29:52
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_rw
    |vpiFullName:work@vscale_csr_file.htif_pcr_req_rw
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.htif_pcr_req_addr), line:30:40, endln:30:57
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_addr
    |vpiFullName:work@vscale_csr_file.htif_pcr_req_addr
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.htif_pcr_req_data), line:31:40, endln:31:57
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_data
    |vpiFullName:work@vscale_csr_file.htif_pcr_req_data
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.htif_pcr_resp_valid), line:32:38, endln:32:57
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_resp_valid
    |vpiFullName:work@vscale_csr_file.htif_pcr_resp_valid
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.htif_pcr_resp_ready), line:33:37, endln:33:56
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_resp_ready
    |vpiFullName:work@vscale_csr_file.htif_pcr_resp_ready
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.htif_pcr_resp_data), line:34:40, endln:34:58
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_resp_data
    |vpiFullName:work@vscale_csr_file.htif_pcr_resp_data
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.htif_rdata), line:40:40, endln:40:50
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.htif_rdata)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.htif_rdata), line:40:40, endln:40:50
      |vpiFullName:work@vscale_csr_file.htif_rdata
      |vpiActual:
      \_logic_typespec: , line:40:4, endln:40:16
    |vpiName:htif_rdata
    |vpiFullName:work@vscale_csr_file.htif_rdata
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.htif_resp_data), line:41:40, endln:41:54
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.htif_resp_data)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.htif_resp_data), line:41:40, endln:41:54
      |vpiFullName:work@vscale_csr_file.htif_resp_data
      |vpiActual:
      \_logic_typespec: , line:41:4, endln:41:16
    |vpiName:htif_resp_data
    |vpiFullName:work@vscale_csr_file.htif_resp_data
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.htif_state)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
      |vpiFullName:work@vscale_csr_file.htif_state
      |vpiActual:
      \_logic_typespec: , line:42:4, endln:42:7
    |vpiName:htif_state
    |vpiFullName:work@vscale_csr_file.htif_state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.htif_fire), line:43:53, endln:43:62
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.htif_fire)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.htif_fire), line:43:53, endln:43:62
      |vpiFullName:work@vscale_csr_file.htif_fire
      |vpiActual:
      \_logic_typespec: , line:43:4, endln:43:7
    |vpiName:htif_fire
    |vpiFullName:work@vscale_csr_file.htif_fire
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.next_htif_state), line:44:53, endln:44:68
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.next_htif_state)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.next_htif_state), line:44:53, endln:44:68
      |vpiFullName:work@vscale_csr_file.next_htif_state
      |vpiActual:
      \_logic_typespec: , line:44:4, endln:44:7
    |vpiName:next_htif_state
    |vpiFullName:work@vscale_csr_file.next_htif_state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.cycle_full), line:46:37, endln:46:47
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.cycle_full)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.cycle_full), line:46:37, endln:46:47
      |vpiFullName:work@vscale_csr_file.cycle_full
      |vpiActual:
      \_logic_typespec: , line:46:4, endln:46:16
    |vpiName:cycle_full
    |vpiFullName:work@vscale_csr_file.cycle_full
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.time_full), line:47:37, endln:47:46
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.time_full)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.time_full), line:47:37, endln:47:46
      |vpiFullName:work@vscale_csr_file.time_full
      |vpiActual:
      \_logic_typespec: , line:47:4, endln:47:16
    |vpiName:time_full
    |vpiFullName:work@vscale_csr_file.time_full
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.instret_full), line:48:37, endln:48:49
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.instret_full)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.instret_full), line:48:37, endln:48:49
      |vpiFullName:work@vscale_csr_file.instret_full
      |vpiActual:
      \_logic_typespec: , line:48:4, endln:48:16
    |vpiName:instret_full
    |vpiFullName:work@vscale_csr_file.instret_full
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.priv_stack)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
      |vpiFullName:work@vscale_csr_file.priv_stack
      |vpiActual:
      \_logic_typespec: , line:49:4, endln:49:13
    |vpiName:priv_stack
    |vpiFullName:work@vscale_csr_file.priv_stack
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mtvec), line:50:47, endln:50:52
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mtvec)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mtvec), line:50:47, endln:50:52
      |vpiFullName:work@vscale_csr_file.mtvec
      |vpiActual:
      \_logic_typespec: , line:50:4, endln:50:16
    |vpiName:mtvec
    |vpiFullName:work@vscale_csr_file.mtvec
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mie), line:51:25, endln:51:28
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mie)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mie), line:51:25, endln:51:28
      |vpiFullName:work@vscale_csr_file.mie
      |vpiActual:
      \_logic_typespec: , line:51:4, endln:51:16
    |vpiName:mie
    |vpiFullName:work@vscale_csr_file.mie
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mtip), line:52:53, endln:52:57
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mtip)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mtip), line:52:53, endln:52:57
      |vpiFullName:work@vscale_csr_file.mtip
      |vpiActual:
      \_logic_typespec: , line:52:4, endln:52:7
    |vpiName:mtip
    |vpiFullName:work@vscale_csr_file.mtip
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.msip), line:53:53, endln:53:57
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.msip)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.msip), line:53:53, endln:53:57
      |vpiFullName:work@vscale_csr_file.msip
      |vpiActual:
      \_logic_typespec: , line:53:4, endln:53:7
    |vpiName:msip
    |vpiFullName:work@vscale_csr_file.msip
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mtimecmp), line:54:47, endln:54:55
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mtimecmp)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mtimecmp), line:54:47, endln:54:55
      |vpiFullName:work@vscale_csr_file.mtimecmp
      |vpiActual:
      \_logic_typespec: , line:54:4, endln:54:16
    |vpiName:mtimecmp
    |vpiFullName:work@vscale_csr_file.mtimecmp
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mtime_full), line:55:37, endln:55:47
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mtime_full)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mtime_full), line:55:37, endln:55:47
      |vpiFullName:work@vscale_csr_file.mtime_full
      |vpiActual:
      \_logic_typespec: , line:55:4, endln:55:16
    |vpiName:mtime_full
    |vpiFullName:work@vscale_csr_file.mtime_full
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mscratch), line:56:47, endln:56:55
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mscratch)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mscratch), line:56:47, endln:56:55
      |vpiFullName:work@vscale_csr_file.mscratch
      |vpiActual:
      \_logic_typespec: , line:56:4, endln:56:16
    |vpiName:mscratch
    |vpiFullName:work@vscale_csr_file.mscratch
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mepc), line:57:47, endln:57:51
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mepc)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mepc), line:57:47, endln:57:51
      |vpiFullName:work@vscale_csr_file.mepc
      |vpiActual:
      \_logic_typespec: , line:57:4, endln:57:16
    |vpiName:mepc
    |vpiFullName:work@vscale_csr_file.mepc
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mecode), line:58:42, endln:58:48
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mecode)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mecode), line:58:42, endln:58:48
      |vpiFullName:work@vscale_csr_file.mecode
      |vpiActual:
      \_logic_typespec: , line:58:4, endln:58:15
    |vpiName:mecode
    |vpiFullName:work@vscale_csr_file.mecode
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mint), line:59:53, endln:59:57
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mint)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mint), line:59:53, endln:59:57
      |vpiFullName:work@vscale_csr_file.mint
      |vpiActual:
      \_logic_typespec: , line:59:4, endln:59:7
    |vpiName:mint
    |vpiFullName:work@vscale_csr_file.mint
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mbadaddr), line:60:47, endln:60:55
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mbadaddr)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mbadaddr), line:60:47, endln:60:55
      |vpiFullName:work@vscale_csr_file.mbadaddr
      |vpiActual:
      \_logic_typespec: , line:60:4, endln:60:16
    |vpiName:mbadaddr
    |vpiFullName:work@vscale_csr_file.mbadaddr
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.ie), line:62:53, endln:62:55
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.ie)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.ie), line:62:53, endln:62:55
      |vpiFullName:work@vscale_csr_file.ie
      |vpiActual:
      \_logic_typespec: , line:62:4, endln:62:8
    |vpiName:ie
    |vpiFullName:work@vscale_csr_file.ie
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mcpuid), line:64:47, endln:64:53
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mcpuid)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mcpuid), line:64:47, endln:64:53
      |vpiFullName:work@vscale_csr_file.mcpuid
      |vpiActual:
      \_logic_typespec: , line:64:4, endln:64:17
    |vpiName:mcpuid
    |vpiFullName:work@vscale_csr_file.mcpuid
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mimpid), line:65:47, endln:65:53
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mimpid)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mimpid), line:65:47, endln:65:53
      |vpiFullName:work@vscale_csr_file.mimpid
      |vpiActual:
      \_logic_typespec: , line:65:4, endln:65:17
    |vpiName:mimpid
    |vpiFullName:work@vscale_csr_file.mimpid
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mhartid), line:66:47, endln:66:54
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mhartid)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mhartid), line:66:47, endln:66:54
      |vpiFullName:work@vscale_csr_file.mhartid
      |vpiActual:
      \_logic_typespec: , line:66:4, endln:66:17
    |vpiName:mhartid
    |vpiFullName:work@vscale_csr_file.mhartid
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mstatus), line:67:47, endln:67:54
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mstatus)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mstatus), line:67:47, endln:67:54
      |vpiFullName:work@vscale_csr_file.mstatus
      |vpiActual:
      \_logic_typespec: , line:67:4, endln:67:17
    |vpiName:mstatus
    |vpiFullName:work@vscale_csr_file.mstatus
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mtdeleg), line:68:47, endln:68:54
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mtdeleg)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mtdeleg), line:68:47, endln:68:54
      |vpiFullName:work@vscale_csr_file.mtdeleg
      |vpiActual:
      \_logic_typespec: , line:68:4, endln:68:17
    |vpiName:mtdeleg
    |vpiFullName:work@vscale_csr_file.mtdeleg
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mip), line:69:47, endln:69:50
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mip)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mip), line:69:47, endln:69:50
      |vpiFullName:work@vscale_csr_file.mip
      |vpiActual:
      \_logic_typespec: , line:69:4, endln:69:17
    |vpiName:mip
    |vpiFullName:work@vscale_csr_file.mip
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mcause), line:70:47, endln:70:53
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mcause)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mcause), line:70:47, endln:70:53
      |vpiFullName:work@vscale_csr_file.mcause
      |vpiActual:
      \_logic_typespec: , line:70:4, endln:70:17
    |vpiName:mcause
    |vpiFullName:work@vscale_csr_file.mcause
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.to_host), line:72:47, endln:72:54
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.to_host)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.to_host), line:72:47, endln:72:54
      |vpiFullName:work@vscale_csr_file.to_host
      |vpiActual:
      \_logic_typespec: , line:72:4, endln:72:16
    |vpiName:to_host
    |vpiFullName:work@vscale_csr_file.to_host
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.from_host), line:73:47, endln:73:56
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.from_host)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.from_host), line:73:47, endln:73:56
      |vpiFullName:work@vscale_csr_file.from_host
      |vpiActual:
      \_logic_typespec: , line:73:4, endln:73:16
    |vpiName:from_host
    |vpiFullName:work@vscale_csr_file.from_host
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.mtimer_expired), line:75:53, endln:75:67
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.mtimer_expired)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.mtimer_expired), line:75:53, endln:75:67
      |vpiFullName:work@vscale_csr_file.mtimer_expired
      |vpiActual:
      \_logic_typespec: , line:75:4, endln:75:8
    |vpiName:mtimer_expired
    |vpiFullName:work@vscale_csr_file.mtimer_expired
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.host_wen), line:77:53, endln:77:61
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.host_wen)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.host_wen), line:77:53, endln:77:61
      |vpiFullName:work@vscale_csr_file.host_wen
      |vpiActual:
      \_logic_typespec: , line:77:4, endln:77:8
    |vpiName:host_wen
    |vpiFullName:work@vscale_csr_file.host_wen
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.system_en), line:78:53, endln:78:62
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.system_en)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.system_en), line:78:53, endln:78:62
      |vpiFullName:work@vscale_csr_file.system_en
      |vpiActual:
      \_logic_typespec: , line:78:4, endln:78:8
    |vpiName:system_en
    |vpiFullName:work@vscale_csr_file.system_en
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.system_wen), line:79:53, endln:79:63
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.system_wen)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.system_wen), line:79:53, endln:79:63
      |vpiFullName:work@vscale_csr_file.system_wen
      |vpiActual:
      \_logic_typespec: , line:79:4, endln:79:8
    |vpiName:system_wen
    |vpiFullName:work@vscale_csr_file.system_wen
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.wen_internal)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
      |vpiFullName:work@vscale_csr_file.wen_internal
      |vpiActual:
      \_logic_typespec: , line:80:4, endln:80:8
    |vpiName:wen_internal
    |vpiFullName:work@vscale_csr_file.wen_internal
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.illegal_region), line:81:53, endln:81:67
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.illegal_region)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.illegal_region), line:81:53, endln:81:67
      |vpiFullName:work@vscale_csr_file.illegal_region
      |vpiActual:
      \_logic_typespec: , line:81:4, endln:81:8
    |vpiName:illegal_region
    |vpiFullName:work@vscale_csr_file.illegal_region
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.defined)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
      |vpiFullName:work@vscale_csr_file.defined
      |vpiActual:
      \_logic_typespec: , line:82:4, endln:82:7
    |vpiName:defined
    |vpiFullName:work@vscale_csr_file.defined
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.wdata_internal)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
      |vpiFullName:work@vscale_csr_file.wdata_internal
      |vpiActual:
      \_logic_typespec: , line:83:4, endln:83:16
    |vpiName:wdata_internal
    |vpiFullName:work@vscale_csr_file.wdata_internal
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.uinterrupt), line:84:53, endln:84:63
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.uinterrupt)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.uinterrupt), line:84:53, endln:84:63
      |vpiFullName:work@vscale_csr_file.uinterrupt
      |vpiActual:
      \_logic_typespec: , line:84:4, endln:84:8
    |vpiName:uinterrupt
    |vpiFullName:work@vscale_csr_file.uinterrupt
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.minterrupt), line:85:53, endln:85:63
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.minterrupt)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.minterrupt), line:85:53, endln:85:63
      |vpiFullName:work@vscale_csr_file.minterrupt
      |vpiActual:
      \_logic_typespec: , line:85:4, endln:85:8
    |vpiName:minterrupt
    |vpiFullName:work@vscale_csr_file.minterrupt
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.interrupt_code), line:86:42, endln:86:56
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.interrupt_code)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.interrupt_code), line:86:42, endln:86:56
      |vpiFullName:work@vscale_csr_file.interrupt_code
      |vpiActual:
      \_logic_typespec: , line:86:4, endln:86:15
    |vpiName:interrupt_code
    |vpiFullName:work@vscale_csr_file.interrupt_code
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.code_imem), line:88:53, endln:88:62
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.code_imem)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.code_imem), line:88:53, endln:88:62
      |vpiFullName:work@vscale_csr_file.code_imem
      |vpiActual:
      \_logic_typespec: , line:88:4, endln:88:8
    |vpiName:code_imem
    |vpiFullName:work@vscale_csr_file.code_imem
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_csr_file.padded_prv), line:91:47, endln:91:57
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_csr_file.padded_prv)
      |vpiParent:
      \_logic_net: (work@vscale_csr_file.padded_prv), line:91:47, endln:91:57
      |vpiFullName:work@vscale_csr_file.padded_prv
      |vpiActual:
      \_logic_typespec: , line:91:4, endln:91:17
    |vpiName:padded_prv
    |vpiFullName:work@vscale_csr_file.padded_prv
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (EOF), line:8:20, endln:8:23
    |vpiParent:
    \_operation: , line:8:17, endln:8:23
    |vpiName:EOF
    |vpiNetType:1
  |vpiPort:
  \_port: (clk), line:7:37, endln:7:40
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.clk.clk), line:7:37, endln:7:40
      |vpiParent:
      \_port: (clk), line:7:37, endln:7:40
      |vpiName:clk
      |vpiFullName:work@vscale_csr_file.clk.clk
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.clk)
      |vpiParent:
      \_port: (clk), line:7:37, endln:7:40
      |vpiFullName:work@vscale_csr_file.clk
      |vpiActual:
      \_logic_typespec: , line:7:37, endln:7:37
  |vpiPort:
  \_port: (ext_interrupts), line:8:35, endln:8:49
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:ext_interrupts
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.ext_interrupts.ext_interrupts), line:8:35, endln:8:49
      |vpiParent:
      \_port: (ext_interrupts), line:8:35, endln:8:49
      |vpiName:ext_interrupts
      |vpiFullName:work@vscale_csr_file.ext_interrupts.ext_interrupts
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.ext_interrupts), line:8:35, endln:8:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.ext_interrupts)
      |vpiParent:
      \_port: (ext_interrupts), line:8:35, endln:8:49
      |vpiFullName:work@vscale_csr_file.ext_interrupts
      |vpiActual:
      \_logic_typespec: , line:8:16, endln:8:29
  |vpiPort:
  \_port: (reset), line:9:37, endln:9:42
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.reset.reset), line:9:37, endln:9:42
      |vpiParent:
      \_port: (reset), line:9:37, endln:9:42
      |vpiName:reset
      |vpiFullName:work@vscale_csr_file.reset.reset
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.reset), line:9:37, endln:9:42
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.reset)
      |vpiParent:
      \_port: (reset), line:9:37, endln:9:42
      |vpiFullName:work@vscale_csr_file.reset
      |vpiActual:
      \_logic_typespec: , line:9:37, endln:9:37
  |vpiPort:
  \_port: (addr), line:10:40, endln:10:44
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:addr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.addr.addr), line:10:40, endln:10:44
      |vpiParent:
      \_port: (addr), line:10:40, endln:10:44
      |vpiName:addr
      |vpiFullName:work@vscale_csr_file.addr.addr
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.addr), line:10:40, endln:10:44
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.addr)
      |vpiParent:
      \_port: (addr), line:10:40, endln:10:44
      |vpiFullName:work@vscale_csr_file.addr
      |vpiActual:
      \_logic_typespec: , line:10:30, endln:10:38
  |vpiPort:
  \_port: (cmd), line:11:40, endln:11:43
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:cmd
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.cmd.cmd), line:11:40, endln:11:43
      |vpiParent:
      \_port: (cmd), line:11:40, endln:11:43
      |vpiName:cmd
      |vpiFullName:work@vscale_csr_file.cmd.cmd
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.cmd), line:11:40, endln:11:43
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.cmd)
      |vpiParent:
      \_port: (cmd), line:11:40, endln:11:43
      |vpiFullName:work@vscale_csr_file.cmd
      |vpiActual:
      \_logic_typespec: , line:11:30, endln:11:37
  |vpiPort:
  \_port: (wdata), line:12:44, endln:12:49
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:wdata
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.wdata.wdata), line:12:44, endln:12:49
      |vpiParent:
      \_port: (wdata), line:12:44, endln:12:49
      |vpiName:wdata
      |vpiFullName:work@vscale_csr_file.wdata.wdata
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.wdata), line:12:44, endln:12:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.wdata)
      |vpiParent:
      \_port: (wdata), line:12:44, endln:12:49
      |vpiFullName:work@vscale_csr_file.wdata
      |vpiActual:
      \_logic_typespec: , line:12:30, endln:12:38
  |vpiPort:
  \_port: (prv), line:13:44, endln:13:47
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:prv
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.prv.prv), line:13:44, endln:13:47
      |vpiParent:
      \_port: (prv), line:13:44, endln:13:47
      |vpiName:prv
      |vpiFullName:work@vscale_csr_file.prv.prv
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.prv), line:13:44, endln:13:47
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.prv)
      |vpiParent:
      \_port: (prv), line:13:44, endln:13:47
      |vpiFullName:work@vscale_csr_file.prv
      |vpiActual:
      \_logic_typespec: , line:13:31, endln:13:43
  |vpiPort:
  \_port: (illegal_access), line:14:38, endln:14:52
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:illegal_access
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.illegal_access.illegal_access), line:14:38, endln:14:52
      |vpiParent:
      \_port: (illegal_access), line:14:38, endln:14:52
      |vpiName:illegal_access
      |vpiFullName:work@vscale_csr_file.illegal_access.illegal_access
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.illegal_access), line:14:38, endln:14:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.illegal_access)
      |vpiParent:
      \_port: (illegal_access), line:14:38, endln:14:52
      |vpiFullName:work@vscale_csr_file.illegal_access
      |vpiActual:
      \_logic_typespec: , line:14:38, endln:14:38
  |vpiPort:
  \_port: (rdata), line:15:47, endln:15:52
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:rdata
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.rdata.rdata), line:15:47, endln:15:52
      |vpiParent:
      \_port: (rdata), line:15:47, endln:15:52
      |vpiName:rdata
      |vpiFullName:work@vscale_csr_file.rdata.rdata
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.rdata)
      |vpiParent:
      \_port: (rdata), line:15:47, endln:15:52
      |vpiFullName:work@vscale_csr_file.rdata
      |vpiActual:
      \_logic_typespec: , line:15:31, endln:15:43
  |vpiPort:
  \_port: (retire), line:16:37, endln:16:43
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:retire
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.retire.retire), line:16:37, endln:16:43
      |vpiParent:
      \_port: (retire), line:16:37, endln:16:43
      |vpiName:retire
      |vpiFullName:work@vscale_csr_file.retire.retire
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.retire), line:16:37, endln:16:43
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.retire)
      |vpiParent:
      \_port: (retire), line:16:37, endln:16:43
      |vpiFullName:work@vscale_csr_file.retire
      |vpiActual:
      \_logic_typespec: , line:16:37, endln:16:37
  |vpiPort:
  \_port: (exception), line:17:37, endln:17:46
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:exception
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.exception.exception), line:17:37, endln:17:46
      |vpiParent:
      \_port: (exception), line:17:37, endln:17:46
      |vpiName:exception
      |vpiFullName:work@vscale_csr_file.exception.exception
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.exception), line:17:37, endln:17:46
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.exception)
      |vpiParent:
      \_port: (exception), line:17:37, endln:17:46
      |vpiFullName:work@vscale_csr_file.exception
      |vpiActual:
      \_logic_typespec: , line:17:37, endln:17:37
  |vpiPort:
  \_port: (exception_code), line:18:42, endln:18:56
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:exception_code
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.exception_code.exception_code), line:18:42, endln:18:56
      |vpiParent:
      \_port: (exception_code), line:18:42, endln:18:56
      |vpiName:exception_code
      |vpiFullName:work@vscale_csr_file.exception_code.exception_code
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.exception_code), line:18:42, endln:18:56
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.exception_code)
      |vpiParent:
      \_port: (exception_code), line:18:42, endln:18:56
      |vpiFullName:work@vscale_csr_file.exception_code
      |vpiActual:
      \_logic_typespec: , line:18:30, endln:18:37
  |vpiPort:
  \_port: (eret), line:19:37, endln:19:41
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:eret
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.eret.eret), line:19:37, endln:19:41
      |vpiParent:
      \_port: (eret), line:19:37, endln:19:41
      |vpiName:eret
      |vpiFullName:work@vscale_csr_file.eret.eret
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.eret), line:19:37, endln:19:41
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.eret)
      |vpiParent:
      \_port: (eret), line:19:37, endln:19:41
      |vpiFullName:work@vscale_csr_file.eret
      |vpiActual:
      \_logic_typespec: , line:19:37, endln:19:37
  |vpiPort:
  \_port: (exception_load_addr), line:20:44, endln:20:63
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:exception_load_addr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.exception_load_addr.exception_load_addr), line:20:44, endln:20:63
      |vpiParent:
      \_port: (exception_load_addr), line:20:44, endln:20:63
      |vpiName:exception_load_addr
      |vpiFullName:work@vscale_csr_file.exception_load_addr.exception_load_addr
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.exception_load_addr), line:20:44, endln:20:63
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.exception_load_addr)
      |vpiParent:
      \_port: (exception_load_addr), line:20:44, endln:20:63
      |vpiFullName:work@vscale_csr_file.exception_load_addr
      |vpiActual:
      \_logic_typespec: , line:20:30, endln:20:38
  |vpiPort:
  \_port: (exception_PC), line:21:44, endln:21:56
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:exception_PC
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.exception_PC.exception_PC), line:21:44, endln:21:56
      |vpiParent:
      \_port: (exception_PC), line:21:44, endln:21:56
      |vpiName:exception_PC
      |vpiFullName:work@vscale_csr_file.exception_PC.exception_PC
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.exception_PC), line:21:44, endln:21:56
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.exception_PC)
      |vpiParent:
      \_port: (exception_PC), line:21:44, endln:21:56
      |vpiFullName:work@vscale_csr_file.exception_PC
      |vpiActual:
      \_logic_typespec: , line:21:30, endln:21:38
  |vpiPort:
  \_port: (handler_PC), line:22:45, endln:22:55
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:handler_PC
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.handler_PC.handler_PC), line:22:45, endln:22:55
      |vpiParent:
      \_port: (handler_PC), line:22:45, endln:22:55
      |vpiName:handler_PC
      |vpiFullName:work@vscale_csr_file.handler_PC.handler_PC
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.handler_PC), line:22:45, endln:22:55
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.handler_PC)
      |vpiParent:
      \_port: (handler_PC), line:22:45, endln:22:55
      |vpiFullName:work@vscale_csr_file.handler_PC
      |vpiActual:
      \_logic_typespec: , line:22:31, endln:22:39
  |vpiPort:
  \_port: (epc), line:23:45, endln:23:48
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:epc
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.epc.epc), line:23:45, endln:23:48
      |vpiParent:
      \_port: (epc), line:23:45, endln:23:48
      |vpiName:epc
      |vpiFullName:work@vscale_csr_file.epc.epc
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.epc), line:23:45, endln:23:48
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.epc)
      |vpiParent:
      \_port: (epc), line:23:45, endln:23:48
      |vpiFullName:work@vscale_csr_file.epc
      |vpiActual:
      \_logic_typespec: , line:23:31, endln:23:39
  |vpiPort:
  \_port: (interrupt_pending), line:24:24, endln:24:41
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:interrupt_pending
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.interrupt_pending.interrupt_pending), line:24:24, endln:24:41
      |vpiParent:
      \_port: (interrupt_pending), line:24:24, endln:24:41
      |vpiName:interrupt_pending
      |vpiFullName:work@vscale_csr_file.interrupt_pending.interrupt_pending
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.interrupt_pending), line:24:24, endln:24:41
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.interrupt_pending)
      |vpiParent:
      \_port: (interrupt_pending), line:24:24, endln:24:41
      |vpiFullName:work@vscale_csr_file.interrupt_pending
      |vpiActual:
      \_logic_typespec: , line:24:24, endln:24:24
  |vpiPort:
  \_port: (interrupt_taken), line:25:27, endln:25:42
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:interrupt_taken
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.interrupt_taken.interrupt_taken), line:25:27, endln:25:42
      |vpiParent:
      \_port: (interrupt_taken), line:25:27, endln:25:42
      |vpiName:interrupt_taken
      |vpiFullName:work@vscale_csr_file.interrupt_taken.interrupt_taken
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.interrupt_taken), line:25:27, endln:25:42
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.interrupt_taken)
      |vpiParent:
      \_port: (interrupt_taken), line:25:27, endln:25:42
      |vpiFullName:work@vscale_csr_file.interrupt_taken
      |vpiActual:
      \_logic_typespec: , line:25:17, endln:25:20
  |vpiPort:
  \_port: (htif_reset), line:26:37, endln:26:47
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.htif_reset.htif_reset), line:26:37, endln:26:47
      |vpiParent:
      \_port: (htif_reset), line:26:37, endln:26:47
      |vpiName:htif_reset
      |vpiFullName:work@vscale_csr_file.htif_reset.htif_reset
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.htif_reset), line:26:37, endln:26:47
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.htif_reset)
      |vpiParent:
      \_port: (htif_reset), line:26:37, endln:26:47
      |vpiFullName:work@vscale_csr_file.htif_reset
      |vpiActual:
      \_logic_typespec: , line:26:37, endln:26:37
  |vpiPort:
  \_port: (htif_pcr_req_valid), line:27:37, endln:27:55
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_valid
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.htif_pcr_req_valid.htif_pcr_req_valid), line:27:37, endln:27:55
      |vpiParent:
      \_port: (htif_pcr_req_valid), line:27:37, endln:27:55
      |vpiName:htif_pcr_req_valid
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_valid.htif_pcr_req_valid
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.htif_pcr_req_valid), line:27:37, endln:27:55
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.htif_pcr_req_valid)
      |vpiParent:
      \_port: (htif_pcr_req_valid), line:27:37, endln:27:55
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_valid
      |vpiActual:
      \_logic_typespec: , line:27:37, endln:27:37
  |vpiPort:
  \_port: (htif_pcr_req_ready), line:28:38, endln:28:56
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_ready
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.htif_pcr_req_ready.htif_pcr_req_ready), line:28:38, endln:28:56
      |vpiParent:
      \_port: (htif_pcr_req_ready), line:28:38, endln:28:56
      |vpiName:htif_pcr_req_ready
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_ready.htif_pcr_req_ready
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.htif_pcr_req_ready), line:28:38, endln:28:56
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.htif_pcr_req_ready)
      |vpiParent:
      \_port: (htif_pcr_req_ready), line:28:38, endln:28:56
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_ready
      |vpiActual:
      \_logic_typespec: , line:28:38, endln:28:38
  |vpiPort:
  \_port: (htif_pcr_req_rw), line:29:37, endln:29:52
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_rw
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.htif_pcr_req_rw.htif_pcr_req_rw), line:29:37, endln:29:52
      |vpiParent:
      \_port: (htif_pcr_req_rw), line:29:37, endln:29:52
      |vpiName:htif_pcr_req_rw
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_rw.htif_pcr_req_rw
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.htif_pcr_req_rw), line:29:37, endln:29:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.htif_pcr_req_rw)
      |vpiParent:
      \_port: (htif_pcr_req_rw), line:29:37, endln:29:52
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_rw
      |vpiActual:
      \_logic_typespec: , line:29:37, endln:29:37
  |vpiPort:
  \_port: (htif_pcr_req_addr), line:30:40, endln:30:57
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_addr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.htif_pcr_req_addr.htif_pcr_req_addr), line:30:40, endln:30:57
      |vpiParent:
      \_port: (htif_pcr_req_addr), line:30:40, endln:30:57
      |vpiName:htif_pcr_req_addr
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_addr.htif_pcr_req_addr
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.htif_pcr_req_addr), line:30:40, endln:30:57
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.htif_pcr_req_addr)
      |vpiParent:
      \_port: (htif_pcr_req_addr), line:30:40, endln:30:57
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_addr
      |vpiActual:
      \_logic_typespec: , line:30:30, endln:30:38
  |vpiPort:
  \_port: (htif_pcr_req_data), line:31:40, endln:31:57
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.htif_pcr_req_data.htif_pcr_req_data), line:31:40, endln:31:57
      |vpiParent:
      \_port: (htif_pcr_req_data), line:31:40, endln:31:57
      |vpiName:htif_pcr_req_data
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_data.htif_pcr_req_data
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.htif_pcr_req_data), line:31:40, endln:31:57
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.htif_pcr_req_data)
      |vpiParent:
      \_port: (htif_pcr_req_data), line:31:40, endln:31:57
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_data
      |vpiActual:
      \_logic_typespec: , line:31:30, endln:31:38
  |vpiPort:
  \_port: (htif_pcr_resp_valid), line:32:38, endln:32:57
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_resp_valid
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.htif_pcr_resp_valid.htif_pcr_resp_valid), line:32:38, endln:32:57
      |vpiParent:
      \_port: (htif_pcr_resp_valid), line:32:38, endln:32:57
      |vpiName:htif_pcr_resp_valid
      |vpiFullName:work@vscale_csr_file.htif_pcr_resp_valid.htif_pcr_resp_valid
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.htif_pcr_resp_valid), line:32:38, endln:32:57
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.htif_pcr_resp_valid)
      |vpiParent:
      \_port: (htif_pcr_resp_valid), line:32:38, endln:32:57
      |vpiFullName:work@vscale_csr_file.htif_pcr_resp_valid
      |vpiActual:
      \_logic_typespec: , line:32:38, endln:32:38
  |vpiPort:
  \_port: (htif_pcr_resp_ready), line:33:37, endln:33:56
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_resp_ready
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.htif_pcr_resp_ready.htif_pcr_resp_ready), line:33:37, endln:33:56
      |vpiParent:
      \_port: (htif_pcr_resp_ready), line:33:37, endln:33:56
      |vpiName:htif_pcr_resp_ready
      |vpiFullName:work@vscale_csr_file.htif_pcr_resp_ready.htif_pcr_resp_ready
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.htif_pcr_resp_ready), line:33:37, endln:33:56
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.htif_pcr_resp_ready)
      |vpiParent:
      \_port: (htif_pcr_resp_ready), line:33:37, endln:33:56
      |vpiFullName:work@vscale_csr_file.htif_pcr_resp_ready
      |vpiActual:
      \_logic_typespec: , line:33:37, endln:33:37
  |vpiPort:
  \_port: (htif_pcr_resp_data), line:34:40, endln:34:58
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_resp_data
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_csr_file.htif_pcr_resp_data.htif_pcr_resp_data), line:34:40, endln:34:58
      |vpiParent:
      \_port: (htif_pcr_resp_data), line:34:40, endln:34:58
      |vpiName:htif_pcr_resp_data
      |vpiFullName:work@vscale_csr_file.htif_pcr_resp_data.htif_pcr_resp_data
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.htif_pcr_resp_data), line:34:40, endln:34:58
    |vpiTypedef:
    \_ref_typespec: (work@vscale_csr_file.htif_pcr_resp_data)
      |vpiParent:
      \_port: (htif_pcr_resp_data), line:34:40, endln:34:58
      |vpiFullName:work@vscale_csr_file.htif_pcr_resp_data
      |vpiActual:
      \_logic_typespec: , line:34:31, endln:34:39
  |vpiProcess:
  \_always: , line:107:4, endln:118:7
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_event_control: , line:107:11, endln:107:15
      |vpiParent:
      \_always: , line:107:4, endln:118:7
      |vpiStmt:
      \_begin: (work@vscale_csr_file), line:107:16, endln:118:7
        |vpiParent:
        \_event_control: , line:107:11, endln:107:15
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_assignment: , line:108:7, endln:108:29
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:107:16, endln:118:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@vscale_csr_file.wdata), line:108:24, endln:108:29
            |vpiParent:
            \_assignment: , line:108:7, endln:108:29
            |vpiName:wdata
            |vpiFullName:work@vscale_csr_file.wdata
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.wdata), line:12:44, endln:12:49
          |vpiLhs:
          \_ref_obj: (work@vscale_csr_file.wdata_internal), line:108:7, endln:108:21
            |vpiParent:
            \_assignment: , line:108:7, endln:108:29
            |vpiName:wdata_internal
            |vpiFullName:work@vscale_csr_file.wdata_internal
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
        |vpiStmt:
        \_if_else: , line:109:7, endln:117:10
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:107:16, endln:118:7
          |vpiCondition:
          \_ref_obj: (work@vscale_csr_file.host_wen), line:109:11, endln:109:19
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:107:16, endln:118:7
            |vpiName:host_wen
            |vpiFullName:work@vscale_csr_file.host_wen
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.host_wen), line:77:53, endln:77:61
          |vpiStmt:
          \_begin: (work@vscale_csr_file), line:109:21, endln:111:10
            |vpiParent:
            \_if_else: , line:109:7, endln:117:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_assignment: , line:110:10, endln:110:44
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:109:21, endln:111:10
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_csr_file.htif_pcr_req_data), line:110:27, endln:110:44
                |vpiParent:
                \_assignment: , line:110:10, endln:110:44
                |vpiName:htif_pcr_req_data
                |vpiFullName:work@vscale_csr_file.htif_pcr_req_data
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.htif_pcr_req_data), line:31:40, endln:31:57
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.wdata_internal), line:110:10, endln:110:24
                |vpiParent:
                \_assignment: , line:110:10, endln:110:44
                |vpiName:wdata_internal
                |vpiFullName:work@vscale_csr_file.wdata_internal
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
          |vpiElseStmt:
          \_if_stmt: , line:111:16, endln:117:10
            |vpiParent:
            \_if_else: , line:109:7, endln:117:10
            |vpiCondition:
            \_ref_obj: (work@vscale_csr_file.system_wen), line:111:20, endln:111:30
              |vpiParent:
              \_if_else: , line:109:7, endln:117:10
              |vpiName:system_wen
              |vpiFullName:work@vscale_csr_file.system_wen
              |vpiActual:
              \_logic_net: (work@vscale_csr_file.system_wen), line:79:53, endln:79:63
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:111:32, endln:117:10
              |vpiParent:
              \_if_stmt: , line:111:16, endln:117:10
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_case_stmt: , line:112:10, endln:116:17
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:111:32, endln:117:10
                |vpiCaseType:1
                |vpiCondition:
                \_ref_obj: (work@vscale_csr_file.cmd), line:112:16, endln:112:19
                  |vpiParent:
                  \_begin: (work@vscale_csr_file), line:111:32, endln:117:10
                  |vpiName:cmd
                  |vpiFullName:work@vscale_csr_file.cmd
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.cmd), line:11:40, endln:11:43
                |vpiCaseItem:
                \_case_item: , line:113:12, endln:113:47
                  |vpiParent:
                  \_case_stmt: , line:112:10, endln:116:17
                  |vpiExpr:
                  \_constant: , line:113:12, endln:113:13
                    |vpiParent:
                    \_case_item: , line:113:12, endln:113:47
                    |vpiDecompile:6
                    |vpiSize:64
                    |UINT:6
                    |vpiConstType:9
                  |vpiStmt:
                  \_assignment: , line:113:16, endln:113:46
                    |vpiParent:
                    \_case_item: , line:113:12, endln:113:47
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:113:33, endln:113:46
                      |vpiParent:
                      \_assignment: , line:113:16, endln:113:46
                      |vpiOpType:29
                      |vpiOperand:
                      \_ref_obj: (work@vscale_csr_file.rdata), line:113:33, endln:113:38
                        |vpiParent:
                        \_operation: , line:113:33, endln:113:46
                        |vpiName:rdata
                        |vpiFullName:work@vscale_csr_file.rdata
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
                      |vpiOperand:
                      \_ref_obj: (work@vscale_csr_file.wdata), line:113:41, endln:113:46
                        |vpiParent:
                        \_operation: , line:113:33, endln:113:46
                        |vpiName:wdata
                        |vpiFullName:work@vscale_csr_file.wdata
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata), line:12:44, endln:12:49
                    |vpiLhs:
                    \_ref_obj: (work@vscale_csr_file.wdata_internal), line:113:16, endln:113:30
                      |vpiParent:
                      \_assignment: , line:113:16, endln:113:46
                      |vpiName:wdata_internal
                      |vpiFullName:work@vscale_csr_file.wdata_internal
                      |vpiActual:
                      \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                |vpiCaseItem:
                \_case_item: , line:114:12, endln:114:48
                  |vpiParent:
                  \_case_stmt: , line:112:10, endln:116:17
                  |vpiExpr:
                  \_constant: , line:114:12, endln:114:13
                    |vpiParent:
                    \_case_item: , line:114:12, endln:114:48
                    |vpiDecompile:7
                    |vpiSize:64
                    |UINT:7
                    |vpiConstType:9
                  |vpiStmt:
                  \_assignment: , line:114:16, endln:114:47
                    |vpiParent:
                    \_case_item: , line:114:12, endln:114:48
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:114:33, endln:114:47
                      |vpiParent:
                      \_assignment: , line:114:16, endln:114:47
                      |vpiOpType:28
                      |vpiOperand:
                      \_ref_obj: (work@vscale_csr_file.rdata), line:114:33, endln:114:38
                        |vpiParent:
                        \_operation: , line:114:33, endln:114:47
                        |vpiName:rdata
                        |vpiFullName:work@vscale_csr_file.rdata
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
                      |vpiOperand:
                      \_operation: , line:114:41, endln:114:47
                        |vpiParent:
                        \_operation: , line:114:33, endln:114:47
                        |vpiOpType:4
                        |vpiOperand:
                        \_ref_obj: (work@vscale_csr_file.wdata), line:114:42, endln:114:47
                          |vpiParent:
                          \_operation: , line:114:41, endln:114:47
                          |vpiName:wdata
                          |vpiFullName:work@vscale_csr_file.wdata
                          |vpiActual:
                          \_logic_net: (work@vscale_csr_file.wdata), line:12:44, endln:12:49
                    |vpiLhs:
                    \_ref_obj: (work@vscale_csr_file.wdata_internal), line:114:16, endln:114:30
                      |vpiParent:
                      \_assignment: , line:114:16, endln:114:47
                      |vpiName:wdata_internal
                      |vpiFullName:work@vscale_csr_file.wdata_internal
                      |vpiActual:
                      \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                |vpiCaseItem:
                \_case_item: , line:115:12, endln:115:45
                  |vpiParent:
                  \_case_stmt: , line:112:10, endln:116:17
                  |vpiStmt:
                  \_assignment: , line:115:22, endln:115:44
                    |vpiParent:
                    \_case_item: , line:115:12, endln:115:45
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@vscale_csr_file.wdata), line:115:39, endln:115:44
                      |vpiParent:
                      \_assignment: , line:115:22, endln:115:44
                      |vpiName:wdata
                      |vpiFullName:work@vscale_csr_file.wdata
                      |vpiActual:
                      \_logic_net: (work@vscale_csr_file.wdata), line:12:44, endln:12:49
                    |vpiLhs:
                    \_ref_obj: (work@vscale_csr_file.wdata_internal), line:115:22, endln:115:36
                      |vpiParent:
                      \_assignment: , line:115:22, endln:115:44
                      |vpiName:wdata_internal
                      |vpiFullName:work@vscale_csr_file.wdata_internal
                      |vpiActual:
                      \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:124:4, endln:131:7
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_event_control: , line:124:11, endln:124:15
      |vpiParent:
      \_always: , line:124:4, endln:131:7
      |vpiStmt:
      \_begin: (work@vscale_csr_file), line:124:16, endln:131:7
        |vpiParent:
        \_event_control: , line:124:11, endln:124:15
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_assignment: , line:125:7, endln:125:25
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:124:16, endln:131:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:125:24, endln:125:25
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@vscale_csr_file.interrupt_code), line:125:7, endln:125:21
            |vpiParent:
            \_assignment: , line:125:7, endln:125:25
            |vpiName:interrupt_code
            |vpiFullName:work@vscale_csr_file.interrupt_code
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.interrupt_code), line:86:42, endln:86:56
        |vpiStmt:
        \_case_stmt: , line:126:7, endln:130:14
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:124:16, endln:131:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_csr_file.prv), line:126:13, endln:126:16
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:124:16, endln:131:7
            |vpiName:prv
            |vpiFullName:work@vscale_csr_file.prv
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.prv), line:13:44, endln:13:47
          |vpiCaseItem:
          \_case_item: , line:127:9, endln:127:64
            |vpiParent:
            \_case_stmt: , line:126:7, endln:130:14
            |vpiExpr:
            \_constant: , line:127:9, endln:127:10
              |vpiParent:
              \_case_item: , line:127:9, endln:127:64
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiStmt:
            \_assignment: , line:127:13, endln:127:63
              |vpiParent:
              \_case_item: , line:127:9, endln:127:64
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:127:31, endln:127:63
                |vpiParent:
                \_assignment: , line:127:13, endln:127:63
                |vpiOpType:27
                |vpiOperand:
                \_operation: , line:127:32, endln:127:48
                  |vpiParent:
                  \_operation: , line:127:31, endln:127:63
                  |vpiOpType:26
                  |vpiOperand:
                  \_ref_obj: (work@vscale_csr_file.ie), line:127:32, endln:127:34
                    |vpiParent:
                    \_operation: , line:127:32, endln:127:48
                    |vpiName:ie
                    |vpiFullName:work@vscale_csr_file.ie
                    |vpiActual:
                    \_logic_net: (work@vscale_csr_file.ie), line:62:53, endln:62:55
                  |vpiOperand:
                  \_ref_obj: (work@vscale_csr_file.uinterrupt), line:127:38, endln:127:48
                    |vpiParent:
                    \_operation: , line:127:32, endln:127:48
                    |vpiName:uinterrupt
                    |vpiFullName:work@vscale_csr_file.uinterrupt
                    |vpiActual:
                    \_logic_net: (work@vscale_csr_file.uinterrupt), line:84:53, endln:84:63
                |vpiOperand:
                \_ref_obj: (work@vscale_csr_file.minterrupt), line:127:53, endln:127:63
                  |vpiParent:
                  \_operation: , line:127:31, endln:127:63
                  |vpiName:minterrupt
                  |vpiFullName:work@vscale_csr_file.minterrupt
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.minterrupt), line:85:53, endln:85:63
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.interrupt_taken), line:127:13, endln:127:28
                |vpiParent:
                \_assignment: , line:127:13, endln:127:63
                |vpiName:interrupt_taken
                |vpiFullName:work@vscale_csr_file.interrupt_taken
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.interrupt_taken), line:25:27, endln:25:42
          |vpiCaseItem:
          \_case_item: , line:128:9, endln:128:50
            |vpiParent:
            \_case_stmt: , line:126:7, endln:130:14
            |vpiExpr:
            \_constant: , line:128:9, endln:128:10
              |vpiParent:
              \_case_item: , line:128:9, endln:128:50
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiStmt:
            \_assignment: , line:128:13, endln:128:49
              |vpiParent:
              \_case_item: , line:128:9, endln:128:50
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:128:32, endln:128:48
                |vpiParent:
                \_assignment: , line:128:13, endln:128:49
                |vpiOpType:26
                |vpiOperand:
                \_ref_obj: (work@vscale_csr_file.ie), line:128:32, endln:128:34
                  |vpiParent:
                  \_operation: , line:128:32, endln:128:48
                  |vpiName:ie
                  |vpiFullName:work@vscale_csr_file.ie
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.ie), line:62:53, endln:62:55
                |vpiOperand:
                \_ref_obj: (work@vscale_csr_file.minterrupt), line:128:38, endln:128:48
                  |vpiParent:
                  \_operation: , line:128:32, endln:128:48
                  |vpiName:minterrupt
                  |vpiFullName:work@vscale_csr_file.minterrupt
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.minterrupt), line:85:53, endln:85:63
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.interrupt_taken), line:128:13, endln:128:28
                |vpiParent:
                \_assignment: , line:128:13, endln:128:49
                |vpiName:interrupt_taken
                |vpiFullName:work@vscale_csr_file.interrupt_taken
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.interrupt_taken), line:25:27, endln:25:42
          |vpiCaseItem:
          \_case_item: , line:129:9, endln:129:42
            |vpiParent:
            \_case_stmt: , line:126:7, endln:130:14
            |vpiStmt:
            \_assignment: , line:129:19, endln:129:41
              |vpiParent:
              \_case_item: , line:129:9, endln:129:42
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:129:37, endln:129:41
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.interrupt_taken), line:129:19, endln:129:34
                |vpiParent:
                \_assignment: , line:129:19, endln:129:41
                |vpiName:interrupt_taken
                |vpiFullName:work@vscale_csr_file.interrupt_taken
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.interrupt_taken), line:25:27, endln:25:42
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:133:4, endln:140:7
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_event_control: , line:133:11, endln:133:25
      |vpiParent:
      \_always: , line:133:4, endln:140:7
      |vpiCondition:
      \_operation: , line:133:13, endln:133:24
        |vpiParent:
        \_event_control: , line:133:11, endln:133:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.clk), line:133:21, endln:133:24
          |vpiParent:
          \_operation: , line:133:13, endln:133:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_begin: (work@vscale_csr_file), line:133:26, endln:140:7
        |vpiParent:
        \_event_control: , line:133:11, endln:133:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_if_else: , line:134:7, endln:137:39
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:133:26, endln:140:7
          |vpiCondition:
          \_ref_obj: (work@vscale_csr_file.htif_reset), line:134:11, endln:134:21
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:133:26, endln:140:7
            |vpiName:htif_reset
            |vpiFullName:work@vscale_csr_file.htif_reset
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.htif_reset), line:26:37, endln:26:47
          |vpiStmt:
          \_assignment: , line:135:9, endln:135:38
            |vpiParent:
            \_if_else: , line:134:7, endln:137:39
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@vscale_csr_file.HTIF_STATE_IDLE), line:135:23, endln:135:38
              |vpiParent:
              \_assignment: , line:135:9, endln:135:38
              |vpiName:HTIF_STATE_IDLE
              |vpiFullName:work@vscale_csr_file.HTIF_STATE_IDLE
            |vpiLhs:
            \_ref_obj: (work@vscale_csr_file.htif_state), line:135:9, endln:135:19
              |vpiParent:
              \_assignment: , line:135:9, endln:135:38
              |vpiName:htif_state
              |vpiFullName:work@vscale_csr_file.htif_state
              |vpiActual:
              \_logic_net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
          |vpiElseStmt:
          \_assignment: , line:137:9, endln:137:38
            |vpiParent:
            \_if_else: , line:134:7, endln:137:39
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@vscale_csr_file.next_htif_state), line:137:23, endln:137:38
              |vpiParent:
              \_assignment: , line:137:9, endln:137:38
              |vpiName:next_htif_state
              |vpiFullName:work@vscale_csr_file.next_htif_state
              |vpiActual:
              \_logic_net: (work@vscale_csr_file.next_htif_state), line:44:53, endln:44:68
            |vpiLhs:
            \_ref_obj: (work@vscale_csr_file.htif_state), line:137:9, endln:137:19
              |vpiParent:
              \_assignment: , line:137:9, endln:137:38
              |vpiName:htif_state
              |vpiFullName:work@vscale_csr_file.htif_state
              |vpiActual:
              \_logic_net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
        |vpiStmt:
        \_if_stmt: , line:138:7, endln:139:38
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:133:26, endln:140:7
          |vpiCondition:
          \_ref_obj: (work@vscale_csr_file.htif_fire), line:138:11, endln:138:20
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:133:26, endln:140:7
            |vpiName:htif_fire
            |vpiFullName:work@vscale_csr_file.htif_fire
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.htif_fire), line:43:53, endln:43:62
          |vpiStmt:
          \_assignment: , line:139:9, endln:139:37
            |vpiParent:
            \_if_stmt: , line:138:7, endln:139:38
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@vscale_csr_file.htif_rdata), line:139:27, endln:139:37
              |vpiParent:
              \_assignment: , line:139:9, endln:139:37
              |vpiName:htif_rdata
              |vpiFullName:work@vscale_csr_file.htif_rdata
              |vpiActual:
              \_logic_net: (work@vscale_csr_file.htif_rdata), line:40:40, endln:40:50
            |vpiLhs:
            \_ref_obj: (work@vscale_csr_file.htif_resp_data), line:139:9, endln:139:23
              |vpiParent:
              \_assignment: , line:139:9, endln:139:37
              |vpiName:htif_resp_data
              |vpiFullName:work@vscale_csr_file.htif_resp_data
              |vpiActual:
              \_logic_net: (work@vscale_csr_file.htif_resp_data), line:41:40, endln:41:54
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:142:4, endln:158:7
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_event_control: , line:142:11, endln:142:15
      |vpiParent:
      \_always: , line:142:4, endln:158:7
      |vpiStmt:
      \_begin: (work@vscale_csr_file), line:142:16, endln:158:7
        |vpiParent:
        \_event_control: , line:142:11, endln:142:15
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_assignment: , line:143:7, endln:143:23
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:142:16, endln:158:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:143:19, endln:143:23
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_csr_file.htif_fire), line:143:7, endln:143:16
            |vpiParent:
            \_assignment: , line:143:7, endln:143:23
            |vpiName:htif_fire
            |vpiFullName:work@vscale_csr_file.htif_fire
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.htif_fire), line:43:53, endln:43:62
        |vpiStmt:
        \_assignment: , line:144:7, endln:144:35
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:142:16, endln:158:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@vscale_csr_file.htif_state), line:144:25, endln:144:35
            |vpiParent:
            \_assignment: , line:144:7, endln:144:35
            |vpiName:htif_state
            |vpiFullName:work@vscale_csr_file.htif_state
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
          |vpiLhs:
          \_ref_obj: (work@vscale_csr_file.next_htif_state), line:144:7, endln:144:22
            |vpiParent:
            \_assignment: , line:144:7, endln:144:35
            |vpiName:next_htif_state
            |vpiFullName:work@vscale_csr_file.next_htif_state
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.next_htif_state), line:44:53, endln:44:68
        |vpiStmt:
        \_case_stmt: , line:145:7, endln:157:14
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:142:16, endln:158:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_csr_file.htif_state), line:145:13, endln:145:23
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:142:16, endln:158:7
            |vpiName:htif_state
            |vpiFullName:work@vscale_csr_file.htif_state
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
          |vpiCaseItem:
          \_case_item: , line:146:9, endln:151:12
            |vpiParent:
            \_case_stmt: , line:145:7, endln:157:14
            |vpiExpr:
            \_ref_obj: (work@vscale_csr_file.HTIF_STATE_IDLE), line:146:9, endln:146:24
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:142:16, endln:158:7
              |vpiName:HTIF_STATE_IDLE
              |vpiFullName:work@vscale_csr_file.HTIF_STATE_IDLE
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:146:27, endln:151:12
              |vpiParent:
              \_case_item: , line:146:9, endln:151:12
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_if_stmt: , line:147:12, endln:150:15
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:146:27, endln:151:12
                |vpiCondition:
                \_ref_obj: (work@vscale_csr_file.htif_pcr_req_valid), line:147:16, endln:147:34
                  |vpiParent:
                  \_begin: (work@vscale_csr_file), line:146:27, endln:151:12
                  |vpiName:htif_pcr_req_valid
                  |vpiFullName:work@vscale_csr_file.htif_pcr_req_valid
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.htif_pcr_req_valid), line:27:37, endln:27:55
                |vpiStmt:
                \_begin: (work@vscale_csr_file), line:147:36, endln:150:15
                  |vpiParent:
                  \_if_stmt: , line:147:12, endln:150:15
                  |vpiFullName:work@vscale_csr_file
                  |vpiStmt:
                  \_assignment: , line:148:15, endln:148:31
                    |vpiParent:
                    \_begin: (work@vscale_csr_file), line:147:36, endln:150:15
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_constant: , line:148:27, endln:148:31
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@vscale_csr_file.htif_fire), line:148:15, endln:148:24
                      |vpiParent:
                      \_assignment: , line:148:15, endln:148:31
                      |vpiName:htif_fire
                      |vpiFullName:work@vscale_csr_file.htif_fire
                      |vpiActual:
                      \_logic_net: (work@vscale_csr_file.htif_fire), line:43:53, endln:43:62
                  |vpiStmt:
                  \_assignment: , line:149:15, endln:149:48
                    |vpiParent:
                    \_begin: (work@vscale_csr_file), line:147:36, endln:150:15
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@vscale_csr_file.HTIF_STATE_WAIT), line:149:33, endln:149:48
                      |vpiParent:
                      \_assignment: , line:149:15, endln:149:48
                      |vpiName:HTIF_STATE_WAIT
                      |vpiFullName:work@vscale_csr_file.HTIF_STATE_WAIT
                    |vpiLhs:
                    \_ref_obj: (work@vscale_csr_file.next_htif_state), line:149:15, endln:149:30
                      |vpiParent:
                      \_assignment: , line:149:15, endln:149:48
                      |vpiName:next_htif_state
                      |vpiFullName:work@vscale_csr_file.next_htif_state
                      |vpiActual:
                      \_logic_net: (work@vscale_csr_file.next_htif_state), line:44:53, endln:44:68
          |vpiCaseItem:
          \_case_item: , line:152:9, endln:156:12
            |vpiParent:
            \_case_stmt: , line:145:7, endln:157:14
            |vpiExpr:
            \_ref_obj: (work@vscale_csr_file.HTIF_STATE_WAIT), line:152:9, endln:152:24
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:142:16, endln:158:7
              |vpiName:HTIF_STATE_WAIT
              |vpiFullName:work@vscale_csr_file.HTIF_STATE_WAIT
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:152:27, endln:156:12
              |vpiParent:
              \_case_item: , line:152:9, endln:156:12
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_if_stmt: , line:153:12, endln:155:15
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:152:27, endln:156:12
                |vpiCondition:
                \_ref_obj: (work@vscale_csr_file.htif_pcr_resp_ready), line:153:16, endln:153:35
                  |vpiParent:
                  \_begin: (work@vscale_csr_file), line:152:27, endln:156:12
                  |vpiName:htif_pcr_resp_ready
                  |vpiFullName:work@vscale_csr_file.htif_pcr_resp_ready
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.htif_pcr_resp_ready), line:33:37, endln:33:56
                |vpiStmt:
                \_begin: (work@vscale_csr_file), line:153:37, endln:155:15
                  |vpiParent:
                  \_if_stmt: , line:153:12, endln:155:15
                  |vpiFullName:work@vscale_csr_file
                  |vpiStmt:
                  \_assignment: , line:154:15, endln:154:48
                    |vpiParent:
                    \_begin: (work@vscale_csr_file), line:153:37, endln:155:15
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@vscale_csr_file.HTIF_STATE_IDLE), line:154:33, endln:154:48
                      |vpiParent:
                      \_assignment: , line:154:15, endln:154:48
                      |vpiName:HTIF_STATE_IDLE
                      |vpiFullName:work@vscale_csr_file.HTIF_STATE_IDLE
                    |vpiLhs:
                    \_ref_obj: (work@vscale_csr_file.next_htif_state), line:154:15, endln:154:30
                      |vpiParent:
                      \_assignment: , line:154:15, endln:154:48
                      |vpiName:next_htif_state
                      |vpiFullName:work@vscale_csr_file.next_htif_state
                      |vpiActual:
                      \_logic_net: (work@vscale_csr_file.next_htif_state), line:44:53, endln:44:68
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:168:4, endln:179:7
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_event_control: , line:168:11, endln:168:25
      |vpiParent:
      \_always: , line:168:4, endln:179:7
      |vpiCondition:
      \_operation: , line:168:13, endln:168:24
        |vpiParent:
        \_event_control: , line:168:11, endln:168:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.clk), line:168:21, endln:168:24
          |vpiParent:
          \_operation: , line:168:13, endln:168:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_begin: (work@vscale_csr_file), line:168:26, endln:179:7
        |vpiParent:
        \_event_control: , line:168:11, endln:168:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_if_else: , line:169:7, endln:178:10
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:168:26, endln:179:7
          |vpiCondition:
          \_ref_obj: (work@vscale_csr_file.reset), line:169:11, endln:169:16
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:168:26, endln:179:7
            |vpiName:reset
            |vpiFullName:work@vscale_csr_file.reset
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.reset), line:9:37, endln:9:42
          |vpiStmt:
          \_begin: (work@vscale_csr_file), line:169:18, endln:171:10
            |vpiParent:
            \_if_else: , line:169:7, endln:178:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_assignment: , line:170:10, endln:170:33
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:169:18, endln:171:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:170:24, endln:170:33
                |vpiDecompile:6'b000110
                |vpiSize:6
                |BIN:000110
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.priv_stack), line:170:10, endln:170:20
                |vpiParent:
                \_assignment: , line:170:10, endln:170:33
                |vpiName:priv_stack
                |vpiFullName:work@vscale_csr_file.priv_stack
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
          |vpiElseStmt:
          \_if_else: , line:171:16, endln:178:10
            |vpiParent:
            \_if_else: , line:169:7, endln:178:10
            |vpiCondition:
            \_operation: , line:171:20, endln:171:51
              |vpiParent:
              \_if_else: , line:169:7, endln:178:10
              |vpiOpType:26
              |vpiOperand:
              \_ref_obj: (work@vscale_csr_file.wen_internal), line:171:20, endln:171:32
                |vpiParent:
                \_operation: , line:171:20, endln:171:51
                |vpiName:wen_internal
                |vpiFullName:work@vscale_csr_file.wen_internal
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
              |vpiOperand:
              \_operation: , line:171:36, endln:171:51
                |vpiParent:
                \_operation: , line:171:20, endln:171:51
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@vscale_csr_file.addr), line:171:36, endln:171:40
                  |vpiParent:
                  \_operation: , line:171:36, endln:171:51
                  |vpiName:addr
                  |vpiFullName:work@vscale_csr_file.addr
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.addr), line:10:40, endln:10:44
                |vpiOperand:
                \_constant: , line:171:44, endln:171:51
                  |vpiParent:
                  \_operation: , line:171:36, endln:171:51
                  |vpiDecompile:12'h300
                  |vpiSize:12
                  |HEX:300
                  |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:171:53, endln:173:10
              |vpiParent:
              \_if_else: , line:171:16, endln:178:10
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:172:10, endln:172:43
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:171:53, endln:173:10
                |vpiOpType:82
                |vpiRhs:
                \_part_select: wdata_internal (work@vscale_csr_file.wdata_internal), line:172:24, endln:172:43
                  |vpiParent:
                  \_assignment: , line:172:10, endln:172:43
                  |vpiName:wdata_internal
                  |vpiFullName:work@vscale_csr_file.wdata_internal
                  |vpiDefName:wdata_internal
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:172:39, endln:172:40
                    |vpiDecompile:5
                    |vpiSize:64
                    |UINT:5
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:172:41, endln:172:42
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.priv_stack), line:172:10, endln:172:20
                  |vpiParent:
                  \_assignment: , line:172:10, endln:172:43
                  |vpiName:priv_stack
                  |vpiFullName:work@vscale_csr_file.priv_stack
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
            |vpiElseStmt:
            \_if_else: , line:173:16, endln:178:10
              |vpiParent:
              \_if_else: , line:171:16, endln:178:10
              |vpiCondition:
              \_ref_obj: (work@vscale_csr_file.exception), line:173:20, endln:173:29
                |vpiParent:
                \_if_else: , line:171:16, endln:178:10
                |vpiName:exception
                |vpiFullName:work@vscale_csr_file.exception
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.exception), line:17:37, endln:17:46
              |vpiStmt:
              \_begin: (work@vscale_csr_file), line:173:31, endln:176:10
                |vpiParent:
                \_if_else: , line:173:16, endln:178:10
                |vpiFullName:work@vscale_csr_file
                |vpiStmt:
                \_assignment: , line:175:10, endln:175:52
                  |vpiParent:
                  \_begin: (work@vscale_csr_file), line:173:31, endln:176:10
                  |vpiOpType:82
                  |vpiRhs:
                  \_operation: , line:175:24, endln:175:52
                    |vpiParent:
                    \_assignment: , line:175:10, endln:175:52
                    |vpiOpType:33
                    |vpiOperand:
                    \_part_select: priv_stack (work@vscale_csr_file.priv_stack), line:175:25, endln:175:40
                      |vpiParent:
                      \_operation: , line:175:24, endln:175:52
                      |vpiName:priv_stack
                      |vpiFullName:work@vscale_csr_file.priv_stack
                      |vpiDefName:priv_stack
                      |vpiConstantSelect:1
                      |vpiLeftRange:
                      \_constant: , line:175:36, endln:175:37
                        |vpiDecompile:2
                        |vpiSize:64
                        |UINT:2
                        |vpiConstType:9
                      |vpiRightRange:
                      \_constant: , line:175:38, endln:175:39
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiConstType:9
                    |vpiOperand:
                    \_constant: , line:175:41, endln:175:46
                      |vpiDecompile:2'b11
                      |vpiSize:2
                      |BIN:11
                      |vpiConstType:3
                    |vpiOperand:
                    \_constant: , line:175:47, endln:175:51
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                  |vpiLhs:
                  \_ref_obj: (work@vscale_csr_file.priv_stack), line:175:10, endln:175:20
                    |vpiParent:
                    \_assignment: , line:175:10, endln:175:52
                    |vpiName:priv_stack
                    |vpiFullName:work@vscale_csr_file.priv_stack
                    |vpiActual:
                    \_logic_net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
              |vpiElseStmt:
              \_if_stmt: , line:176:16, endln:178:10
                |vpiParent:
                \_if_else: , line:173:16, endln:178:10
                |vpiCondition:
                \_ref_obj: (work@vscale_csr_file.eret), line:176:20, endln:176:24
                  |vpiParent:
                  \_if_else: , line:173:16, endln:178:10
                  |vpiName:eret
                  |vpiFullName:work@vscale_csr_file.eret
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.eret), line:19:37, endln:19:41
                |vpiStmt:
                \_begin: (work@vscale_csr_file), line:176:26, endln:178:10
                  |vpiParent:
                  \_if_stmt: , line:176:16, endln:178:10
                  |vpiFullName:work@vscale_csr_file
                  |vpiStmt:
                  \_assignment: , line:177:10, endln:177:52
                    |vpiParent:
                    \_begin: (work@vscale_csr_file), line:176:26, endln:178:10
                    |vpiOpType:82
                    |vpiRhs:
                    \_operation: , line:177:24, endln:177:52
                      |vpiParent:
                      \_assignment: , line:177:10, endln:177:52
                      |vpiOpType:33
                      |vpiOperand:
                      \_constant: , line:177:25, endln:177:30
                        |vpiDecompile:2'b00
                        |vpiSize:2
                        |BIN:00
                        |vpiConstType:3
                      |vpiOperand:
                      \_constant: , line:177:31, endln:177:35
                        |vpiDecompile:1'b1
                        |vpiSize:1
                        |BIN:1
                        |vpiConstType:3
                      |vpiOperand:
                      \_part_select: priv_stack (work@vscale_csr_file.priv_stack), line:177:36, endln:177:51
                        |vpiParent:
                        \_operation: , line:177:24, endln:177:52
                        |vpiName:priv_stack
                        |vpiFullName:work@vscale_csr_file.priv_stack
                        |vpiDefName:priv_stack
                        |vpiConstantSelect:1
                        |vpiLeftRange:
                        \_constant: , line:177:47, endln:177:48
                          |vpiDecompile:5
                          |vpiSize:64
                          |UINT:5
                          |vpiConstType:9
                        |vpiRightRange:
                        \_constant: , line:177:49, endln:177:50
                          |vpiDecompile:3
                          |vpiSize:64
                          |UINT:3
                          |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@vscale_csr_file.priv_stack), line:177:10, endln:177:20
                      |vpiParent:
                      \_assignment: , line:177:10, endln:177:52
                      |vpiName:priv_stack
                      |vpiFullName:work@vscale_csr_file.priv_stack
                      |vpiActual:
                      \_logic_net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:190:4, endln:204:7
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_event_control: , line:190:11, endln:190:25
      |vpiParent:
      \_always: , line:190:4, endln:204:7
      |vpiCondition:
      \_operation: , line:190:13, endln:190:24
        |vpiParent:
        \_event_control: , line:190:11, endln:190:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.clk), line:190:21, endln:190:24
          |vpiParent:
          \_operation: , line:190:13, endln:190:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_begin: (work@vscale_csr_file), line:190:26, endln:204:7
        |vpiParent:
        \_event_control: , line:190:11, endln:190:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_if_else: , line:191:7, endln:203:10
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:190:26, endln:204:7
          |vpiCondition:
          \_ref_obj: (work@vscale_csr_file.reset), line:191:11, endln:191:16
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:190:26, endln:204:7
            |vpiName:reset
            |vpiFullName:work@vscale_csr_file.reset
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.reset), line:9:37, endln:9:42
          |vpiStmt:
          \_begin: (work@vscale_csr_file), line:191:18, endln:194:10
            |vpiParent:
            \_if_else: , line:191:7, endln:203:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_assignment: , line:192:10, endln:192:19
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:191:18, endln:194:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:192:18, endln:192:19
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.mtip), line:192:10, endln:192:14
                |vpiParent:
                \_assignment: , line:192:10, endln:192:19
                |vpiName:mtip
                |vpiFullName:work@vscale_csr_file.mtip
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.mtip), line:52:53, endln:52:57
            |vpiStmt:
            \_assignment: , line:193:10, endln:193:19
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:191:18, endln:194:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:193:18, endln:193:19
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.msip), line:193:10, endln:193:14
                |vpiParent:
                \_assignment: , line:193:10, endln:193:19
                |vpiName:msip
                |vpiFullName:work@vscale_csr_file.msip
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.msip), line:53:53, endln:53:57
          |vpiElseStmt:
          \_begin: (work@vscale_csr_file), line:194:16, endln:203:10
            |vpiParent:
            \_if_else: , line:191:7, endln:203:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_if_stmt: , line:195:10, endln:196:22
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:194:16, endln:203:10
              |vpiCondition:
              \_ref_obj: (work@vscale_csr_file.mtimer_expired), line:195:14, endln:195:28
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:194:16, endln:203:10
                |vpiName:mtimer_expired
                |vpiFullName:work@vscale_csr_file.mtimer_expired
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.mtimer_expired), line:75:53, endln:75:67
              |vpiStmt:
              \_assignment: , line:196:12, endln:196:21
                |vpiParent:
                \_if_stmt: , line:195:10, endln:196:22
                |vpiOpType:82
                |vpiRhs:
                \_constant: , line:196:20, endln:196:21
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.mtip), line:196:12, endln:196:16
                  |vpiParent:
                  \_assignment: , line:196:12, endln:196:21
                  |vpiName:mtip
                  |vpiFullName:work@vscale_csr_file.mtip
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mtip), line:52:53, endln:52:57
            |vpiStmt:
            \_if_stmt: , line:197:10, endln:198:22
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:194:16, endln:203:10
              |vpiCondition:
              \_operation: , line:197:14, endln:197:45
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:194:16, endln:203:10
                |vpiOpType:26
                |vpiOperand:
                \_ref_obj: (work@vscale_csr_file.wen_internal), line:197:14, endln:197:26
                  |vpiParent:
                  \_operation: , line:197:14, endln:197:45
                  |vpiName:wen_internal
                  |vpiFullName:work@vscale_csr_file.wen_internal
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
                |vpiOperand:
                \_operation: , line:197:30, endln:197:45
                  |vpiParent:
                  \_operation: , line:197:14, endln:197:45
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@vscale_csr_file.addr), line:197:30, endln:197:34
                    |vpiParent:
                    \_operation: , line:197:30, endln:197:45
                    |vpiName:addr
                    |vpiFullName:work@vscale_csr_file.addr
                    |vpiActual:
                    \_logic_net: (work@vscale_csr_file.addr), line:10:40, endln:10:44
                  |vpiOperand:
                  \_constant: , line:197:38, endln:197:45
                    |vpiParent:
                    \_operation: , line:197:30, endln:197:45
                    |vpiDecompile:12'h321
                    |vpiSize:12
                    |HEX:321
                    |vpiConstType:5
              |vpiStmt:
              \_assignment: , line:198:12, endln:198:21
                |vpiParent:
                \_if_stmt: , line:197:10, endln:198:22
                |vpiOpType:82
                |vpiRhs:
                \_constant: , line:198:20, endln:198:21
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.mtip), line:198:12, endln:198:16
                  |vpiParent:
                  \_assignment: , line:198:12, endln:198:21
                  |vpiName:mtip
                  |vpiFullName:work@vscale_csr_file.mtip
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mtip), line:52:53, endln:52:57
            |vpiStmt:
            \_if_stmt: , line:199:10, endln:202:13
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:194:16, endln:203:10
              |vpiCondition:
              \_operation: , line:199:14, endln:199:45
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:194:16, endln:203:10
                |vpiOpType:26
                |vpiOperand:
                \_ref_obj: (work@vscale_csr_file.wen_internal), line:199:14, endln:199:26
                  |vpiParent:
                  \_operation: , line:199:14, endln:199:45
                  |vpiName:wen_internal
                  |vpiFullName:work@vscale_csr_file.wen_internal
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
                |vpiOperand:
                \_operation: , line:199:30, endln:199:45
                  |vpiParent:
                  \_operation: , line:199:14, endln:199:45
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@vscale_csr_file.addr), line:199:30, endln:199:34
                    |vpiParent:
                    \_operation: , line:199:30, endln:199:45
                    |vpiName:addr
                    |vpiFullName:work@vscale_csr_file.addr
                    |vpiActual:
                    \_logic_net: (work@vscale_csr_file.addr), line:10:40, endln:10:44
                  |vpiOperand:
                  \_constant: , line:199:38, endln:199:45
                    |vpiParent:
                    \_operation: , line:199:30, endln:199:45
                    |vpiDecompile:12'h344
                    |vpiSize:12
                    |HEX:344
                    |vpiConstType:5
              |vpiStmt:
              \_begin: (work@vscale_csr_file), line:199:47, endln:202:13
                |vpiParent:
                \_if_stmt: , line:199:10, endln:202:13
                |vpiFullName:work@vscale_csr_file
                |vpiStmt:
                \_assignment: , line:200:13, endln:200:38
                  |vpiParent:
                  \_begin: (work@vscale_csr_file), line:199:47, endln:202:13
                  |vpiOpType:82
                  |vpiRhs:
                  \_bit_select: (work@vscale_csr_file.wdata_internal), line:200:36, endln:200:37
                    |vpiParent:
                    \_assignment: , line:200:13, endln:200:38
                    |vpiName:wdata_internal
                    |vpiFullName:work@vscale_csr_file.wdata_internal
                    |vpiIndex:
                    \_constant: , line:200:36, endln:200:37
                      |vpiParent:
                      \_bit_select: (work@vscale_csr_file.wdata_internal), line:200:36, endln:200:37
                      |vpiDecompile:7
                      |vpiSize:64
                      |UINT:7
                      |vpiConstType:9
                  |vpiLhs:
                  \_ref_obj: (work@vscale_csr_file.mtip), line:200:13, endln:200:17
                    |vpiParent:
                    \_assignment: , line:200:13, endln:200:38
                    |vpiName:mtip
                    |vpiFullName:work@vscale_csr_file.mtip
                    |vpiActual:
                    \_logic_net: (work@vscale_csr_file.mtip), line:52:53, endln:52:57
                |vpiStmt:
                \_assignment: , line:201:13, endln:201:38
                  |vpiParent:
                  \_begin: (work@vscale_csr_file), line:199:47, endln:202:13
                  |vpiOpType:82
                  |vpiRhs:
                  \_bit_select: (work@vscale_csr_file.wdata_internal), line:201:36, endln:201:37
                    |vpiParent:
                    \_assignment: , line:201:13, endln:201:38
                    |vpiName:wdata_internal
                    |vpiFullName:work@vscale_csr_file.wdata_internal
                    |vpiIndex:
                    \_constant: , line:201:36, endln:201:37
                      |vpiParent:
                      \_bit_select: (work@vscale_csr_file.wdata_internal), line:201:36, endln:201:37
                      |vpiDecompile:3
                      |vpiSize:64
                      |UINT:3
                      |vpiConstType:9
                  |vpiLhs:
                  \_ref_obj: (work@vscale_csr_file.msip), line:201:13, endln:201:17
                    |vpiParent:
                    \_assignment: , line:201:13, endln:201:38
                    |vpiName:msip
                    |vpiFullName:work@vscale_csr_file.msip
                    |vpiActual:
                    \_logic_net: (work@vscale_csr_file.msip), line:53:53, endln:53:57
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:208:4, endln:214:7
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_event_control: , line:208:11, endln:208:25
      |vpiParent:
      \_always: , line:208:4, endln:214:7
      |vpiCondition:
      \_operation: , line:208:13, endln:208:24
        |vpiParent:
        \_event_control: , line:208:11, endln:208:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.clk), line:208:21, endln:208:24
          |vpiParent:
          \_operation: , line:208:13, endln:208:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_begin: (work@vscale_csr_file), line:208:26, endln:214:7
        |vpiParent:
        \_event_control: , line:208:11, endln:208:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_if_else: , line:209:7, endln:213:10
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:208:26, endln:214:7
          |vpiCondition:
          \_ref_obj: (work@vscale_csr_file.reset), line:209:11, endln:209:16
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:208:26, endln:214:7
            |vpiName:reset
            |vpiFullName:work@vscale_csr_file.reset
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.reset), line:9:37, endln:9:42
          |vpiStmt:
          \_begin: (work@vscale_csr_file), line:209:18, endln:211:10
            |vpiParent:
            \_if_else: , line:209:7, endln:213:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_assignment: , line:210:10, endln:210:18
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:209:18, endln:211:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:210:17, endln:210:18
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.mie), line:210:10, endln:210:13
                |vpiParent:
                \_assignment: , line:210:10, endln:210:18
                |vpiName:mie
                |vpiFullName:work@vscale_csr_file.mie
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.mie), line:51:25, endln:51:28
          |vpiElseStmt:
          \_if_stmt: , line:211:16, endln:213:10
            |vpiParent:
            \_if_else: , line:209:7, endln:213:10
            |vpiCondition:
            \_operation: , line:211:20, endln:211:51
              |vpiParent:
              \_if_else: , line:209:7, endln:213:10
              |vpiOpType:26
              |vpiOperand:
              \_ref_obj: (work@vscale_csr_file.wen_internal), line:211:20, endln:211:32
                |vpiParent:
                \_operation: , line:211:20, endln:211:51
                |vpiName:wen_internal
                |vpiFullName:work@vscale_csr_file.wen_internal
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
              |vpiOperand:
              \_operation: , line:211:36, endln:211:51
                |vpiParent:
                \_operation: , line:211:20, endln:211:51
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@vscale_csr_file.addr), line:211:36, endln:211:40
                  |vpiParent:
                  \_operation: , line:211:36, endln:211:51
                  |vpiName:addr
                  |vpiFullName:work@vscale_csr_file.addr
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.addr), line:10:40, endln:10:44
                |vpiOperand:
                \_constant: , line:211:44, endln:211:51
                  |vpiParent:
                  \_operation: , line:211:36, endln:211:51
                  |vpiDecompile:12'h304
                  |vpiSize:12
                  |HEX:304
                  |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:211:53, endln:213:10
              |vpiParent:
              \_if_stmt: , line:211:16, endln:213:10
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:212:3, endln:212:24
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:211:53, endln:213:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.wdata_internal), line:212:10, endln:212:24
                  |vpiParent:
                  \_assignment: , line:212:3, endln:212:24
                  |vpiName:wdata_internal
                  |vpiFullName:work@vscale_csr_file.wdata_internal
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.mie), line:212:3, endln:212:6
                  |vpiParent:
                  \_assignment: , line:212:3, endln:212:24
                  |vpiName:mie
                  |vpiFullName:work@vscale_csr_file.mie
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mie), line:51:25, endln:51:28
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:216:4, endln:223:7
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_event_control: , line:216:11, endln:216:25
      |vpiParent:
      \_always: , line:216:4, endln:223:7
      |vpiCondition:
      \_operation: , line:216:13, endln:216:24
        |vpiParent:
        \_event_control: , line:216:11, endln:216:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.clk), line:216:21, endln:216:24
          |vpiParent:
          \_operation: , line:216:13, endln:216:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_begin: (work@vscale_csr_file), line:216:26, endln:223:7
        |vpiParent:
        \_event_control: , line:216:11, endln:216:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_if_stmt: , line:217:7, endln:218:53
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:216:26, endln:223:7
          |vpiCondition:
          \_ref_obj: (work@vscale_csr_file.interrupt_taken), line:217:11, endln:217:26
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:216:26, endln:223:7
            |vpiName:interrupt_taken
            |vpiFullName:work@vscale_csr_file.interrupt_taken
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.interrupt_taken), line:25:27, endln:25:42
          |vpiStmt:
          \_assignment: , line:218:2, endln:218:52
            |vpiParent:
            \_if_stmt: , line:217:7, endln:218:53
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:218:10, endln:218:52
              |vpiParent:
              \_assignment: , line:218:2, endln:218:52
              |vpiOpType:24
              |vpiOperand:
              \_operation: , line:218:11, endln:218:43
                |vpiParent:
                \_operation: , line:218:10, endln:218:52
                |vpiOpType:28
                |vpiOperand:
                \_ref_obj: (work@vscale_csr_file.exception_PC), line:218:11, endln:218:23
                  |vpiParent:
                  \_operation: , line:218:11, endln:218:43
                  |vpiName:exception_PC
                  |vpiFullName:work@vscale_csr_file.exception_PC
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.exception_PC), line:21:44, endln:21:56
                |vpiOperand:
                \_operation: , line:218:26, endln:218:43
                  |vpiParent:
                  \_operation: , line:218:11, endln:218:43
                  |vpiOpType:33
                  |vpiOperand:
                  \_operation: , line:218:27, endln:218:37
                    |vpiParent:
                    \_operation: , line:218:26, endln:218:43
                    |vpiOpType:34
                    |vpiOperand:
                    \_constant: , line:218:28, endln:218:30
                      |vpiDecompile:30
                      |vpiSize:64
                      |UINT:30
                      |vpiConstType:9
                    |vpiOperand:
                    \_operation: , line:218:30, endln:218:36
                      |vpiParent:
                      \_operation: , line:218:27, endln:218:37
                      |vpiOpType:33
                      |vpiOperand:
                      \_constant: , line:218:31, endln:218:35
                        |vpiDecompile:1'b1
                        |vpiSize:1
                        |BIN:1
                        |vpiConstType:3
                  |vpiOperand:
                  \_constant: , line:218:38, endln:218:42
                    |vpiDecompile:2'b0
                    |vpiSize:2
                    |BIN:0
                    |vpiConstType:3
              |vpiOperand:
              \_constant: , line:218:47, endln:218:52
                |vpiParent:
                \_operation: , line:218:10, endln:218:52
                |vpiDecompile:32'h4
                |vpiSize:32
                |HEX:4
                |vpiConstType:5
            |vpiLhs:
            \_ref_obj: (work@vscale_csr_file.mepc), line:218:2, endln:218:6
              |vpiParent:
              \_assignment: , line:218:2, endln:218:52
              |vpiName:mepc
              |vpiFullName:work@vscale_csr_file.mepc
              |vpiActual:
              \_logic_net: (work@vscale_csr_file.mepc), line:57:47, endln:57:51
        |vpiStmt:
        \_if_stmt: , line:219:7, endln:220:50
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:216:26, endln:223:7
          |vpiCondition:
          \_ref_obj: (work@vscale_csr_file.exception), line:219:11, endln:219:20
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:216:26, endln:223:7
            |vpiName:exception
            |vpiFullName:work@vscale_csr_file.exception
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.exception), line:17:37, endln:17:46
          |vpiStmt:
          \_assignment: , line:220:9, endln:220:49
            |vpiParent:
            \_if_stmt: , line:219:7, endln:220:50
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:220:17, endln:220:49
              |vpiParent:
              \_assignment: , line:220:9, endln:220:49
              |vpiOpType:28
              |vpiOperand:
              \_ref_obj: (work@vscale_csr_file.exception_PC), line:220:17, endln:220:29
                |vpiParent:
                \_operation: , line:220:17, endln:220:49
                |vpiName:exception_PC
                |vpiFullName:work@vscale_csr_file.exception_PC
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.exception_PC), line:21:44, endln:21:56
              |vpiOperand:
              \_operation: , line:220:32, endln:220:49
                |vpiParent:
                \_operation: , line:220:17, endln:220:49
                |vpiOpType:33
                |vpiOperand:
                \_operation: , line:220:33, endln:220:43
                  |vpiParent:
                  \_operation: , line:220:32, endln:220:49
                  |vpiOpType:34
                  |vpiOperand:
                  \_constant: , line:220:34, endln:220:36
                    |vpiDecompile:30
                    |vpiSize:64
                    |UINT:30
                    |vpiConstType:9
                  |vpiOperand:
                  \_operation: , line:220:36, endln:220:42
                    |vpiParent:
                    \_operation: , line:220:33, endln:220:43
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:220:37, endln:220:41
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                |vpiOperand:
                \_constant: , line:220:44, endln:220:48
                  |vpiDecompile:2'b0
                  |vpiSize:2
                  |BIN:0
                  |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@vscale_csr_file.mepc), line:220:9, endln:220:13
              |vpiParent:
              \_assignment: , line:220:9, endln:220:49
              |vpiName:mepc
              |vpiFullName:work@vscale_csr_file.mepc
              |vpiActual:
              \_logic_net: (work@vscale_csr_file.mepc), line:57:47, endln:57:51
        |vpiStmt:
        \_if_stmt: , line:221:7, endln:222:52
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:216:26, endln:223:7
          |vpiCondition:
          \_operation: , line:221:11, endln:221:42
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:216:26, endln:223:7
            |vpiOpType:26
            |vpiOperand:
            \_ref_obj: (work@vscale_csr_file.wen_internal), line:221:11, endln:221:23
              |vpiParent:
              \_operation: , line:221:11, endln:221:42
              |vpiName:wen_internal
              |vpiFullName:work@vscale_csr_file.wen_internal
              |vpiActual:
              \_logic_net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
            |vpiOperand:
            \_operation: , line:221:27, endln:221:42
              |vpiParent:
              \_operation: , line:221:11, endln:221:42
              |vpiOpType:14
              |vpiOperand:
              \_ref_obj: (work@vscale_csr_file.addr), line:221:27, endln:221:31
                |vpiParent:
                \_operation: , line:221:27, endln:221:42
                |vpiName:addr
                |vpiFullName:work@vscale_csr_file.addr
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.addr), line:10:40, endln:10:44
              |vpiOperand:
              \_constant: , line:221:35, endln:221:42
                |vpiParent:
                \_operation: , line:221:27, endln:221:42
                |vpiDecompile:12'h341
                |vpiSize:12
                |HEX:341
                |vpiConstType:5
          |vpiStmt:
          \_assignment: , line:222:9, endln:222:51
            |vpiParent:
            \_if_stmt: , line:221:7, endln:222:52
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:222:17, endln:222:51
              |vpiParent:
              \_assignment: , line:222:9, endln:222:51
              |vpiOpType:28
              |vpiOperand:
              \_ref_obj: (work@vscale_csr_file.wdata_internal), line:222:17, endln:222:31
                |vpiParent:
                \_operation: , line:222:17, endln:222:51
                |vpiName:wdata_internal
                |vpiFullName:work@vscale_csr_file.wdata_internal
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
              |vpiOperand:
              \_operation: , line:222:34, endln:222:51
                |vpiParent:
                \_operation: , line:222:17, endln:222:51
                |vpiOpType:33
                |vpiOperand:
                \_operation: , line:222:35, endln:222:45
                  |vpiParent:
                  \_operation: , line:222:34, endln:222:51
                  |vpiOpType:34
                  |vpiOperand:
                  \_constant: , line:222:36, endln:222:38
                    |vpiDecompile:30
                    |vpiSize:64
                    |UINT:30
                    |vpiConstType:9
                  |vpiOperand:
                  \_operation: , line:222:38, endln:222:44
                    |vpiParent:
                    \_operation: , line:222:35, endln:222:45
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:222:39, endln:222:43
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                |vpiOperand:
                \_constant: , line:222:46, endln:222:50
                  |vpiDecompile:2'b0
                  |vpiSize:2
                  |BIN:0
                  |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@vscale_csr_file.mepc), line:222:9, endln:222:13
              |vpiParent:
              \_assignment: , line:222:9, endln:222:51
              |vpiName:mepc
              |vpiFullName:work@vscale_csr_file.mepc
              |vpiActual:
              \_logic_net: (work@vscale_csr_file.mepc), line:57:47, endln:57:51
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:225:4, endln:241:7
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_event_control: , line:225:11, endln:225:25
      |vpiParent:
      \_always: , line:225:4, endln:241:7
      |vpiCondition:
      \_operation: , line:225:13, endln:225:24
        |vpiParent:
        \_event_control: , line:225:11, endln:225:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.clk), line:225:21, endln:225:24
          |vpiParent:
          \_operation: , line:225:13, endln:225:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_begin: (work@vscale_csr_file), line:225:26, endln:241:7
        |vpiParent:
        \_event_control: , line:225:11, endln:225:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_if_else: , line:226:7, endln:240:10
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:225:26, endln:241:7
          |vpiCondition:
          \_ref_obj: (work@vscale_csr_file.reset), line:226:11, endln:226:16
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:225:26, endln:241:7
            |vpiName:reset
            |vpiFullName:work@vscale_csr_file.reset
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.reset), line:9:37, endln:9:42
          |vpiStmt:
          \_begin: (work@vscale_csr_file), line:226:18, endln:229:10
            |vpiParent:
            \_if_else: , line:226:7, endln:240:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_assignment: , line:227:10, endln:227:21
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:226:18, endln:229:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:227:20, endln:227:21
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.mecode), line:227:10, endln:227:16
                |vpiParent:
                \_assignment: , line:227:10, endln:227:21
                |vpiName:mecode
                |vpiFullName:work@vscale_csr_file.mecode
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.mecode), line:58:42, endln:58:48
            |vpiStmt:
            \_assignment: , line:228:10, endln:228:19
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:226:18, endln:229:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:228:18, endln:228:19
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.mint), line:228:10, endln:228:14
                |vpiParent:
                \_assignment: , line:228:10, endln:228:19
                |vpiName:mint
                |vpiFullName:work@vscale_csr_file.mint
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.mint), line:59:53, endln:59:57
          |vpiElseStmt:
          \_if_else: , line:229:16, endln:240:10
            |vpiParent:
            \_if_else: , line:226:7, endln:240:10
            |vpiCondition:
            \_operation: , line:229:20, endln:229:51
              |vpiParent:
              \_if_else: , line:226:7, endln:240:10
              |vpiOpType:26
              |vpiOperand:
              \_ref_obj: (work@vscale_csr_file.wen_internal), line:229:20, endln:229:32
                |vpiParent:
                \_operation: , line:229:20, endln:229:51
                |vpiName:wen_internal
                |vpiFullName:work@vscale_csr_file.wen_internal
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
              |vpiOperand:
              \_operation: , line:229:36, endln:229:51
                |vpiParent:
                \_operation: , line:229:20, endln:229:51
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@vscale_csr_file.addr), line:229:36, endln:229:40
                  |vpiParent:
                  \_operation: , line:229:36, endln:229:51
                  |vpiName:addr
                  |vpiFullName:work@vscale_csr_file.addr
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.addr), line:10:40, endln:10:44
                |vpiOperand:
                \_constant: , line:229:44, endln:229:51
                  |vpiParent:
                  \_operation: , line:229:36, endln:229:51
                  |vpiDecompile:12'h342
                  |vpiSize:12
                  |HEX:342
                  |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:229:53, endln:232:10
              |vpiParent:
              \_if_else: , line:229:16, endln:240:10
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:230:10, endln:230:39
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:229:53, endln:232:10
                |vpiOpType:82
                |vpiRhs:
                \_part_select: wdata_internal (work@vscale_csr_file.wdata_internal), line:230:20, endln:230:39
                  |vpiParent:
                  \_assignment: , line:230:10, endln:230:39
                  |vpiName:wdata_internal
                  |vpiFullName:work@vscale_csr_file.wdata_internal
                  |vpiDefName:wdata_internal
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:230:35, endln:230:36
                    |vpiDecompile:3
                    |vpiSize:64
                    |UINT:3
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:230:37, endln:230:38
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.mecode), line:230:10, endln:230:16
                  |vpiParent:
                  \_assignment: , line:230:10, endln:230:39
                  |vpiName:mecode
                  |vpiFullName:work@vscale_csr_file.mecode
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mecode), line:58:42, endln:58:48
              |vpiStmt:
              \_assignment: , line:231:10, endln:231:36
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:229:53, endln:232:10
                |vpiOpType:82
                |vpiRhs:
                \_bit_select: (work@vscale_csr_file.wdata_internal), line:231:33, endln:231:35
                  |vpiParent:
                  \_assignment: , line:231:10, endln:231:36
                  |vpiName:wdata_internal
                  |vpiFullName:work@vscale_csr_file.wdata_internal
                  |vpiIndex:
                  \_constant: , line:231:33, endln:231:35
                    |vpiParent:
                    \_bit_select: (work@vscale_csr_file.wdata_internal), line:231:33, endln:231:35
                    |vpiDecompile:31
                    |vpiSize:64
                    |UINT:31
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.mint), line:231:10, endln:231:14
                  |vpiParent:
                  \_assignment: , line:231:10, endln:231:36
                  |vpiName:mint
                  |vpiFullName:work@vscale_csr_file.mint
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mint), line:59:53, endln:59:57
            |vpiElseStmt:
            \_begin: (work@vscale_csr_file), line:232:16, endln:240:10
              |vpiParent:
              \_if_else: , line:229:16, endln:240:10
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_if_else: , line:233:10, endln:239:13
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:232:16, endln:240:10
                |vpiCondition:
                \_ref_obj: (work@vscale_csr_file.interrupt_taken), line:233:14, endln:233:29
                  |vpiParent:
                  \_begin: (work@vscale_csr_file), line:232:16, endln:240:10
                  |vpiName:interrupt_taken
                  |vpiFullName:work@vscale_csr_file.interrupt_taken
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.interrupt_taken), line:25:27, endln:25:42
                |vpiStmt:
                \_begin: (work@vscale_csr_file), line:233:31, endln:236:13
                  |vpiParent:
                  \_if_else: , line:233:10, endln:239:13
                  |vpiFullName:work@vscale_csr_file
                  |vpiStmt:
                  \_assignment: , line:234:13, endln:234:37
                    |vpiParent:
                    \_begin: (work@vscale_csr_file), line:233:31, endln:236:13
                    |vpiOpType:82
                    |vpiRhs:
                    \_ref_obj: (work@vscale_csr_file.interrupt_code), line:234:23, endln:234:37
                      |vpiParent:
                      \_assignment: , line:234:13, endln:234:37
                      |vpiName:interrupt_code
                      |vpiFullName:work@vscale_csr_file.interrupt_code
                      |vpiActual:
                      \_logic_net: (work@vscale_csr_file.interrupt_code), line:86:42, endln:86:56
                    |vpiLhs:
                    \_ref_obj: (work@vscale_csr_file.mecode), line:234:13, endln:234:19
                      |vpiParent:
                      \_assignment: , line:234:13, endln:234:37
                      |vpiName:mecode
                      |vpiFullName:work@vscale_csr_file.mecode
                      |vpiActual:
                      \_logic_net: (work@vscale_csr_file.mecode), line:58:42, endln:58:48
                  |vpiStmt:
                  \_assignment: , line:235:13, endln:235:25
                    |vpiParent:
                    \_begin: (work@vscale_csr_file), line:233:31, endln:236:13
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:235:21, endln:235:25
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@vscale_csr_file.mint), line:235:13, endln:235:17
                      |vpiParent:
                      \_assignment: , line:235:13, endln:235:25
                      |vpiName:mint
                      |vpiFullName:work@vscale_csr_file.mint
                      |vpiActual:
                      \_logic_net: (work@vscale_csr_file.mint), line:59:53, endln:59:57
                |vpiElseStmt:
                \_if_stmt: , line:236:19, endln:239:13
                  |vpiParent:
                  \_if_else: , line:233:10, endln:239:13
                  |vpiCondition:
                  \_ref_obj: (work@vscale_csr_file.exception), line:236:23, endln:236:32
                    |vpiParent:
                    \_if_else: , line:233:10, endln:239:13
                    |vpiName:exception
                    |vpiFullName:work@vscale_csr_file.exception
                    |vpiActual:
                    \_logic_net: (work@vscale_csr_file.exception), line:17:37, endln:17:46
                  |vpiStmt:
                  \_begin: (work@vscale_csr_file), line:236:34, endln:239:13
                    |vpiParent:
                    \_if_stmt: , line:236:19, endln:239:13
                    |vpiFullName:work@vscale_csr_file
                    |vpiStmt:
                    \_assignment: , line:237:13, endln:237:37
                      |vpiParent:
                      \_begin: (work@vscale_csr_file), line:236:34, endln:239:13
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.exception_code), line:237:23, endln:237:37
                        |vpiParent:
                        \_assignment: , line:237:13, endln:237:37
                        |vpiName:exception_code
                        |vpiFullName:work@vscale_csr_file.exception_code
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.exception_code), line:18:42, endln:18:56
                      |vpiLhs:
                      \_ref_obj: (work@vscale_csr_file.mecode), line:237:13, endln:237:19
                        |vpiParent:
                        \_assignment: , line:237:13, endln:237:37
                        |vpiName:mecode
                        |vpiFullName:work@vscale_csr_file.mecode
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.mecode), line:58:42, endln:58:48
                    |vpiStmt:
                    \_assignment: , line:238:13, endln:238:25
                      |vpiParent:
                      \_begin: (work@vscale_csr_file), line:236:34, endln:239:13
                      |vpiOpType:82
                      |vpiRhs:
                      \_constant: , line:238:21, endln:238:25
                        |vpiDecompile:1'b0
                        |vpiSize:1
                        |BIN:0
                        |vpiConstType:3
                      |vpiLhs:
                      \_ref_obj: (work@vscale_csr_file.mint), line:238:13, endln:238:17
                        |vpiParent:
                        \_assignment: , line:238:13, endln:238:25
                        |vpiName:mint
                        |vpiFullName:work@vscale_csr_file.mint
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.mint), line:59:53, endln:59:57
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:247:4, endln:252:7
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_event_control: , line:247:11, endln:247:25
      |vpiParent:
      \_always: , line:247:4, endln:252:7
      |vpiCondition:
      \_operation: , line:247:13, endln:247:24
        |vpiParent:
        \_event_control: , line:247:11, endln:247:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.clk), line:247:21, endln:247:24
          |vpiParent:
          \_operation: , line:247:13, endln:247:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_begin: (work@vscale_csr_file), line:247:26, endln:252:7
        |vpiParent:
        \_event_control: , line:247:11, endln:247:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_if_stmt: , line:248:7, endln:249:70
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:247:26, endln:252:7
          |vpiCondition:
          \_ref_obj: (work@vscale_csr_file.exception), line:248:11, endln:248:20
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:247:26, endln:252:7
            |vpiName:exception
            |vpiFullName:work@vscale_csr_file.exception
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.exception), line:17:37, endln:17:46
          |vpiStmt:
          \_assignment: , line:249:9, endln:249:69
            |vpiParent:
            \_if_stmt: , line:248:7, endln:249:70
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:249:21, endln:249:69
              |vpiParent:
              \_assignment: , line:249:9, endln:249:69
              |vpiOpType:32
              |vpiOperand:
              \_ref_obj: (work@vscale_csr_file.code_imem), line:249:22, endln:249:31
                |vpiParent:
                \_operation: , line:249:21, endln:249:69
                |vpiName:code_imem
                |vpiFullName:work@vscale_csr_file.code_imem
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.code_imem), line:88:53, endln:88:62
              |vpiOperand:
              \_ref_obj: (work@vscale_csr_file.exception_PC), line:249:35, endln:249:47
                |vpiParent:
                \_operation: , line:249:21, endln:249:69
                |vpiName:exception_PC
                |vpiFullName:work@vscale_csr_file.exception_PC
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.exception_PC), line:21:44, endln:21:56
              |vpiOperand:
              \_ref_obj: (work@vscale_csr_file.exception_load_addr), line:249:50, endln:249:69
                |vpiParent:
                \_operation: , line:249:21, endln:249:69
                |vpiName:exception_load_addr
                |vpiFullName:work@vscale_csr_file.exception_load_addr
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.exception_load_addr), line:20:44, endln:20:63
            |vpiLhs:
            \_ref_obj: (work@vscale_csr_file.mbadaddr), line:249:9, endln:249:17
              |vpiParent:
              \_assignment: , line:249:9, endln:249:69
              |vpiName:mbadaddr
              |vpiFullName:work@vscale_csr_file.mbadaddr
              |vpiActual:
              \_logic_net: (work@vscale_csr_file.mbadaddr), line:60:47, endln:60:55
        |vpiStmt:
        \_if_stmt: , line:250:7, endln:251:36
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:247:26, endln:252:7
          |vpiCondition:
          \_operation: , line:250:11, endln:250:42
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:247:26, endln:252:7
            |vpiOpType:26
            |vpiOperand:
            \_ref_obj: (work@vscale_csr_file.wen_internal), line:250:11, endln:250:23
              |vpiParent:
              \_operation: , line:250:11, endln:250:42
              |vpiName:wen_internal
              |vpiFullName:work@vscale_csr_file.wen_internal
              |vpiActual:
              \_logic_net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
            |vpiOperand:
            \_operation: , line:250:27, endln:250:42
              |vpiParent:
              \_operation: , line:250:11, endln:250:42
              |vpiOpType:14
              |vpiOperand:
              \_ref_obj: (work@vscale_csr_file.addr), line:250:27, endln:250:31
                |vpiParent:
                \_operation: , line:250:27, endln:250:42
                |vpiName:addr
                |vpiFullName:work@vscale_csr_file.addr
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.addr), line:10:40, endln:10:44
              |vpiOperand:
              \_constant: , line:250:35, endln:250:42
                |vpiParent:
                \_operation: , line:250:27, endln:250:42
                |vpiDecompile:12'h343
                |vpiSize:12
                |HEX:343
                |vpiConstType:5
          |vpiStmt:
          \_assignment: , line:251:9, endln:251:35
            |vpiParent:
            \_if_stmt: , line:250:7, endln:251:36
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@vscale_csr_file.wdata_internal), line:251:21, endln:251:35
              |vpiParent:
              \_assignment: , line:251:9, endln:251:35
              |vpiName:wdata_internal
              |vpiFullName:work@vscale_csr_file.wdata_internal
              |vpiActual:
              \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
            |vpiLhs:
            \_ref_obj: (work@vscale_csr_file.mbadaddr), line:251:9, endln:251:17
              |vpiParent:
              \_assignment: , line:251:9, endln:251:35
              |vpiName:mbadaddr
              |vpiFullName:work@vscale_csr_file.mbadaddr
              |vpiActual:
              \_logic_net: (work@vscale_csr_file.mbadaddr), line:60:47, endln:60:55
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:254:4, endln:260:7
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_event_control: , line:254:11, endln:254:15
      |vpiParent:
      \_always: , line:254:4, endln:260:7
      |vpiStmt:
      \_begin: (work@vscale_csr_file), line:254:16, endln:260:7
        |vpiParent:
        \_event_control: , line:254:11, endln:254:15
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_case_stmt: , line:255:7, endln:259:14
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:254:16, endln:260:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_csr_file.htif_pcr_req_addr), line:255:13, endln:255:30
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:254:16, endln:260:7
            |vpiName:htif_pcr_req_addr
            |vpiFullName:work@vscale_csr_file.htif_pcr_req_addr
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.htif_pcr_req_addr), line:30:40, endln:30:57
          |vpiCaseItem:
          \_case_item: , line:256:9, endln:256:40
            |vpiParent:
            \_case_stmt: , line:255:7, endln:259:14
            |vpiExpr:
            \_constant: , line:256:9, endln:256:16
              |vpiParent:
              \_case_item: , line:256:9, endln:256:40
              |vpiDecompile:12'h780
              |vpiSize:12
              |HEX:780
              |vpiConstType:5
            |vpiStmt:
            \_assignment: , line:256:19, endln:256:39
              |vpiParent:
              \_case_item: , line:256:9, endln:256:40
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_csr_file.to_host), line:256:32, endln:256:39
                |vpiParent:
                \_assignment: , line:256:19, endln:256:39
                |vpiName:to_host
                |vpiFullName:work@vscale_csr_file.to_host
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.to_host), line:72:47, endln:72:54
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.htif_rdata), line:256:19, endln:256:29
                |vpiParent:
                \_assignment: , line:256:19, endln:256:39
                |vpiName:htif_rdata
                |vpiFullName:work@vscale_csr_file.htif_rdata
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.htif_rdata), line:40:40, endln:40:50
          |vpiCaseItem:
          \_case_item: , line:257:9, endln:257:42
            |vpiParent:
            \_case_stmt: , line:255:7, endln:259:14
            |vpiExpr:
            \_constant: , line:257:9, endln:257:16
              |vpiParent:
              \_case_item: , line:257:9, endln:257:42
              |vpiDecompile:12'h781
              |vpiSize:12
              |HEX:781
              |vpiConstType:5
            |vpiStmt:
            \_assignment: , line:257:19, endln:257:41
              |vpiParent:
              \_case_item: , line:257:9, endln:257:42
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_csr_file.from_host), line:257:32, endln:257:41
                |vpiParent:
                \_assignment: , line:257:19, endln:257:41
                |vpiName:from_host
                |vpiFullName:work@vscale_csr_file.from_host
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.from_host), line:73:47, endln:73:56
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.htif_rdata), line:257:19, endln:257:29
                |vpiParent:
                \_assignment: , line:257:19, endln:257:41
                |vpiName:htif_rdata
                |vpiFullName:work@vscale_csr_file.htif_rdata
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.htif_rdata), line:40:40, endln:40:50
          |vpiCaseItem:
          \_case_item: , line:258:9, endln:258:34
            |vpiParent:
            \_case_stmt: , line:255:7, endln:259:14
            |vpiStmt:
            \_assignment: , line:258:19, endln:258:33
              |vpiParent:
              \_case_item: , line:258:9, endln:258:34
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:258:32, endln:258:33
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.htif_rdata), line:258:19, endln:258:29
                |vpiParent:
                \_assignment: , line:258:19, endln:258:33
                |vpiName:htif_rdata
                |vpiFullName:work@vscale_csr_file.htif_rdata
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.htif_rdata), line:40:40, endln:40:50
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:262:4, endln:296:7
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_event_control: , line:262:11, endln:262:15
      |vpiParent:
      \_always: , line:262:4, endln:296:7
      |vpiStmt:
      \_begin: (work@vscale_csr_file), line:262:16, endln:296:7
        |vpiParent:
        \_event_control: , line:262:11, endln:262:15
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_case_stmt: , line:263:7, endln:295:14
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:262:16, endln:296:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_csr_file.addr), line:263:13, endln:263:17
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:262:16, endln:296:7
            |vpiName:addr
            |vpiFullName:work@vscale_csr_file.addr
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.addr), line:10:40, endln:10:44
          |vpiCaseItem:
          \_case_item: , line:264:9, endln:264:75
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:264:9, endln:264:16
              |vpiParent:
              \_case_item: , line:264:9, endln:264:75
              |vpiDecompile:12'hC00
              |vpiSize:12
              |HEX:C00
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:264:23, endln:264:75
              |vpiParent:
              \_case_item: , line:264:9, endln:264:75
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:264:29, endln:264:54
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:264:23, endln:264:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_indexed_part_select: cycle_full (work@vscale_csr_file.cycle_full), line:264:48, endln:264:53
                  |vpiParent:
                  \_assignment: , line:264:29, endln:264:54
                  |vpiName:cycle_full
                  |vpiFullName:work@vscale_csr_file.cycle_full
                  |vpiDefName:cycle_full
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_constant: , line:264:48, endln:264:49
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:264:51, endln:264:53
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:264:29, endln:264:34
                  |vpiParent:
                  \_assignment: , line:264:29, endln:264:54
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:264:56, endln:264:70
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:264:23, endln:264:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:264:66, endln:264:70
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:264:56, endln:264:63
                  |vpiParent:
                  \_assignment: , line:264:56, endln:264:70
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:265:9, endln:265:75
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:265:9, endln:265:16
              |vpiParent:
              \_case_item: , line:265:9, endln:265:75
              |vpiDecompile:12'hC01
              |vpiSize:12
              |HEX:C01
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:265:24, endln:265:75
              |vpiParent:
              \_case_item: , line:265:9, endln:265:75
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:265:30, endln:265:54
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:265:24, endln:265:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_indexed_part_select: time_full (work@vscale_csr_file.time_full), line:265:48, endln:265:53
                  |vpiParent:
                  \_assignment: , line:265:30, endln:265:54
                  |vpiName:time_full
                  |vpiFullName:work@vscale_csr_file.time_full
                  |vpiDefName:time_full
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_constant: , line:265:48, endln:265:49
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:265:51, endln:265:53
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:265:30, endln:265:35
                  |vpiParent:
                  \_assignment: , line:265:30, endln:265:54
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:265:56, endln:265:70
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:265:24, endln:265:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:265:66, endln:265:70
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:265:56, endln:265:63
                  |vpiParent:
                  \_assignment: , line:265:56, endln:265:70
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:266:9, endln:266:75
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:266:9, endln:266:16
              |vpiParent:
              \_case_item: , line:266:9, endln:266:75
              |vpiDecompile:12'hC02
              |vpiSize:12
              |HEX:C02
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:266:21, endln:266:75
              |vpiParent:
              \_case_item: , line:266:9, endln:266:75
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:266:27, endln:266:54
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:266:21, endln:266:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_indexed_part_select: instret_full (work@vscale_csr_file.instret_full), line:266:48, endln:266:53
                  |vpiParent:
                  \_assignment: , line:266:27, endln:266:54
                  |vpiName:instret_full
                  |vpiFullName:work@vscale_csr_file.instret_full
                  |vpiDefName:instret_full
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_constant: , line:266:48, endln:266:49
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:266:51, endln:266:53
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:266:27, endln:266:32
                  |vpiParent:
                  \_assignment: , line:266:27, endln:266:54
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:266:56, endln:266:70
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:266:21, endln:266:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:266:66, endln:266:70
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:266:56, endln:266:63
                  |vpiParent:
                  \_assignment: , line:266:56, endln:266:70
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:267:9, endln:267:75
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:267:9, endln:267:16
              |vpiParent:
              \_case_item: , line:267:9, endln:267:75
              |vpiDecompile:12'hC80
              |vpiSize:12
              |HEX:C80
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:267:22, endln:267:75
              |vpiParent:
              \_case_item: , line:267:9, endln:267:75
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:267:28, endln:267:54
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:267:22, endln:267:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_indexed_part_select: cycle_full (work@vscale_csr_file.cycle_full), line:267:47, endln:267:53
                  |vpiParent:
                  \_assignment: , line:267:28, endln:267:54
                  |vpiName:cycle_full
                  |vpiFullName:work@vscale_csr_file.cycle_full
                  |vpiDefName:cycle_full
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_constant: , line:267:47, endln:267:49
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:267:51, endln:267:53
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:267:28, endln:267:33
                  |vpiParent:
                  \_assignment: , line:267:28, endln:267:54
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:267:56, endln:267:70
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:267:22, endln:267:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:267:66, endln:267:70
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:267:56, endln:267:63
                  |vpiParent:
                  \_assignment: , line:267:56, endln:267:70
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:268:9, endln:268:75
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:268:9, endln:268:16
              |vpiParent:
              \_case_item: , line:268:9, endln:268:75
              |vpiDecompile:12'hC81
              |vpiSize:12
              |HEX:C81
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:268:23, endln:268:75
              |vpiParent:
              \_case_item: , line:268:9, endln:268:75
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:268:29, endln:268:54
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:268:23, endln:268:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_indexed_part_select: time_full (work@vscale_csr_file.time_full), line:268:47, endln:268:53
                  |vpiParent:
                  \_assignment: , line:268:29, endln:268:54
                  |vpiName:time_full
                  |vpiFullName:work@vscale_csr_file.time_full
                  |vpiDefName:time_full
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_constant: , line:268:47, endln:268:49
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:268:51, endln:268:53
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:268:29, endln:268:34
                  |vpiParent:
                  \_assignment: , line:268:29, endln:268:54
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:268:56, endln:268:70
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:268:23, endln:268:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:268:66, endln:268:70
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:268:56, endln:268:63
                  |vpiParent:
                  \_assignment: , line:268:56, endln:268:70
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:269:9, endln:269:75
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:269:9, endln:269:16
              |vpiParent:
              \_case_item: , line:269:9, endln:269:75
              |vpiDecompile:12'hC82
              |vpiSize:12
              |HEX:C82
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:269:20, endln:269:75
              |vpiParent:
              \_case_item: , line:269:9, endln:269:75
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:269:26, endln:269:54
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:269:20, endln:269:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_indexed_part_select: instret_full (work@vscale_csr_file.instret_full), line:269:47, endln:269:53
                  |vpiParent:
                  \_assignment: , line:269:26, endln:269:54
                  |vpiName:instret_full
                  |vpiFullName:work@vscale_csr_file.instret_full
                  |vpiDefName:instret_full
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_constant: , line:269:47, endln:269:49
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:269:51, endln:269:53
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:269:26, endln:269:31
                  |vpiParent:
                  \_assignment: , line:269:26, endln:269:54
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:269:56, endln:269:70
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:269:20, endln:269:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:269:66, endln:269:70
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:269:56, endln:269:63
                  |vpiParent:
                  \_assignment: , line:269:56, endln:269:70
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:270:9, endln:270:63
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:270:9, endln:270:16
              |vpiParent:
              \_case_item: , line:270:9, endln:270:63
              |vpiDecompile:12'hF00
              |vpiSize:12
              |HEX:F00
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:270:22, endln:270:63
              |vpiParent:
              \_case_item: , line:270:9, endln:270:63
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:270:28, endln:270:42
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:270:22, endln:270:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.mcpuid), line:270:36, endln:270:42
                  |vpiParent:
                  \_assignment: , line:270:28, endln:270:42
                  |vpiName:mcpuid
                  |vpiFullName:work@vscale_csr_file.mcpuid
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mcpuid), line:64:47, endln:64:53
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:270:28, endln:270:33
                  |vpiParent:
                  \_assignment: , line:270:28, endln:270:42
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:270:44, endln:270:58
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:270:22, endln:270:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:270:54, endln:270:58
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:270:44, endln:270:51
                  |vpiParent:
                  \_assignment: , line:270:44, endln:270:58
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:271:9, endln:271:63
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:271:9, endln:271:16
              |vpiParent:
              \_case_item: , line:271:9, endln:271:63
              |vpiDecompile:12'hF01
              |vpiSize:12
              |HEX:F01
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:271:22, endln:271:63
              |vpiParent:
              \_case_item: , line:271:9, endln:271:63
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:271:28, endln:271:42
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:271:22, endln:271:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.mimpid), line:271:36, endln:271:42
                  |vpiParent:
                  \_assignment: , line:271:28, endln:271:42
                  |vpiName:mimpid
                  |vpiFullName:work@vscale_csr_file.mimpid
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mimpid), line:65:47, endln:65:53
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:271:28, endln:271:33
                  |vpiParent:
                  \_assignment: , line:271:28, endln:271:42
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:271:44, endln:271:58
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:271:22, endln:271:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:271:54, endln:271:58
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:271:44, endln:271:51
                  |vpiParent:
                  \_assignment: , line:271:44, endln:271:58
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:272:9, endln:272:63
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:272:9, endln:272:16
              |vpiParent:
              \_case_item: , line:272:9, endln:272:63
              |vpiDecompile:12'hF10
              |vpiSize:12
              |HEX:F10
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:272:21, endln:272:63
              |vpiParent:
              \_case_item: , line:272:9, endln:272:63
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:272:27, endln:272:42
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:272:21, endln:272:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.mhartid), line:272:35, endln:272:42
                  |vpiParent:
                  \_assignment: , line:272:27, endln:272:42
                  |vpiName:mhartid
                  |vpiFullName:work@vscale_csr_file.mhartid
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mhartid), line:66:47, endln:66:54
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:272:27, endln:272:32
                  |vpiParent:
                  \_assignment: , line:272:27, endln:272:42
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:272:44, endln:272:58
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:272:21, endln:272:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:272:54, endln:272:58
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:272:44, endln:272:51
                  |vpiParent:
                  \_assignment: , line:272:44, endln:272:58
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:273:9, endln:273:63
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:273:9, endln:273:16
              |vpiParent:
              \_case_item: , line:273:9, endln:273:63
              |vpiDecompile:12'h300
              |vpiSize:12
              |HEX:300
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:273:21, endln:273:63
              |vpiParent:
              \_case_item: , line:273:9, endln:273:63
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:273:27, endln:273:42
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:273:21, endln:273:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.mstatus), line:273:35, endln:273:42
                  |vpiParent:
                  \_assignment: , line:273:27, endln:273:42
                  |vpiName:mstatus
                  |vpiFullName:work@vscale_csr_file.mstatus
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mstatus), line:67:47, endln:67:54
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:273:27, endln:273:32
                  |vpiParent:
                  \_assignment: , line:273:27, endln:273:42
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:273:44, endln:273:58
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:273:21, endln:273:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:273:54, endln:273:58
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:273:44, endln:273:51
                  |vpiParent:
                  \_assignment: , line:273:44, endln:273:58
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:274:9, endln:274:63
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:274:9, endln:274:16
              |vpiParent:
              \_case_item: , line:274:9, endln:274:63
              |vpiDecompile:12'h301
              |vpiSize:12
              |HEX:301
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:274:23, endln:274:63
              |vpiParent:
              \_case_item: , line:274:9, endln:274:63
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:274:29, endln:274:42
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:274:23, endln:274:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.mtvec), line:274:37, endln:274:42
                  |vpiParent:
                  \_assignment: , line:274:29, endln:274:42
                  |vpiName:mtvec
                  |vpiFullName:work@vscale_csr_file.mtvec
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mtvec), line:50:47, endln:50:52
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:274:29, endln:274:34
                  |vpiParent:
                  \_assignment: , line:274:29, endln:274:42
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:274:44, endln:274:58
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:274:23, endln:274:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:274:54, endln:274:58
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:274:44, endln:274:51
                  |vpiParent:
                  \_assignment: , line:274:44, endln:274:58
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:275:9, endln:275:63
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:275:9, endln:275:16
              |vpiParent:
              \_case_item: , line:275:9, endln:275:63
              |vpiDecompile:12'h302
              |vpiSize:12
              |HEX:302
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:275:21, endln:275:63
              |vpiParent:
              \_case_item: , line:275:9, endln:275:63
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:275:27, endln:275:42
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:275:21, endln:275:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.mtdeleg), line:275:35, endln:275:42
                  |vpiParent:
                  \_assignment: , line:275:27, endln:275:42
                  |vpiName:mtdeleg
                  |vpiFullName:work@vscale_csr_file.mtdeleg
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mtdeleg), line:68:47, endln:68:54
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:275:27, endln:275:32
                  |vpiParent:
                  \_assignment: , line:275:27, endln:275:42
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:275:44, endln:275:58
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:275:21, endln:275:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:275:54, endln:275:58
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:275:44, endln:275:51
                  |vpiParent:
                  \_assignment: , line:275:44, endln:275:58
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:276:9, endln:276:63
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:276:9, endln:276:16
              |vpiParent:
              \_case_item: , line:276:9, endln:276:63
              |vpiDecompile:12'h304
              |vpiSize:12
              |HEX:304
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:276:25, endln:276:63
              |vpiParent:
              \_case_item: , line:276:9, endln:276:63
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:276:31, endln:276:42
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:276:25, endln:276:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.mie), line:276:39, endln:276:42
                  |vpiParent:
                  \_assignment: , line:276:31, endln:276:42
                  |vpiName:mie
                  |vpiFullName:work@vscale_csr_file.mie
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mie), line:51:25, endln:51:28
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:276:31, endln:276:36
                  |vpiParent:
                  \_assignment: , line:276:31, endln:276:42
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:276:44, endln:276:58
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:276:25, endln:276:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:276:54, endln:276:58
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:276:44, endln:276:51
                  |vpiParent:
                  \_assignment: , line:276:44, endln:276:58
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:277:9, endln:277:63
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:277:9, endln:277:16
              |vpiParent:
              \_case_item: , line:277:9, endln:277:63
              |vpiDecompile:12'h321
              |vpiSize:12
              |HEX:321
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:277:20, endln:277:63
              |vpiParent:
              \_case_item: , line:277:9, endln:277:63
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:277:26, endln:277:42
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:277:20, endln:277:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.mtimecmp), line:277:34, endln:277:42
                  |vpiParent:
                  \_assignment: , line:277:26, endln:277:42
                  |vpiName:mtimecmp
                  |vpiFullName:work@vscale_csr_file.mtimecmp
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mtimecmp), line:54:47, endln:54:55
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:277:26, endln:277:31
                  |vpiParent:
                  \_assignment: , line:277:26, endln:277:42
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:277:44, endln:277:58
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:277:20, endln:277:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:277:54, endln:277:58
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:277:44, endln:277:51
                  |vpiParent:
                  \_assignment: , line:277:44, endln:277:58
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:278:9, endln:278:75
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:278:9, endln:278:16
              |vpiParent:
              \_case_item: , line:278:9, endln:278:75
              |vpiDecompile:12'h701
              |vpiSize:12
              |HEX:701
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:278:23, endln:278:75
              |vpiParent:
              \_case_item: , line:278:9, endln:278:75
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:278:29, endln:278:54
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:278:23, endln:278:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_indexed_part_select: mtime_full (work@vscale_csr_file.mtime_full), line:278:48, endln:278:53
                  |vpiParent:
                  \_assignment: , line:278:29, endln:278:54
                  |vpiName:mtime_full
                  |vpiFullName:work@vscale_csr_file.mtime_full
                  |vpiDefName:mtime_full
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_constant: , line:278:48, endln:278:49
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:278:51, endln:278:53
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:278:29, endln:278:34
                  |vpiParent:
                  \_assignment: , line:278:29, endln:278:54
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:278:56, endln:278:70
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:278:23, endln:278:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:278:66, endln:278:70
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:278:56, endln:278:63
                  |vpiParent:
                  \_assignment: , line:278:56, endln:278:70
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:279:9, endln:279:75
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:279:9, endln:279:16
              |vpiParent:
              \_case_item: , line:279:9, endln:279:75
              |vpiDecompile:12'h741
              |vpiSize:12
              |HEX:741
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:279:22, endln:279:75
              |vpiParent:
              \_case_item: , line:279:9, endln:279:75
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:279:28, endln:279:54
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:279:22, endln:279:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_indexed_part_select: mtime_full (work@vscale_csr_file.mtime_full), line:279:47, endln:279:53
                  |vpiParent:
                  \_assignment: , line:279:28, endln:279:54
                  |vpiName:mtime_full
                  |vpiFullName:work@vscale_csr_file.mtime_full
                  |vpiDefName:mtime_full
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_constant: , line:279:47, endln:279:49
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:279:51, endln:279:53
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:279:28, endln:279:33
                  |vpiParent:
                  \_assignment: , line:279:28, endln:279:54
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:279:56, endln:279:70
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:279:22, endln:279:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:279:66, endln:279:70
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:279:56, endln:279:63
                  |vpiParent:
                  \_assignment: , line:279:56, endln:279:70
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:280:9, endln:280:63
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:280:9, endln:280:16
              |vpiParent:
              \_case_item: , line:280:9, endln:280:63
              |vpiDecompile:12'h340
              |vpiSize:12
              |HEX:340
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:280:20, endln:280:63
              |vpiParent:
              \_case_item: , line:280:9, endln:280:63
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:280:26, endln:280:42
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:280:20, endln:280:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.mscratch), line:280:34, endln:280:42
                  |vpiParent:
                  \_assignment: , line:280:26, endln:280:42
                  |vpiName:mscratch
                  |vpiFullName:work@vscale_csr_file.mscratch
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mscratch), line:56:47, endln:56:55
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:280:26, endln:280:31
                  |vpiParent:
                  \_assignment: , line:280:26, endln:280:42
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:280:44, endln:280:58
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:280:20, endln:280:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:280:54, endln:280:58
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:280:44, endln:280:51
                  |vpiParent:
                  \_assignment: , line:280:44, endln:280:58
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:281:9, endln:281:63
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:281:9, endln:281:16
              |vpiParent:
              \_case_item: , line:281:9, endln:281:63
              |vpiDecompile:12'h341
              |vpiSize:12
              |HEX:341
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:281:24, endln:281:63
              |vpiParent:
              \_case_item: , line:281:9, endln:281:63
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:281:30, endln:281:42
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:281:24, endln:281:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.mepc), line:281:38, endln:281:42
                  |vpiParent:
                  \_assignment: , line:281:30, endln:281:42
                  |vpiName:mepc
                  |vpiFullName:work@vscale_csr_file.mepc
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mepc), line:57:47, endln:57:51
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:281:30, endln:281:35
                  |vpiParent:
                  \_assignment: , line:281:30, endln:281:42
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:281:44, endln:281:58
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:281:24, endln:281:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:281:54, endln:281:58
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:281:44, endln:281:51
                  |vpiParent:
                  \_assignment: , line:281:44, endln:281:58
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:282:9, endln:282:63
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:282:9, endln:282:16
              |vpiParent:
              \_case_item: , line:282:9, endln:282:63
              |vpiDecompile:12'h342
              |vpiSize:12
              |HEX:342
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:282:22, endln:282:63
              |vpiParent:
              \_case_item: , line:282:9, endln:282:63
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:282:28, endln:282:42
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:282:22, endln:282:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.mcause), line:282:36, endln:282:42
                  |vpiParent:
                  \_assignment: , line:282:28, endln:282:42
                  |vpiName:mcause
                  |vpiFullName:work@vscale_csr_file.mcause
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mcause), line:70:47, endln:70:53
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:282:28, endln:282:33
                  |vpiParent:
                  \_assignment: , line:282:28, endln:282:42
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:282:44, endln:282:58
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:282:22, endln:282:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:282:54, endln:282:58
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:282:44, endln:282:51
                  |vpiParent:
                  \_assignment: , line:282:44, endln:282:58
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:283:9, endln:283:63
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:283:9, endln:283:16
              |vpiParent:
              \_case_item: , line:283:9, endln:283:63
              |vpiDecompile:12'h343
              |vpiSize:12
              |HEX:343
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:283:20, endln:283:63
              |vpiParent:
              \_case_item: , line:283:9, endln:283:63
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:283:26, endln:283:42
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:283:20, endln:283:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.mbadaddr), line:283:34, endln:283:42
                  |vpiParent:
                  \_assignment: , line:283:26, endln:283:42
                  |vpiName:mbadaddr
                  |vpiFullName:work@vscale_csr_file.mbadaddr
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mbadaddr), line:60:47, endln:60:55
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:283:26, endln:283:31
                  |vpiParent:
                  \_assignment: , line:283:26, endln:283:42
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:283:44, endln:283:58
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:283:20, endln:283:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:283:54, endln:283:58
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:283:44, endln:283:51
                  |vpiParent:
                  \_assignment: , line:283:44, endln:283:58
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:284:9, endln:284:63
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:284:9, endln:284:16
              |vpiParent:
              \_case_item: , line:284:9, endln:284:63
              |vpiDecompile:12'h344
              |vpiSize:12
              |HEX:344
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:284:25, endln:284:63
              |vpiParent:
              \_case_item: , line:284:9, endln:284:63
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:284:31, endln:284:42
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:284:25, endln:284:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.mip), line:284:39, endln:284:42
                  |vpiParent:
                  \_assignment: , line:284:31, endln:284:42
                  |vpiName:mip
                  |vpiFullName:work@vscale_csr_file.mip
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mip), line:69:47, endln:69:50
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:284:31, endln:284:36
                  |vpiParent:
                  \_assignment: , line:284:31, endln:284:42
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:284:44, endln:284:58
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:284:25, endln:284:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:284:54, endln:284:58
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:284:44, endln:284:51
                  |vpiParent:
                  \_assignment: , line:284:44, endln:284:58
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:285:9, endln:285:74
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:285:9, endln:285:16
              |vpiParent:
              \_case_item: , line:285:9, endln:285:74
              |vpiDecompile:12'h900
              |vpiSize:12
              |HEX:900
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:285:22, endln:285:74
              |vpiParent:
              \_case_item: , line:285:9, endln:285:74
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:285:28, endln:285:53
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:285:22, endln:285:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_indexed_part_select: cycle_full (work@vscale_csr_file.cycle_full), line:285:47, endln:285:52
                  |vpiParent:
                  \_assignment: , line:285:28, endln:285:53
                  |vpiName:cycle_full
                  |vpiFullName:work@vscale_csr_file.cycle_full
                  |vpiDefName:cycle_full
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_constant: , line:285:47, endln:285:48
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:285:50, endln:285:52
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:285:28, endln:285:33
                  |vpiParent:
                  \_assignment: , line:285:28, endln:285:53
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:285:55, endln:285:69
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:285:22, endln:285:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:285:65, endln:285:69
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:285:55, endln:285:62
                  |vpiParent:
                  \_assignment: , line:285:55, endln:285:69
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:286:9, endln:286:74
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:286:9, endln:286:16
              |vpiParent:
              \_case_item: , line:286:9, endln:286:74
              |vpiDecompile:12'h901
              |vpiSize:12
              |HEX:901
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:286:23, endln:286:74
              |vpiParent:
              \_case_item: , line:286:9, endln:286:74
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:286:29, endln:286:53
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:286:23, endln:286:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_indexed_part_select: time_full (work@vscale_csr_file.time_full), line:286:47, endln:286:52
                  |vpiParent:
                  \_assignment: , line:286:29, endln:286:53
                  |vpiName:time_full
                  |vpiFullName:work@vscale_csr_file.time_full
                  |vpiDefName:time_full
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_constant: , line:286:47, endln:286:48
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:286:50, endln:286:52
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:286:29, endln:286:34
                  |vpiParent:
                  \_assignment: , line:286:29, endln:286:53
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:286:55, endln:286:69
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:286:23, endln:286:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:286:65, endln:286:69
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:286:55, endln:286:62
                  |vpiParent:
                  \_assignment: , line:286:55, endln:286:69
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:287:9, endln:287:74
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:287:9, endln:287:16
              |vpiParent:
              \_case_item: , line:287:9, endln:287:74
              |vpiDecompile:12'h902
              |vpiSize:12
              |HEX:902
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:287:20, endln:287:74
              |vpiParent:
              \_case_item: , line:287:9, endln:287:74
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:287:26, endln:287:53
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:287:20, endln:287:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_indexed_part_select: instret_full (work@vscale_csr_file.instret_full), line:287:47, endln:287:52
                  |vpiParent:
                  \_assignment: , line:287:26, endln:287:53
                  |vpiName:instret_full
                  |vpiFullName:work@vscale_csr_file.instret_full
                  |vpiDefName:instret_full
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_constant: , line:287:47, endln:287:48
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:287:50, endln:287:52
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:287:26, endln:287:31
                  |vpiParent:
                  \_assignment: , line:287:26, endln:287:53
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:287:55, endln:287:69
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:287:20, endln:287:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:287:65, endln:287:69
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:287:55, endln:287:62
                  |vpiParent:
                  \_assignment: , line:287:55, endln:287:69
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:288:9, endln:288:74
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:288:9, endln:288:16
              |vpiParent:
              \_case_item: , line:288:9, endln:288:74
              |vpiDecompile:12'h980
              |vpiSize:12
              |HEX:980
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:288:21, endln:288:74
              |vpiParent:
              \_case_item: , line:288:9, endln:288:74
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:288:27, endln:288:53
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:288:21, endln:288:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_indexed_part_select: cycle_full (work@vscale_csr_file.cycle_full), line:288:46, endln:288:52
                  |vpiParent:
                  \_assignment: , line:288:27, endln:288:53
                  |vpiName:cycle_full
                  |vpiFullName:work@vscale_csr_file.cycle_full
                  |vpiDefName:cycle_full
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_constant: , line:288:46, endln:288:48
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:288:50, endln:288:52
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:288:27, endln:288:32
                  |vpiParent:
                  \_assignment: , line:288:27, endln:288:53
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:288:55, endln:288:69
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:288:21, endln:288:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:288:65, endln:288:69
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:288:55, endln:288:62
                  |vpiParent:
                  \_assignment: , line:288:55, endln:288:69
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:289:9, endln:289:74
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:289:9, endln:289:16
              |vpiParent:
              \_case_item: , line:289:9, endln:289:74
              |vpiDecompile:12'h981
              |vpiSize:12
              |HEX:981
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:289:22, endln:289:74
              |vpiParent:
              \_case_item: , line:289:9, endln:289:74
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:289:28, endln:289:53
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:289:22, endln:289:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_indexed_part_select: time_full (work@vscale_csr_file.time_full), line:289:46, endln:289:52
                  |vpiParent:
                  \_assignment: , line:289:28, endln:289:53
                  |vpiName:time_full
                  |vpiFullName:work@vscale_csr_file.time_full
                  |vpiDefName:time_full
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_constant: , line:289:46, endln:289:48
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:289:50, endln:289:52
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:289:28, endln:289:33
                  |vpiParent:
                  \_assignment: , line:289:28, endln:289:53
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:289:55, endln:289:69
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:289:22, endln:289:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:289:65, endln:289:69
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:289:55, endln:289:62
                  |vpiParent:
                  \_assignment: , line:289:55, endln:289:69
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:290:9, endln:290:74
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:290:9, endln:290:16
              |vpiParent:
              \_case_item: , line:290:9, endln:290:74
              |vpiDecompile:12'h982
              |vpiSize:12
              |HEX:982
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:290:19, endln:290:74
              |vpiParent:
              \_case_item: , line:290:9, endln:290:74
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:290:25, endln:290:53
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:290:19, endln:290:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_indexed_part_select: instret_full (work@vscale_csr_file.instret_full), line:290:46, endln:290:52
                  |vpiParent:
                  \_assignment: , line:290:25, endln:290:53
                  |vpiName:instret_full
                  |vpiFullName:work@vscale_csr_file.instret_full
                  |vpiDefName:instret_full
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_constant: , line:290:46, endln:290:48
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:290:50, endln:290:52
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:290:25, endln:290:30
                  |vpiParent:
                  \_assignment: , line:290:25, endln:290:53
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:290:55, endln:290:69
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:290:19, endln:290:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:290:65, endln:290:69
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:290:55, endln:290:62
                  |vpiParent:
                  \_assignment: , line:290:55, endln:290:69
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:292:9, endln:292:61
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:292:9, endln:292:16
              |vpiParent:
              \_case_item: , line:292:9, endln:292:61
              |vpiDecompile:12'h780
              |vpiSize:12
              |HEX:780
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:292:19, endln:292:61
              |vpiParent:
              \_case_item: , line:292:9, endln:292:61
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:292:25, endln:292:40
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:292:19, endln:292:61
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.to_host), line:292:33, endln:292:40
                  |vpiParent:
                  \_assignment: , line:292:25, endln:292:40
                  |vpiName:to_host
                  |vpiFullName:work@vscale_csr_file.to_host
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.to_host), line:72:47, endln:72:54
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:292:25, endln:292:30
                  |vpiParent:
                  \_assignment: , line:292:25, endln:292:40
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:292:42, endln:292:56
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:292:19, endln:292:61
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:292:52, endln:292:56
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:292:42, endln:292:49
                  |vpiParent:
                  \_assignment: , line:292:42, endln:292:56
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:293:9, endln:293:63
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_constant: , line:293:9, endln:293:16
              |vpiParent:
              \_case_item: , line:293:9, endln:293:63
              |vpiDecompile:12'h781
              |vpiSize:12
              |HEX:781
              |vpiConstType:5
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:293:19, endln:293:63
              |vpiParent:
              \_case_item: , line:293:9, endln:293:63
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:293:25, endln:293:42
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:293:19, endln:293:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_csr_file.from_host), line:293:33, endln:293:42
                  |vpiParent:
                  \_assignment: , line:293:25, endln:293:42
                  |vpiName:from_host
                  |vpiFullName:work@vscale_csr_file.from_host
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.from_host), line:73:47, endln:73:56
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:293:25, endln:293:30
                  |vpiParent:
                  \_assignment: , line:293:25, endln:293:42
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:293:44, endln:293:58
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:293:19, endln:293:63
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:293:54, endln:293:58
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:293:44, endln:293:51
                  |vpiParent:
                  \_assignment: , line:293:44, endln:293:58
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_case_item: , line:294:9, endln:294:55
            |vpiParent:
            \_case_stmt: , line:263:7, endln:295:14
            |vpiStmt:
            \_begin: (work@vscale_csr_file), line:294:19, endln:294:55
              |vpiParent:
              \_case_item: , line:294:9, endln:294:55
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_assignment: , line:294:25, endln:294:34
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:294:19, endln:294:55
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:294:33, endln:294:34
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.rdata), line:294:25, endln:294:30
                  |vpiParent:
                  \_assignment: , line:294:25, endln:294:34
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.rdata), line:15:47, endln:15:52
              |vpiStmt:
              \_assignment: , line:294:36, endln:294:50
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:294:19, endln:294:55
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:294:46, endln:294:50
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.defined), line:294:36, endln:294:43
                  |vpiParent:
                  \_assignment: , line:294:36, endln:294:50
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:299:4, endln:354:7
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_event_control: , line:299:11, endln:299:25
      |vpiParent:
      \_always: , line:299:4, endln:354:7
      |vpiCondition:
      \_operation: , line:299:13, endln:299:24
        |vpiParent:
        \_event_control: , line:299:11, endln:299:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.clk), line:299:21, endln:299:24
          |vpiParent:
          \_operation: , line:299:13, endln:299:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_begin: (work@vscale_csr_file), line:299:26, endln:354:7
        |vpiParent:
        \_event_control: , line:299:11, endln:299:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_if_else: , line:300:7, endln:353:10
          |vpiParent:
          \_begin: (work@vscale_csr_file), line:299:26, endln:354:7
          |vpiCondition:
          \_ref_obj: (work@vscale_csr_file.reset), line:300:11, endln:300:16
            |vpiParent:
            \_begin: (work@vscale_csr_file), line:299:26, endln:354:7
            |vpiName:reset
            |vpiFullName:work@vscale_csr_file.reset
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.reset), line:9:37, endln:9:42
          |vpiStmt:
          \_begin: (work@vscale_csr_file), line:300:18, endln:310:10
            |vpiParent:
            \_if_else: , line:300:7, endln:353:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_assignment: , line:301:10, endln:301:25
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:301:24, endln:301:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.cycle_full), line:301:10, endln:301:20
                |vpiParent:
                \_assignment: , line:301:10, endln:301:25
                |vpiName:cycle_full
                |vpiFullName:work@vscale_csr_file.cycle_full
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.cycle_full), line:46:37, endln:46:47
            |vpiStmt:
            \_assignment: , line:302:10, endln:302:24
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:302:23, endln:302:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.time_full), line:302:10, endln:302:19
                |vpiParent:
                \_assignment: , line:302:10, endln:302:24
                |vpiName:time_full
                |vpiFullName:work@vscale_csr_file.time_full
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.time_full), line:47:37, endln:47:46
            |vpiStmt:
            \_assignment: , line:303:10, endln:303:27
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:303:26, endln:303:27
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.instret_full), line:303:10, endln:303:22
                |vpiParent:
                \_assignment: , line:303:10, endln:303:27
                |vpiName:instret_full
                |vpiFullName:work@vscale_csr_file.instret_full
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.instret_full), line:48:37, endln:48:49
            |vpiStmt:
            \_assignment: , line:304:10, endln:304:25
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:304:24, endln:304:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.mtime_full), line:304:10, endln:304:20
                |vpiParent:
                \_assignment: , line:304:10, endln:304:25
                |vpiName:mtime_full
                |vpiFullName:work@vscale_csr_file.mtime_full
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.mtime_full), line:55:37, endln:55:47
            |vpiStmt:
            \_assignment: , line:305:10, endln:305:22
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:305:21, endln:305:22
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.to_host), line:305:10, endln:305:17
                |vpiParent:
                \_assignment: , line:305:10, endln:305:22
                |vpiName:to_host
                |vpiFullName:work@vscale_csr_file.to_host
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.to_host), line:72:47, endln:72:54
            |vpiStmt:
            \_assignment: , line:306:10, endln:306:24
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:306:23, endln:306:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.from_host), line:306:10, endln:306:19
                |vpiParent:
                \_assignment: , line:306:10, endln:306:24
                |vpiName:from_host
                |vpiFullName:work@vscale_csr_file.from_host
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.from_host), line:73:47, endln:73:56
            |vpiStmt:
            \_assignment: , line:307:10, endln:307:24
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:307:19, endln:307:24
                |vpiDecompile:'h100
                |vpiSize:-1
                |HEX:100
                |vpiConstType:5
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.mtvec), line:307:10, endln:307:15
                |vpiParent:
                \_assignment: , line:307:10, endln:307:24
                |vpiName:mtvec
                |vpiFullName:work@vscale_csr_file.mtvec
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.mtvec), line:50:47, endln:50:52
            |vpiStmt:
            \_assignment: , line:308:10, endln:308:23
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:308:22, endln:308:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.mtimecmp), line:308:10, endln:308:18
                |vpiParent:
                \_assignment: , line:308:10, endln:308:23
                |vpiName:mtimecmp
                |vpiFullName:work@vscale_csr_file.mtimecmp
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.mtimecmp), line:54:47, endln:54:55
            |vpiStmt:
            \_assignment: , line:309:10, endln:309:23
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:309:22, endln:309:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.mscratch), line:309:10, endln:309:18
                |vpiParent:
                \_assignment: , line:309:10, endln:309:23
                |vpiName:mscratch
                |vpiFullName:work@vscale_csr_file.mscratch
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.mscratch), line:56:47, endln:56:55
          |vpiElseStmt:
          \_begin: (work@vscale_csr_file), line:310:16, endln:353:10
            |vpiParent:
            \_if_else: , line:300:7, endln:353:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_assignment: , line:311:10, endln:311:38
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:310:16, endln:353:10
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:311:24, endln:311:38
                |vpiParent:
                \_assignment: , line:311:10, endln:311:38
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@vscale_csr_file.cycle_full), line:311:24, endln:311:34
                  |vpiParent:
                  \_operation: , line:311:24, endln:311:38
                  |vpiName:cycle_full
                  |vpiFullName:work@vscale_csr_file.cycle_full
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.cycle_full), line:46:37, endln:46:47
                |vpiOperand:
                \_constant: , line:311:37, endln:311:38
                  |vpiParent:
                  \_operation: , line:311:24, endln:311:38
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.cycle_full), line:311:10, endln:311:20
                |vpiParent:
                \_assignment: , line:311:10, endln:311:38
                |vpiName:cycle_full
                |vpiFullName:work@vscale_csr_file.cycle_full
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.cycle_full), line:46:37, endln:46:47
            |vpiStmt:
            \_assignment: , line:312:10, endln:312:36
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:310:16, endln:353:10
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:312:23, endln:312:36
                |vpiParent:
                \_assignment: , line:312:10, endln:312:36
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@vscale_csr_file.time_full), line:312:23, endln:312:32
                  |vpiParent:
                  \_operation: , line:312:23, endln:312:36
                  |vpiName:time_full
                  |vpiFullName:work@vscale_csr_file.time_full
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.time_full), line:47:37, endln:47:46
                |vpiOperand:
                \_constant: , line:312:35, endln:312:36
                  |vpiParent:
                  \_operation: , line:312:23, endln:312:36
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.time_full), line:312:10, endln:312:19
                |vpiParent:
                \_assignment: , line:312:10, endln:312:36
                |vpiName:time_full
                |vpiFullName:work@vscale_csr_file.time_full
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.time_full), line:47:37, endln:47:46
            |vpiStmt:
            \_if_stmt: , line:313:10, endln:314:45
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:310:16, endln:353:10
              |vpiCondition:
              \_ref_obj: (work@vscale_csr_file.retire), line:313:14, endln:313:20
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:310:16, endln:353:10
                |vpiName:retire
                |vpiFullName:work@vscale_csr_file.retire
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.retire), line:16:37, endln:16:43
              |vpiStmt:
              \_assignment: , line:314:12, endln:314:44
                |vpiParent:
                \_if_stmt: , line:313:10, endln:314:45
                |vpiOpType:82
                |vpiRhs:
                \_operation: , line:314:28, endln:314:44
                  |vpiParent:
                  \_assignment: , line:314:12, endln:314:44
                  |vpiOpType:24
                  |vpiOperand:
                  \_ref_obj: (work@vscale_csr_file.instret_full), line:314:28, endln:314:40
                    |vpiParent:
                    \_operation: , line:314:28, endln:314:44
                    |vpiName:instret_full
                    |vpiFullName:work@vscale_csr_file.instret_full
                    |vpiActual:
                    \_logic_net: (work@vscale_csr_file.instret_full), line:48:37, endln:48:49
                  |vpiOperand:
                  \_constant: , line:314:43, endln:314:44
                    |vpiParent:
                    \_operation: , line:314:28, endln:314:44
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_csr_file.instret_full), line:314:12, endln:314:24
                  |vpiParent:
                  \_assignment: , line:314:12, endln:314:44
                  |vpiName:instret_full
                  |vpiFullName:work@vscale_csr_file.instret_full
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.instret_full), line:48:37, endln:48:49
            |vpiStmt:
            \_assignment: , line:315:10, endln:315:38
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:310:16, endln:353:10
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:315:24, endln:315:38
                |vpiParent:
                \_assignment: , line:315:10, endln:315:38
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@vscale_csr_file.mtime_full), line:315:24, endln:315:34
                  |vpiParent:
                  \_operation: , line:315:24, endln:315:38
                  |vpiName:mtime_full
                  |vpiFullName:work@vscale_csr_file.mtime_full
                  |vpiActual:
                  \_logic_net: (work@vscale_csr_file.mtime_full), line:55:37, endln:55:47
                |vpiOperand:
                \_constant: , line:315:37, endln:315:38
                  |vpiParent:
                  \_operation: , line:315:24, endln:315:38
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_csr_file.mtime_full), line:315:10, endln:315:20
                |vpiParent:
                \_assignment: , line:315:10, endln:315:38
                |vpiName:mtime_full
                |vpiFullName:work@vscale_csr_file.mtime_full
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.mtime_full), line:55:37, endln:55:47
            |vpiStmt:
            \_if_stmt: , line:316:10, endln:349:13
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:310:16, endln:353:10
              |vpiCondition:
              \_ref_obj: (work@vscale_csr_file.wen_internal), line:316:14, endln:316:26
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:310:16, endln:353:10
                |vpiName:wen_internal
                |vpiFullName:work@vscale_csr_file.wen_internal
                |vpiActual:
                \_logic_net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
              |vpiStmt:
              \_begin: (work@vscale_csr_file), line:316:28, endln:349:13
                |vpiParent:
                \_if_stmt: , line:316:10, endln:349:13
                |vpiFullName:work@vscale_csr_file
                |vpiStmt:
                \_case_stmt: , line:317:13, endln:348:20
                  |vpiParent:
                  \_begin: (work@vscale_csr_file), line:316:28, endln:349:13
                  |vpiCaseType:1
                  |vpiCondition:
                  \_ref_obj: (work@vscale_csr_file.addr), line:317:19, endln:317:23
                    |vpiParent:
                    \_begin: (work@vscale_csr_file), line:316:28, endln:349:13
                    |vpiName:addr
                    |vpiFullName:work@vscale_csr_file.addr
                    |vpiActual:
                    \_logic_net: (work@vscale_csr_file.addr), line:10:40, endln:10:44
                  |vpiCaseItem:
                  \_case_item: , line:318:15, endln:318:65
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:318:15, endln:318:22
                      |vpiParent:
                      \_case_item: , line:318:15, endln:318:65
                      |vpiDecompile:12'hC00
                      |vpiSize:12
                      |HEX:C00
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:318:29, endln:318:64
                      |vpiParent:
                      \_case_item: , line:318:15, endln:318:65
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:318:50, endln:318:64
                        |vpiParent:
                        \_assignment: , line:318:29, endln:318:64
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_indexed_part_select: cycle_full (work@vscale_csr_file.cycle_full), line:318:29, endln:318:46
                        |vpiParent:
                        \_assignment: , line:318:29, endln:318:64
                        |vpiName:cycle_full
                        |vpiFullName:work@vscale_csr_file.cycle_full
                        |vpiDefName:cycle_full
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:318:40, endln:318:41
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:318:43, endln:318:45
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_case_item: , line:319:15, endln:319:65
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:319:15, endln:319:22
                      |vpiParent:
                      \_case_item: , line:319:15, endln:319:65
                      |vpiDecompile:12'hC01
                      |vpiSize:12
                      |HEX:C01
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:319:30, endln:319:64
                      |vpiParent:
                      \_case_item: , line:319:15, endln:319:65
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:319:50, endln:319:64
                        |vpiParent:
                        \_assignment: , line:319:30, endln:319:64
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_indexed_part_select: time_full (work@vscale_csr_file.time_full), line:319:30, endln:319:46
                        |vpiParent:
                        \_assignment: , line:319:30, endln:319:64
                        |vpiName:time_full
                        |vpiFullName:work@vscale_csr_file.time_full
                        |vpiDefName:time_full
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:319:40, endln:319:41
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:319:43, endln:319:45
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_case_item: , line:320:15, endln:320:65
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:320:15, endln:320:22
                      |vpiParent:
                      \_case_item: , line:320:15, endln:320:65
                      |vpiDecompile:12'hC02
                      |vpiSize:12
                      |HEX:C02
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:320:27, endln:320:64
                      |vpiParent:
                      \_case_item: , line:320:15, endln:320:65
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:320:50, endln:320:64
                        |vpiParent:
                        \_assignment: , line:320:27, endln:320:64
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_indexed_part_select: instret_full (work@vscale_csr_file.instret_full), line:320:27, endln:320:46
                        |vpiParent:
                        \_assignment: , line:320:27, endln:320:64
                        |vpiName:instret_full
                        |vpiFullName:work@vscale_csr_file.instret_full
                        |vpiDefName:instret_full
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:320:40, endln:320:41
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:320:43, endln:320:45
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_case_item: , line:321:15, endln:321:65
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:321:15, endln:321:22
                      |vpiParent:
                      \_case_item: , line:321:15, endln:321:65
                      |vpiDecompile:12'hC80
                      |vpiSize:12
                      |HEX:C80
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:321:28, endln:321:64
                      |vpiParent:
                      \_case_item: , line:321:15, endln:321:65
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:321:50, endln:321:64
                        |vpiParent:
                        \_assignment: , line:321:28, endln:321:64
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_indexed_part_select: cycle_full (work@vscale_csr_file.cycle_full), line:321:28, endln:321:46
                        |vpiParent:
                        \_assignment: , line:321:28, endln:321:64
                        |vpiName:cycle_full
                        |vpiFullName:work@vscale_csr_file.cycle_full
                        |vpiDefName:cycle_full
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:321:39, endln:321:41
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:321:43, endln:321:45
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_case_item: , line:322:15, endln:322:65
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:322:15, endln:322:22
                      |vpiParent:
                      \_case_item: , line:322:15, endln:322:65
                      |vpiDecompile:12'hC81
                      |vpiSize:12
                      |HEX:C81
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:322:29, endln:322:64
                      |vpiParent:
                      \_case_item: , line:322:15, endln:322:65
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:322:50, endln:322:64
                        |vpiParent:
                        \_assignment: , line:322:29, endln:322:64
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_indexed_part_select: time_full (work@vscale_csr_file.time_full), line:322:29, endln:322:46
                        |vpiParent:
                        \_assignment: , line:322:29, endln:322:64
                        |vpiName:time_full
                        |vpiFullName:work@vscale_csr_file.time_full
                        |vpiDefName:time_full
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:322:39, endln:322:41
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:322:43, endln:322:45
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_case_item: , line:323:15, endln:323:65
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:323:15, endln:323:22
                      |vpiParent:
                      \_case_item: , line:323:15, endln:323:65
                      |vpiDecompile:12'hC82
                      |vpiSize:12
                      |HEX:C82
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:323:26, endln:323:64
                      |vpiParent:
                      \_case_item: , line:323:15, endln:323:65
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:323:50, endln:323:64
                        |vpiParent:
                        \_assignment: , line:323:26, endln:323:64
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_indexed_part_select: instret_full (work@vscale_csr_file.instret_full), line:323:26, endln:323:46
                        |vpiParent:
                        \_assignment: , line:323:26, endln:323:64
                        |vpiName:instret_full
                        |vpiFullName:work@vscale_csr_file.instret_full
                        |vpiDefName:instret_full
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:323:39, endln:323:41
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:323:43, endln:323:45
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_case_item: , line:328:15, endln:328:73
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:328:15, endln:328:22
                      |vpiParent:
                      \_case_item: , line:328:15, endln:328:73
                      |vpiDecompile:12'h301
                      |vpiSize:12
                      |HEX:301
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:328:29, endln:328:72
                      |vpiParent:
                      \_case_item: , line:328:15, endln:328:73
                      |vpiOpType:82
                      |vpiRhs:
                      \_operation: , line:328:38, endln:328:72
                        |vpiParent:
                        \_assignment: , line:328:29, endln:328:72
                        |vpiOpType:28
                        |vpiOperand:
                        \_ref_obj: (work@vscale_csr_file.wdata_internal), line:328:38, endln:328:52
                          |vpiParent:
                          \_operation: , line:328:38, endln:328:72
                          |vpiName:wdata_internal
                          |vpiFullName:work@vscale_csr_file.wdata_internal
                          |vpiActual:
                          \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                        |vpiOperand:
                        \_operation: , line:328:55, endln:328:72
                          |vpiParent:
                          \_operation: , line:328:38, endln:328:72
                          |vpiOpType:33
                          |vpiOperand:
                          \_operation: , line:328:56, endln:328:66
                            |vpiParent:
                            \_operation: , line:328:55, endln:328:72
                            |vpiOpType:34
                            |vpiOperand:
                            \_constant: , line:328:57, endln:328:59
                              |vpiDecompile:30
                              |vpiSize:64
                              |UINT:30
                              |vpiConstType:9
                            |vpiOperand:
                            \_operation: , line:328:59, endln:328:65
                              |vpiParent:
                              \_operation: , line:328:56, endln:328:66
                              |vpiOpType:33
                              |vpiOperand:
                              \_constant: , line:328:60, endln:328:64
                                |vpiDecompile:1'b1
                                |vpiSize:1
                                |BIN:1
                                |vpiConstType:3
                          |vpiOperand:
                          \_constant: , line:328:67, endln:328:71
                            |vpiDecompile:2'b0
                            |vpiSize:2
                            |BIN:0
                            |vpiConstType:3
                      |vpiLhs:
                      \_ref_obj: (work@vscale_csr_file.mtvec), line:328:29, endln:328:34
                        |vpiParent:
                        \_assignment: , line:328:29, endln:328:72
                        |vpiName:mtvec
                        |vpiFullName:work@vscale_csr_file.mtvec
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.mtvec), line:50:47, endln:50:52
                  |vpiCaseItem:
                  \_case_item: , line:331:15, endln:331:53
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:331:15, endln:331:22
                      |vpiParent:
                      \_case_item: , line:331:15, endln:331:53
                      |vpiDecompile:12'h321
                      |vpiSize:12
                      |HEX:321
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:331:26, endln:331:52
                      |vpiParent:
                      \_case_item: , line:331:15, endln:331:53
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:331:38, endln:331:52
                        |vpiParent:
                        \_assignment: , line:331:26, endln:331:52
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_ref_obj: (work@vscale_csr_file.mtimecmp), line:331:26, endln:331:34
                        |vpiParent:
                        \_assignment: , line:331:26, endln:331:52
                        |vpiName:mtimecmp
                        |vpiFullName:work@vscale_csr_file.mtimecmp
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.mtimecmp), line:54:47, endln:54:55
                  |vpiCaseItem:
                  \_case_item: , line:332:15, endln:332:65
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:332:15, endln:332:22
                      |vpiParent:
                      \_case_item: , line:332:15, endln:332:65
                      |vpiDecompile:12'h701
                      |vpiSize:12
                      |HEX:701
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:332:29, endln:332:64
                      |vpiParent:
                      \_case_item: , line:332:15, endln:332:65
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:332:50, endln:332:64
                        |vpiParent:
                        \_assignment: , line:332:29, endln:332:64
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_indexed_part_select: mtime_full (work@vscale_csr_file.mtime_full), line:332:29, endln:332:46
                        |vpiParent:
                        \_assignment: , line:332:29, endln:332:64
                        |vpiName:mtime_full
                        |vpiFullName:work@vscale_csr_file.mtime_full
                        |vpiDefName:mtime_full
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:332:40, endln:332:41
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:332:43, endln:332:45
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_case_item: , line:333:15, endln:333:65
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:333:15, endln:333:22
                      |vpiParent:
                      \_case_item: , line:333:15, endln:333:65
                      |vpiDecompile:12'h741
                      |vpiSize:12
                      |HEX:741
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:333:28, endln:333:64
                      |vpiParent:
                      \_case_item: , line:333:15, endln:333:65
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:333:50, endln:333:64
                        |vpiParent:
                        \_assignment: , line:333:28, endln:333:64
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_indexed_part_select: mtime_full (work@vscale_csr_file.mtime_full), line:333:28, endln:333:46
                        |vpiParent:
                        \_assignment: , line:333:28, endln:333:64
                        |vpiName:mtime_full
                        |vpiFullName:work@vscale_csr_file.mtime_full
                        |vpiDefName:mtime_full
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:333:39, endln:333:41
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:333:43, endln:333:45
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_case_item: , line:334:15, endln:334:53
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:334:15, endln:334:22
                      |vpiParent:
                      \_case_item: , line:334:15, endln:334:53
                      |vpiDecompile:12'h340
                      |vpiSize:12
                      |HEX:340
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:334:26, endln:334:52
                      |vpiParent:
                      \_case_item: , line:334:15, endln:334:53
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:334:38, endln:334:52
                        |vpiParent:
                        \_assignment: , line:334:26, endln:334:52
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_ref_obj: (work@vscale_csr_file.mscratch), line:334:26, endln:334:34
                        |vpiParent:
                        \_assignment: , line:334:26, endln:334:52
                        |vpiName:mscratch
                        |vpiFullName:work@vscale_csr_file.mscratch
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.mscratch), line:56:47, endln:56:55
                  |vpiCaseItem:
                  \_case_item: , line:339:15, endln:339:64
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:339:15, endln:339:22
                      |vpiParent:
                      \_case_item: , line:339:15, endln:339:64
                      |vpiDecompile:12'h900
                      |vpiSize:12
                      |HEX:900
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:339:28, endln:339:63
                      |vpiParent:
                      \_case_item: , line:339:15, endln:339:64
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:339:49, endln:339:63
                        |vpiParent:
                        \_assignment: , line:339:28, endln:339:63
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_indexed_part_select: cycle_full (work@vscale_csr_file.cycle_full), line:339:28, endln:339:45
                        |vpiParent:
                        \_assignment: , line:339:28, endln:339:63
                        |vpiName:cycle_full
                        |vpiFullName:work@vscale_csr_file.cycle_full
                        |vpiDefName:cycle_full
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:339:39, endln:339:40
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:339:42, endln:339:44
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_case_item: , line:340:15, endln:340:64
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:340:15, endln:340:22
                      |vpiParent:
                      \_case_item: , line:340:15, endln:340:64
                      |vpiDecompile:12'h901
                      |vpiSize:12
                      |HEX:901
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:340:29, endln:340:63
                      |vpiParent:
                      \_case_item: , line:340:15, endln:340:64
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:340:49, endln:340:63
                        |vpiParent:
                        \_assignment: , line:340:29, endln:340:63
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_indexed_part_select: time_full (work@vscale_csr_file.time_full), line:340:29, endln:340:45
                        |vpiParent:
                        \_assignment: , line:340:29, endln:340:63
                        |vpiName:time_full
                        |vpiFullName:work@vscale_csr_file.time_full
                        |vpiDefName:time_full
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:340:39, endln:340:40
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:340:42, endln:340:44
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_case_item: , line:341:15, endln:341:64
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:341:15, endln:341:22
                      |vpiParent:
                      \_case_item: , line:341:15, endln:341:64
                      |vpiDecompile:12'h902
                      |vpiSize:12
                      |HEX:902
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:341:26, endln:341:63
                      |vpiParent:
                      \_case_item: , line:341:15, endln:341:64
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:341:49, endln:341:63
                        |vpiParent:
                        \_assignment: , line:341:26, endln:341:63
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_indexed_part_select: instret_full (work@vscale_csr_file.instret_full), line:341:26, endln:341:45
                        |vpiParent:
                        \_assignment: , line:341:26, endln:341:63
                        |vpiName:instret_full
                        |vpiFullName:work@vscale_csr_file.instret_full
                        |vpiDefName:instret_full
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:341:39, endln:341:40
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:341:42, endln:341:44
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_case_item: , line:342:15, endln:342:64
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:342:15, endln:342:22
                      |vpiParent:
                      \_case_item: , line:342:15, endln:342:64
                      |vpiDecompile:12'h980
                      |vpiSize:12
                      |HEX:980
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:342:27, endln:342:63
                      |vpiParent:
                      \_case_item: , line:342:15, endln:342:64
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:342:49, endln:342:63
                        |vpiParent:
                        \_assignment: , line:342:27, endln:342:63
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_indexed_part_select: cycle_full (work@vscale_csr_file.cycle_full), line:342:27, endln:342:45
                        |vpiParent:
                        \_assignment: , line:342:27, endln:342:63
                        |vpiName:cycle_full
                        |vpiFullName:work@vscale_csr_file.cycle_full
                        |vpiDefName:cycle_full
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:342:38, endln:342:40
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:342:42, endln:342:44
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_case_item: , line:343:15, endln:343:64
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:343:15, endln:343:22
                      |vpiParent:
                      \_case_item: , line:343:15, endln:343:64
                      |vpiDecompile:12'h981
                      |vpiSize:12
                      |HEX:981
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:343:28, endln:343:63
                      |vpiParent:
                      \_case_item: , line:343:15, endln:343:64
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:343:49, endln:343:63
                        |vpiParent:
                        \_assignment: , line:343:28, endln:343:63
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_indexed_part_select: time_full (work@vscale_csr_file.time_full), line:343:28, endln:343:45
                        |vpiParent:
                        \_assignment: , line:343:28, endln:343:63
                        |vpiName:time_full
                        |vpiFullName:work@vscale_csr_file.time_full
                        |vpiDefName:time_full
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:343:38, endln:343:40
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:343:42, endln:343:44
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_case_item: , line:344:15, endln:344:64
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:344:15, endln:344:22
                      |vpiParent:
                      \_case_item: , line:344:15, endln:344:64
                      |vpiDecompile:12'h982
                      |vpiSize:12
                      |HEX:982
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:344:25, endln:344:63
                      |vpiParent:
                      \_case_item: , line:344:15, endln:344:64
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:344:49, endln:344:63
                        |vpiParent:
                        \_assignment: , line:344:25, endln:344:63
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_indexed_part_select: instret_full (work@vscale_csr_file.instret_full), line:344:25, endln:344:45
                        |vpiParent:
                        \_assignment: , line:344:25, endln:344:63
                        |vpiName:instret_full
                        |vpiFullName:work@vscale_csr_file.instret_full
                        |vpiDefName:instret_full
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:344:38, endln:344:40
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:344:42, endln:344:44
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_case_item: , line:345:15, endln:345:53
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:345:15, endln:345:22
                      |vpiParent:
                      \_case_item: , line:345:15, endln:345:53
                      |vpiDecompile:12'h780
                      |vpiSize:12
                      |HEX:780
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:345:27, endln:345:52
                      |vpiParent:
                      \_case_item: , line:345:15, endln:345:53
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:345:38, endln:345:52
                        |vpiParent:
                        \_assignment: , line:345:27, endln:345:52
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_ref_obj: (work@vscale_csr_file.to_host), line:345:27, endln:345:34
                        |vpiParent:
                        \_assignment: , line:345:27, endln:345:52
                        |vpiName:to_host
                        |vpiFullName:work@vscale_csr_file.to_host
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.to_host), line:72:47, endln:72:54
                  |vpiCaseItem:
                  \_case_item: , line:346:15, endln:346:53
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_constant: , line:346:15, endln:346:22
                      |vpiParent:
                      \_case_item: , line:346:15, endln:346:53
                      |vpiDecompile:12'h781
                      |vpiSize:12
                      |HEX:781
                      |vpiConstType:5
                    |vpiStmt:
                    \_assignment: , line:346:25, endln:346:52
                      |vpiParent:
                      \_case_item: , line:346:15, endln:346:53
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_csr_file.wdata_internal), line:346:38, endln:346:52
                        |vpiParent:
                        \_assignment: , line:346:25, endln:346:52
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.wdata_internal), line:83:47, endln:83:61
                      |vpiLhs:
                      \_ref_obj: (work@vscale_csr_file.from_host), line:346:25, endln:346:34
                        |vpiParent:
                        \_assignment: , line:346:25, endln:346:52
                        |vpiName:from_host
                        |vpiFullName:work@vscale_csr_file.from_host
                        |vpiActual:
                        \_logic_net: (work@vscale_csr_file.from_host), line:73:47, endln:73:56
                  |vpiCaseItem:
                  \_case_item: , line:347:15, endln:347:26
                    |vpiParent:
                    \_case_stmt: , line:317:13, endln:348:20
            |vpiStmt:
            \_if_stmt: , line:350:10, endln:352:13
              |vpiParent:
              \_begin: (work@vscale_csr_file), line:310:16, endln:353:10
              |vpiCondition:
              \_operation: , line:350:14, endln:350:70
                |vpiParent:
                \_begin: (work@vscale_csr_file), line:310:16, endln:353:10
                |vpiOpType:26
                |vpiOperand:
                \_operation: , line:350:14, endln:350:55
                  |vpiParent:
                  \_operation: , line:350:14, endln:350:70
                  |vpiOpType:26
                  |vpiOperand:
                  \_ref_obj: (work@vscale_csr_file.htif_fire), line:350:14, endln:350:23
                    |vpiParent:
                    \_operation: , line:350:14, endln:350:55
                    |vpiName:htif_fire
                    |vpiFullName:work@vscale_csr_file.htif_fire
                    |vpiActual:
                    \_logic_net: (work@vscale_csr_file.htif_fire), line:43:53, endln:43:62
                  |vpiOperand:
                  \_operation: , line:350:27, endln:350:55
                    |vpiParent:
                    \_operation: , line:350:14, endln:350:55
                    |vpiOpType:14
                    |vpiOperand:
                    \_ref_obj: (work@vscale_csr_file.htif_pcr_req_addr), line:350:27, endln:350:44
                      |vpiParent:
                      \_operation: , line:350:27, endln:350:55
                      |vpiName:htif_pcr_req_addr
                      |vpiFullName:work@vscale_csr_file.htif_pcr_req_addr
                      |vpiActual:
                      \_logic_net: (work@vscale_csr_file.htif_pcr_req_addr), line:30:40, endln:30:57
                    |vpiOperand:
                    \_constant: , line:350:48, endln:350:55
                      |vpiParent:
                      \_operation: , line:350:27, endln:350:55
                      |vpiDecompile:12'h780
                      |vpiSize:12
                      |HEX:780
                      |vpiConstType:5
                |vpiOperand:
                \_operation: , line:350:59, endln:350:70
                  |vpiParent:
                  \_operation: , line:350:14, endln:350:70
                  |vpiOpType:3
                  |vpiOperand:
                  \_ref_obj: (work@vscale_csr_file.system_wen), line:350:60, endln:350:70
                    |vpiParent:
                    \_operation: , line:350:59, endln:350:70
                    |vpiName:system_wen
                    |vpiFullName:work@vscale_csr_file.system_wen
                    |vpiActual:
                    \_logic_net: (work@vscale_csr_file.system_wen), line:79:53, endln:79:63
              |vpiStmt:
              \_begin: (work@vscale_csr_file), line:350:72, endln:352:13
                |vpiParent:
                \_if_stmt: , line:350:10, endln:352:13
                |vpiFullName:work@vscale_csr_file
                |vpiStmt:
                \_assignment: , line:351:13, endln:351:25
                  |vpiParent:
                  \_begin: (work@vscale_csr_file), line:350:72, endln:352:13
                  |vpiOpType:82
                  |vpiRhs:
                  \_constant: , line:351:24, endln:351:25
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiLhs:
                  \_ref_obj: (work@vscale_csr_file.to_host), line:351:13, endln:351:20
                    |vpiParent:
                    \_assignment: , line:351:13, endln:351:25
                    |vpiName:to_host
                    |vpiFullName:work@vscale_csr_file.to_host
                    |vpiActual:
                    \_logic_net: (work@vscale_csr_file.to_host), line:72:47, endln:72:54
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:92:11, endln:92:49
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:92:24, endln:92:49
      |vpiParent:
      \_cont_assign: , line:92:11, endln:92:49
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.mtvec), line:92:24, endln:92:29
        |vpiParent:
        \_operation: , line:92:24, endln:92:49
        |vpiName:mtvec
        |vpiFullName:work@vscale_csr_file.mtvec
        |vpiActual:
        \_logic_net: (work@vscale_csr_file.mtvec), line:50:47, endln:50:52
      |vpiOperand:
      \_operation: , line:92:33, endln:92:48
        |vpiParent:
        \_operation: , line:92:24, endln:92:49
        |vpiOpType:22
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.padded_prv), line:92:33, endln:92:43
          |vpiParent:
          \_operation: , line:92:33, endln:92:48
          |vpiName:padded_prv
          |vpiFullName:work@vscale_csr_file.padded_prv
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.padded_prv), line:91:47, endln:91:57
        |vpiOperand:
        \_constant: , line:92:47, endln:92:48
          |vpiParent:
          \_operation: , line:92:33, endln:92:48
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.handler_PC), line:92:11, endln:92:21
      |vpiParent:
      \_cont_assign: , line:92:11, endln:92:49
      |vpiName:handler_PC
      |vpiFullName:work@vscale_csr_file.handler_PC
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.handler_PC), line:22:45, endln:22:55
  |vpiContAssign:
  \_cont_assign: , line:94:11, endln:94:32
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_part_select: priv_stack (work@vscale_csr_file.priv_stack), line:94:17, endln:94:32
      |vpiParent:
      \_cont_assign: , line:94:11, endln:94:32
      |vpiName:priv_stack
      |vpiFullName:work@vscale_csr_file.priv_stack
      |vpiDefName:priv_stack
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_constant: , line:94:28, endln:94:29
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:94:30, endln:94:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.prv), line:94:11, endln:94:14
      |vpiParent:
      \_cont_assign: , line:94:11, endln:94:32
      |vpiName:prv
      |vpiFullName:work@vscale_csr_file.prv
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.prv), line:13:44, endln:13:47
  |vpiContAssign:
  \_cont_assign: , line:95:11, endln:95:29
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_bit_select: (work@vscale_csr_file.priv_stack), line:95:27, endln:95:28
      |vpiParent:
      \_cont_assign: , line:95:11, endln:95:29
      |vpiName:priv_stack
      |vpiFullName:work@vscale_csr_file.priv_stack
      |vpiIndex:
      \_constant: , line:95:27, endln:95:28
        |vpiParent:
        \_bit_select: (work@vscale_csr_file.priv_stack), line:95:27, endln:95:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.ie), line:95:11, endln:95:13
      |vpiParent:
      \_cont_assign: , line:95:11, endln:95:29
      |vpiName:ie
      |vpiFullName:work@vscale_csr_file.ie
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.ie), line:62:53, endln:62:55
  |vpiContAssign:
  \_cont_assign: , line:97:11, endln:97:94
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:97:22, endln:97:94
      |vpiParent:
      \_cont_assign: , line:97:11, endln:97:94
      |vpiOpType:26
      |vpiOperand:
      \_operation: , line:97:22, endln:97:75
        |vpiParent:
        \_operation: , line:97:22, endln:97:94
        |vpiOpType:26
        |vpiOperand:
        \_operation: , line:97:23, endln:97:52
          |vpiParent:
          \_operation: , line:97:22, endln:97:75
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@vscale_csr_file.htif_state), line:97:23, endln:97:33
            |vpiParent:
            \_operation: , line:97:23, endln:97:52
            |vpiName:htif_state
            |vpiFullName:work@vscale_csr_file.htif_state
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
          |vpiOperand:
          \_ref_obj: (work@vscale_csr_file.HTIF_STATE_IDLE), line:97:37, endln:97:52
            |vpiParent:
            \_operation: , line:97:23, endln:97:52
            |vpiName:HTIF_STATE_IDLE
            |vpiFullName:work@vscale_csr_file.HTIF_STATE_IDLE
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.htif_pcr_req_valid), line:97:57, endln:97:75
          |vpiParent:
          \_operation: , line:97:22, endln:97:75
          |vpiName:htif_pcr_req_valid
          |vpiFullName:work@vscale_csr_file.htif_pcr_req_valid
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.htif_pcr_req_valid), line:27:37, endln:27:55
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.htif_pcr_req_rw), line:97:79, endln:97:94
        |vpiParent:
        \_operation: , line:97:22, endln:97:94
        |vpiName:htif_pcr_req_rw
        |vpiFullName:work@vscale_csr_file.htif_pcr_req_rw
        |vpiActual:
        \_logic_net: (work@vscale_csr_file.htif_pcr_req_rw), line:29:37, endln:29:52
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.host_wen), line:97:11, endln:97:19
      |vpiParent:
      \_cont_assign: , line:97:11, endln:97:94
      |vpiName:host_wen
      |vpiFullName:work@vscale_csr_file.host_wen
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.host_wen), line:77:53, endln:77:61
  |vpiContAssign:
  \_cont_assign: , line:98:11, endln:98:29
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_bit_select: (work@vscale_csr_file.cmd), line:98:27, endln:98:28
      |vpiParent:
      \_cont_assign: , line:98:11, endln:98:29
      |vpiName:cmd
      |vpiFullName:work@vscale_csr_file.cmd
      |vpiIndex:
      \_constant: , line:98:27, endln:98:28
        |vpiParent:
        \_bit_select: (work@vscale_csr_file.cmd), line:98:27, endln:98:28
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.system_en), line:98:11, endln:98:20
      |vpiParent:
      \_cont_assign: , line:98:11, endln:98:29
      |vpiName:system_en
      |vpiFullName:work@vscale_csr_file.system_en
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.system_en), line:78:53, endln:78:62
  |vpiContAssign:
  \_cont_assign: , line:99:11, endln:99:40
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:99:24, endln:99:40
      |vpiParent:
      \_cont_assign: , line:99:11, endln:99:40
      |vpiOpType:27
      |vpiOperand:
      \_bit_select: (work@vscale_csr_file.cmd), line:99:28, endln:99:29
        |vpiParent:
        \_operation: , line:99:24, endln:99:40
        |vpiName:cmd
        |vpiFullName:work@vscale_csr_file.cmd
        |vpiIndex:
        \_constant: , line:99:28, endln:99:29
          |vpiParent:
          \_bit_select: (work@vscale_csr_file.cmd), line:99:28, endln:99:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (work@vscale_csr_file.cmd), line:99:38, endln:99:39
        |vpiParent:
        \_operation: , line:99:24, endln:99:40
        |vpiName:cmd
        |vpiFullName:work@vscale_csr_file.cmd
        |vpiIndex:
        \_constant: , line:99:38, endln:99:39
          |vpiParent:
          \_bit_select: (work@vscale_csr_file.cmd), line:99:38, endln:99:39
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.system_wen), line:99:11, endln:99:21
      |vpiParent:
      \_cont_assign: , line:99:11, endln:99:40
      |vpiName:system_wen
      |vpiFullName:work@vscale_csr_file.system_wen
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.system_wen), line:79:53, endln:79:63
  |vpiContAssign:
  \_cont_assign: , line:100:11, endln:100:48
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:100:26, endln:100:48
      |vpiParent:
      \_cont_assign: , line:100:11, endln:100:48
      |vpiOpType:27
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.host_wen), line:100:26, endln:100:34
        |vpiParent:
        \_operation: , line:100:26, endln:100:48
        |vpiName:host_wen
        |vpiFullName:work@vscale_csr_file.host_wen
        |vpiActual:
        \_logic_net: (work@vscale_csr_file.host_wen), line:77:53, endln:77:61
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.system_wen), line:100:38, endln:100:48
        |vpiParent:
        \_operation: , line:100:26, endln:100:48
        |vpiName:system_wen
        |vpiFullName:work@vscale_csr_file.system_wen
        |vpiActual:
        \_logic_net: (work@vscale_csr_file.system_wen), line:79:53, endln:79:63
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.wen_internal), line:100:11, endln:100:23
      |vpiParent:
      \_cont_assign: , line:100:11, endln:100:48
      |vpiName:wen_internal
      |vpiFullName:work@vscale_csr_file.wen_internal
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
  |vpiContAssign:
  \_cont_assign: , line:102:11, endln:103:39
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:102:28, endln:103:39
      |vpiParent:
      \_cont_assign: , line:102:11, endln:103:39
      |vpiOpType:27
      |vpiOperand:
      \_operation: , line:102:29, endln:102:65
        |vpiParent:
        \_operation: , line:102:28, endln:103:39
        |vpiOpType:26
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.system_wen), line:102:29, endln:102:39
          |vpiParent:
          \_operation: , line:102:29, endln:102:65
          |vpiName:system_wen
          |vpiFullName:work@vscale_csr_file.system_wen
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.system_wen), line:79:53, endln:79:63
        |vpiOperand:
        \_operation: , line:102:44, endln:102:64
          |vpiParent:
          \_operation: , line:102:29, endln:102:65
          |vpiOpType:14
          |vpiOperand:
          \_part_select: addr (work@vscale_csr_file.addr), line:102:44, endln:102:55
            |vpiParent:
            \_operation: , line:102:44, endln:102:64
            |vpiName:addr
            |vpiFullName:work@vscale_csr_file.addr
            |vpiDefName:addr
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:102:49, endln:102:51
              |vpiDecompile:11
              |vpiSize:64
              |UINT:11
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:102:52, endln:102:54
              |vpiDecompile:10
              |vpiSize:64
              |UINT:10
              |vpiConstType:9
          |vpiOperand:
          \_constant: , line:102:59, endln:102:64
            |vpiParent:
            \_operation: , line:102:44, endln:102:64
            |vpiDecompile:2'b11
            |vpiSize:2
            |BIN:11
            |vpiConstType:3
      |vpiOperand:
      \_operation: , line:103:10, endln:103:38
        |vpiParent:
        \_operation: , line:102:28, endln:103:39
        |vpiOpType:26
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.system_en), line:103:10, endln:103:19
          |vpiParent:
          \_operation: , line:103:10, endln:103:38
          |vpiName:system_en
          |vpiFullName:work@vscale_csr_file.system_en
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.system_en), line:78:53, endln:78:62
        |vpiOperand:
        \_operation: , line:103:23, endln:103:38
          |vpiParent:
          \_operation: , line:103:10, endln:103:38
          |vpiOpType:18
          |vpiOperand:
          \_part_select: addr (work@vscale_csr_file.addr), line:103:23, endln:103:32
            |vpiParent:
            \_operation: , line:103:23, endln:103:38
            |vpiName:addr
            |vpiFullName:work@vscale_csr_file.addr
            |vpiDefName:addr
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:103:28, endln:103:29
              |vpiDecompile:9
              |vpiSize:64
              |UINT:9
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:103:30, endln:103:31
              |vpiDecompile:8
              |vpiSize:64
              |UINT:8
              |vpiConstType:9
          |vpiOperand:
          \_ref_obj: (work@vscale_csr_file.prv), line:103:35, endln:103:38
            |vpiParent:
            \_operation: , line:103:23, endln:103:38
            |vpiName:prv
            |vpiFullName:work@vscale_csr_file.prv
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.prv), line:13:44, endln:13:47
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.illegal_region), line:102:11, endln:102:25
      |vpiParent:
      \_cont_assign: , line:102:11, endln:103:39
      |vpiName:illegal_region
      |vpiFullName:work@vscale_csr_file.illegal_region
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.illegal_region), line:81:53, endln:81:67
  |vpiContAssign:
  \_cont_assign: , line:105:11, endln:105:69
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:105:28, endln:105:69
      |vpiParent:
      \_cont_assign: , line:105:11, endln:105:69
      |vpiOpType:27
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.illegal_region), line:105:28, endln:105:42
        |vpiParent:
        \_operation: , line:105:28, endln:105:69
        |vpiName:illegal_region
        |vpiFullName:work@vscale_csr_file.illegal_region
        |vpiActual:
        \_logic_net: (work@vscale_csr_file.illegal_region), line:81:53, endln:81:67
      |vpiOperand:
      \_operation: , line:105:47, endln:105:68
        |vpiParent:
        \_operation: , line:105:28, endln:105:69
        |vpiOpType:26
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.system_en), line:105:47, endln:105:56
          |vpiParent:
          \_operation: , line:105:47, endln:105:68
          |vpiName:system_en
          |vpiFullName:work@vscale_csr_file.system_en
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.system_en), line:78:53, endln:78:62
        |vpiOperand:
        \_operation: , line:105:60, endln:105:68
          |vpiParent:
          \_operation: , line:105:47, endln:105:68
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@vscale_csr_file.defined), line:105:61, endln:105:68
            |vpiParent:
            \_operation: , line:105:60, endln:105:68
            |vpiName:defined
            |vpiFullName:work@vscale_csr_file.defined
            |vpiActual:
            \_logic_net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.illegal_access), line:105:11, endln:105:25
      |vpiParent:
      \_cont_assign: , line:105:11, endln:105:69
      |vpiName:illegal_access
      |vpiFullName:work@vscale_csr_file.illegal_access
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.illegal_access), line:14:38, endln:14:52
  |vpiContAssign:
  \_cont_assign: , line:120:11, endln:120:28
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_constant: , line:120:24, endln:120:28
      |vpiParent:
      \_cont_assign: , line:120:11, endln:120:28
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.uinterrupt), line:120:11, endln:120:21
      |vpiParent:
      \_cont_assign: , line:120:11, endln:120:28
      |vpiName:uinterrupt
      |vpiFullName:work@vscale_csr_file.uinterrupt
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.uinterrupt), line:84:53, endln:84:63
  |vpiContAssign:
  \_cont_assign: , line:121:11, endln:121:36
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:121:24, endln:121:36
      |vpiParent:
      \_cont_assign: , line:121:11, endln:121:36
      |vpiOpType:7
      |vpiOperand:
      \_operation: , line:121:26, endln:121:35
        |vpiParent:
        \_operation: , line:121:24, endln:121:36
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.mie), line:121:26, endln:121:29
          |vpiParent:
          \_operation: , line:121:26, endln:121:35
          |vpiName:mie
          |vpiFullName:work@vscale_csr_file.mie
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.mie), line:51:25, endln:51:28
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.mip), line:121:32, endln:121:35
          |vpiParent:
          \_operation: , line:121:26, endln:121:35
          |vpiName:mip
          |vpiFullName:work@vscale_csr_file.mip
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.mip), line:69:47, endln:69:50
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.minterrupt), line:121:11, endln:121:21
      |vpiParent:
      \_cont_assign: , line:121:11, endln:121:36
      |vpiName:minterrupt
      |vpiFullName:work@vscale_csr_file.minterrupt
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.minterrupt), line:85:53, endln:85:63
  |vpiContAssign:
  \_cont_assign: , line:122:11, endln:122:35
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:122:31, endln:122:35
      |vpiParent:
      \_cont_assign: , line:122:11, endln:122:35
      |vpiOpType:7
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.mip), line:122:32, endln:122:35
        |vpiParent:
        \_operation: , line:122:31, endln:122:35
        |vpiName:mip
        |vpiFullName:work@vscale_csr_file.mip
        |vpiActual:
        \_logic_net: (work@vscale_csr_file.mip), line:69:47, endln:69:50
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.interrupt_pending), line:122:11, endln:122:28
      |vpiParent:
      \_cont_assign: , line:122:11, endln:122:35
      |vpiName:interrupt_pending
      |vpiFullName:work@vscale_csr_file.interrupt_pending
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.interrupt_pending), line:24:24, endln:24:41
  |vpiContAssign:
  \_cont_assign: , line:160:11, endln:160:63
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:160:33, endln:160:62
      |vpiParent:
      \_cont_assign: , line:160:11, endln:160:63
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.htif_state), line:160:33, endln:160:43
        |vpiParent:
        \_operation: , line:160:33, endln:160:62
        |vpiName:htif_state
        |vpiFullName:work@vscale_csr_file.htif_state
        |vpiActual:
        \_logic_net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.HTIF_STATE_IDLE), line:160:47, endln:160:62
        |vpiParent:
        \_operation: , line:160:33, endln:160:62
        |vpiName:HTIF_STATE_IDLE
        |vpiFullName:work@vscale_csr_file.HTIF_STATE_IDLE
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.htif_pcr_req_ready), line:160:11, endln:160:29
      |vpiParent:
      \_cont_assign: , line:160:11, endln:160:63
      |vpiName:htif_pcr_req_ready
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_ready
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.htif_pcr_req_ready), line:28:38, endln:28:56
  |vpiContAssign:
  \_cont_assign: , line:161:11, endln:161:64
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:161:34, endln:161:63
      |vpiParent:
      \_cont_assign: , line:161:11, endln:161:64
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.htif_state), line:161:34, endln:161:44
        |vpiParent:
        \_operation: , line:161:34, endln:161:63
        |vpiName:htif_state
        |vpiFullName:work@vscale_csr_file.htif_state
        |vpiActual:
        \_logic_net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.HTIF_STATE_WAIT), line:161:48, endln:161:63
        |vpiParent:
        \_operation: , line:161:34, endln:161:63
        |vpiName:HTIF_STATE_WAIT
        |vpiFullName:work@vscale_csr_file.HTIF_STATE_WAIT
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.htif_pcr_resp_valid), line:161:11, endln:161:30
      |vpiParent:
      \_cont_assign: , line:161:11, endln:161:64
      |vpiName:htif_pcr_resp_valid
      |vpiFullName:work@vscale_csr_file.htif_pcr_resp_valid
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.htif_pcr_resp_valid), line:32:38, endln:32:57
  |vpiContAssign:
  \_cont_assign: , line:162:11, endln:162:46
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_ref_obj: (work@vscale_csr_file.htif_resp_data), line:162:32, endln:162:46
      |vpiParent:
      \_cont_assign: , line:162:11, endln:162:46
      |vpiName:htif_resp_data
      |vpiFullName:work@vscale_csr_file.htif_resp_data
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.htif_resp_data), line:41:40, endln:41:54
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.htif_pcr_resp_data), line:162:11, endln:162:29
      |vpiParent:
      \_cont_assign: , line:162:11, endln:162:46
      |vpiName:htif_pcr_resp_data
      |vpiFullName:work@vscale_csr_file.htif_pcr_resp_data
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.htif_pcr_resp_data), line:34:40, endln:34:58
  |vpiContAssign:
  \_cont_assign: , line:164:11, endln:164:40
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:164:20, endln:164:40
      |vpiParent:
      \_cont_assign: , line:164:11, endln:164:40
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:164:21, endln:164:28
        |vpiParent:
        \_operation: , line:164:20, endln:164:40
        |vpiOpType:22
        |vpiOperand:
        \_constant: , line:164:21, endln:164:22
          |vpiParent:
          \_operation: , line:164:21, endln:164:28
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:164:26, endln:164:28
          |vpiParent:
          \_operation: , line:164:21, endln:164:28
          |vpiDecompile:20
          |vpiSize:64
          |UINT:20
          |vpiConstType:9
      |vpiOperand:
      \_operation: , line:164:33, endln:164:39
        |vpiParent:
        \_operation: , line:164:20, endln:164:40
        |vpiOpType:22
        |vpiOperand:
        \_constant: , line:164:33, endln:164:34
          |vpiParent:
          \_operation: , line:164:33, endln:164:39
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:164:38, endln:164:39
          |vpiParent:
          \_operation: , line:164:33, endln:164:39
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.mcpuid), line:164:11, endln:164:17
      |vpiParent:
      \_cont_assign: , line:164:11, endln:164:40
      |vpiName:mcpuid
      |vpiFullName:work@vscale_csr_file.mcpuid
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.mcpuid), line:64:47, endln:64:53
  |vpiContAssign:
  \_cont_assign: , line:165:11, endln:165:28
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_constant: , line:165:20, endln:165:28
      |vpiParent:
      \_cont_assign: , line:165:11, endln:165:28
      |vpiDecompile:32'h8000
      |vpiSize:32
      |HEX:8000
      |vpiConstType:5
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.mimpid), line:165:11, endln:165:17
      |vpiParent:
      \_cont_assign: , line:165:11, endln:165:28
      |vpiName:mimpid
      |vpiFullName:work@vscale_csr_file.mimpid
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.mimpid), line:65:47, endln:65:53
  |vpiContAssign:
  \_cont_assign: , line:166:11, endln:166:22
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_constant: , line:166:21, endln:166:22
      |vpiParent:
      \_cont_assign: , line:166:11, endln:166:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.mhartid), line:166:11, endln:166:18
      |vpiParent:
      \_cont_assign: , line:166:11, endln:166:22
      |vpiName:mhartid
      |vpiFullName:work@vscale_csr_file.mhartid
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.mhartid), line:66:47, endln:66:54
  |vpiContAssign:
  \_cont_assign: , line:181:11, endln:181:21
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_ref_obj: (work@vscale_csr_file.mepc), line:181:17, endln:181:21
      |vpiParent:
      \_cont_assign: , line:181:11, endln:181:21
      |vpiName:mepc
      |vpiFullName:work@vscale_csr_file.mepc
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.mepc), line:57:47, endln:57:51
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.epc), line:181:11, endln:181:14
      |vpiParent:
      \_cont_assign: , line:181:11, endln:181:21
      |vpiName:epc
      |vpiFullName:work@vscale_csr_file.epc
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.epc), line:23:45, endln:23:48
  |vpiContAssign:
  \_cont_assign: , line:184:11, endln:184:40
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:184:21, endln:184:40
      |vpiParent:
      \_cont_assign: , line:184:11, endln:184:40
      |vpiOpType:33
      |vpiOperand:
      \_constant: , line:184:22, endln:184:27
        |vpiDecompile:26'b0
        |vpiSize:26
        |BIN:0
        |vpiConstType:3
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.priv_stack), line:184:29, endln:184:39
        |vpiParent:
        \_operation: , line:184:21, endln:184:40
        |vpiName:priv_stack
        |vpiFullName:work@vscale_csr_file.priv_stack
        |vpiActual:
        \_logic_net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.mstatus), line:184:11, endln:184:18
      |vpiParent:
      \_cont_assign: , line:184:11, endln:184:40
      |vpiName:mstatus
      |vpiFullName:work@vscale_csr_file.mstatus
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.mstatus), line:67:47, endln:67:54
  |vpiContAssign:
  \_cont_assign: , line:186:11, endln:186:22
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_constant: , line:186:21, endln:186:22
      |vpiParent:
      \_cont_assign: , line:186:11, endln:186:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.mtdeleg), line:186:11, endln:186:18
      |vpiParent:
      \_cont_assign: , line:186:11, endln:186:22
      |vpiName:mtdeleg
      |vpiFullName:work@vscale_csr_file.mtdeleg
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.mtdeleg), line:68:47, endln:68:54
  |vpiContAssign:
  \_cont_assign: , line:188:11, endln:188:59
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:188:29, endln:188:58
      |vpiParent:
      \_cont_assign: , line:188:11, endln:188:59
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.mtimecmp), line:188:29, endln:188:37
        |vpiParent:
        \_operation: , line:188:29, endln:188:58
        |vpiName:mtimecmp
        |vpiFullName:work@vscale_csr_file.mtimecmp
        |vpiActual:
        \_logic_net: (work@vscale_csr_file.mtimecmp), line:54:47, endln:54:55
      |vpiOperand:
      \_indexed_part_select: mtime_full (work@vscale_csr_file.mtime_full), line:188:52, endln:188:57
        |vpiParent:
        \_operation: , line:188:29, endln:188:58
        |vpiName:mtime_full
        |vpiFullName:work@vscale_csr_file.mtime_full
        |vpiDefName:mtime_full
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:1
        |vpiBaseExpr:
        \_constant: , line:188:52, endln:188:53
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiWidthExpr:
        \_constant: , line:188:55, endln:188:57
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.mtimer_expired), line:188:11, endln:188:25
      |vpiParent:
      \_cont_assign: , line:188:11, endln:188:59
      |vpiName:mtimer_expired
      |vpiFullName:work@vscale_csr_file.mtimer_expired
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.mtimer_expired), line:75:53, endln:75:67
  |vpiContAssign:
  \_cont_assign: , line:205:11, endln:205:53
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:205:17, endln:205:53
      |vpiParent:
      \_cont_assign: , line:205:11, endln:205:53
      |vpiOpType:33
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.ext_interrupts), line:205:18, endln:205:32
        |vpiParent:
        \_operation: , line:205:17, endln:205:53
        |vpiName:ext_interrupts
        |vpiFullName:work@vscale_csr_file.ext_interrupts
        |vpiActual:
        \_logic_net: (work@vscale_csr_file.ext_interrupts), line:8:35, endln:8:49
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.mtip), line:205:33, endln:205:37
        |vpiParent:
        \_operation: , line:205:17, endln:205:53
        |vpiName:mtip
        |vpiFullName:work@vscale_csr_file.mtip
        |vpiActual:
        \_logic_net: (work@vscale_csr_file.mtip), line:52:53, endln:52:57
      |vpiOperand:
      \_constant: , line:205:38, endln:205:42
        |vpiDecompile:3'b0
        |vpiSize:3
        |BIN:0
        |vpiConstType:3
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.msip), line:205:43, endln:205:47
        |vpiParent:
        \_operation: , line:205:17, endln:205:53
        |vpiName:msip
        |vpiFullName:work@vscale_csr_file.msip
        |vpiActual:
        \_logic_net: (work@vscale_csr_file.msip), line:53:53, endln:53:57
      |vpiOperand:
      \_constant: , line:205:48, endln:205:52
        |vpiDecompile:3'b0
        |vpiSize:3
        |BIN:0
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.mip), line:205:11, endln:205:14
      |vpiParent:
      \_cont_assign: , line:205:11, endln:205:53
      |vpiName:mip
      |vpiFullName:work@vscale_csr_file.mip
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.mip), line:69:47, endln:69:50
  |vpiContAssign:
  \_cont_assign: , line:242:11, endln:242:39
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:242:20, endln:242:39
      |vpiParent:
      \_cont_assign: , line:242:11, endln:242:39
      |vpiOpType:33
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.mint), line:242:21, endln:242:25
        |vpiParent:
        \_operation: , line:242:20, endln:242:39
        |vpiName:mint
        |vpiFullName:work@vscale_csr_file.mint
        |vpiActual:
        \_logic_net: (work@vscale_csr_file.mint), line:59:53, endln:59:57
      |vpiOperand:
      \_constant: , line:242:26, endln:242:31
        |vpiDecompile:27'b0
        |vpiSize:27
        |BIN:0
        |vpiConstType:3
      |vpiOperand:
      \_ref_obj: (work@vscale_csr_file.mecode), line:242:32, endln:242:38
        |vpiParent:
        \_operation: , line:242:20, endln:242:39
        |vpiName:mecode
        |vpiFullName:work@vscale_csr_file.mecode
        |vpiActual:
        \_logic_net: (work@vscale_csr_file.mecode), line:58:42, endln:58:48
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.mcause), line:242:11, endln:242:17
      |vpiParent:
      \_cont_assign: , line:242:11, endln:242:39
      |vpiName:mcause
      |vpiFullName:work@vscale_csr_file.mcause
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.mcause), line:70:47, endln:70:53
  |vpiContAssign:
  \_cont_assign: , line:244:11, endln:245:30
    |vpiParent:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_operation: , line:244:23, endln:245:30
      |vpiParent:
      \_cont_assign: , line:244:11, endln:245:30
      |vpiOpType:27
      |vpiOperand:
      \_operation: , line:244:24, endln:244:43
        |vpiParent:
        \_operation: , line:244:23, endln:245:30
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.exception_code), line:244:24, endln:244:38
          |vpiParent:
          \_operation: , line:244:24, endln:244:43
          |vpiName:exception_code
          |vpiFullName:work@vscale_csr_file.exception_code
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.exception_code), line:18:42, endln:18:56
        |vpiOperand:
        \_constant: , line:244:42, endln:244:43
          |vpiParent:
          \_operation: , line:244:24, endln:244:43
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_operation: , line:245:10, endln:245:29
        |vpiParent:
        \_operation: , line:244:23, endln:245:30
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@vscale_csr_file.exception_code), line:245:10, endln:245:24
          |vpiParent:
          \_operation: , line:245:10, endln:245:29
          |vpiName:exception_code
          |vpiFullName:work@vscale_csr_file.exception_code
          |vpiActual:
          \_logic_net: (work@vscale_csr_file.exception_code), line:18:42, endln:18:56
        |vpiOperand:
        \_constant: , line:245:28, endln:245:29
          |vpiParent:
          \_operation: , line:245:10, endln:245:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_csr_file.code_imem), line:244:11, endln:244:20
      |vpiParent:
      \_cont_assign: , line:244:11, endln:245:30
      |vpiName:code_imem
      |vpiFullName:work@vscale_csr_file.code_imem
      |vpiActual:
      \_logic_net: (work@vscale_csr_file.code_imem), line:88:53, endln:88:62
|uhdmallModules:
\_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@vscale_ctrl
  |vpiDefName:work@vscale_ctrl
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.clk), line:8:55, endln:8:58
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:clk
    |vpiFullName:work@vscale_ctrl.clk
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.reset), line:9:55, endln:9:60
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:reset
    |vpiFullName:work@vscale_ctrl.reset
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.inst_DX), line:10:46, endln:10:53
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:inst_DX
    |vpiFullName:work@vscale_ctrl.inst_DX
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.imem_wait), line:11:55, endln:11:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:imem_wait
    |vpiFullName:work@vscale_ctrl.imem_wait
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.imem_badmem_e), line:12:55, endln:12:68
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:imem_badmem_e
    |vpiFullName:work@vscale_ctrl.imem_badmem_e
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.dmem_wait), line:13:55, endln:13:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_wait
    |vpiFullName:work@vscale_ctrl.dmem_wait
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.dmem_badmem_e), line:14:55, endln:14:68
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_badmem_e
    |vpiFullName:work@vscale_ctrl.dmem_badmem_e
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.cmp_true), line:15:55, endln:15:63
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:cmp_true
    |vpiFullName:work@vscale_ctrl.cmp_true
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.prv), line:16:46, endln:16:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:prv
    |vpiFullName:work@vscale_ctrl.prv
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.PC_src_sel), line:17:39, endln:17:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:PC_src_sel
    |vpiFullName:work@vscale_ctrl.PC_src_sel
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.imm_type), line:18:41, endln:18:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:imm_type
    |vpiFullName:work@vscale_ctrl.imm_type
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.bypass_rs1), line:19:55, endln:19:65
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:bypass_rs1
    |vpiFullName:work@vscale_ctrl.bypass_rs1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.bypass_rs2), line:20:55, endln:20:65
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:bypass_rs2
    |vpiFullName:work@vscale_ctrl.bypass_rs2
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.src_a_sel), line:21:40, endln:21:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:src_a_sel
    |vpiFullName:work@vscale_ctrl.src_a_sel
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.src_b_sel), line:22:40, endln:22:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:src_b_sel
    |vpiFullName:work@vscale_ctrl.src_b_sel
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.alu_op), line:23:43, endln:23:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:alu_op
    |vpiFullName:work@vscale_ctrl.alu_op
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.dmem_en), line:24:55, endln:24:62
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_en
    |vpiFullName:work@vscale_ctrl.dmem_en
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.dmem_wen), line:25:55, endln:25:63
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_wen
    |vpiFullName:work@vscale_ctrl.dmem_wen
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.dmem_size), line:26:55, endln:26:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_size
    |vpiFullName:work@vscale_ctrl.dmem_size
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.dmem_type), line:27:41, endln:27:50
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_type
    |vpiFullName:work@vscale_ctrl.dmem_type
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.md_req_valid), line:28:55, endln:28:67
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_valid
    |vpiFullName:work@vscale_ctrl.md_req_valid
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.md_req_ready), line:29:55, endln:29:67
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_ready
    |vpiFullName:work@vscale_ctrl.md_req_ready
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.md_req_in_1_signed), line:30:55, endln:30:73
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_in_1_signed
    |vpiFullName:work@vscale_ctrl.md_req_in_1_signed
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.md_req_in_2_signed), line:31:55, endln:31:73
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_in_2_signed
    |vpiFullName:work@vscale_ctrl.md_req_in_2_signed
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.md_req_op), line:32:44, endln:32:53
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_op
    |vpiFullName:work@vscale_ctrl.md_req_op
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.md_req_out_sel), line:33:39, endln:33:53
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_out_sel
    |vpiFullName:work@vscale_ctrl.md_req_out_sel
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.md_resp_valid), line:34:55, endln:34:68
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_resp_valid
    |vpiFullName:work@vscale_ctrl.md_resp_valid
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.eret), line:35:55, endln:35:59
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:eret
    |vpiFullName:work@vscale_ctrl.eret
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.csr_cmd), line:36:42, endln:36:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:csr_cmd
    |vpiFullName:work@vscale_ctrl.csr_cmd
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.csr_imm_sel), line:37:55, endln:37:66
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:csr_imm_sel
    |vpiFullName:work@vscale_ctrl.csr_imm_sel
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.illegal_csr_access), line:38:55, endln:38:73
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:illegal_csr_access
    |vpiFullName:work@vscale_ctrl.illegal_csr_access
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.interrupt_pending), line:39:41, endln:39:58
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:interrupt_pending
    |vpiFullName:work@vscale_ctrl.interrupt_pending
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:interrupt_taken
    |vpiFullName:work@vscale_ctrl.interrupt_taken
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.wr_reg_WB), line:41:55, endln:41:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:wr_reg_WB
    |vpiFullName:work@vscale_ctrl.wr_reg_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.reg_to_wr_WB), line:42:41, endln:42:53
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:reg_to_wr_WB
    |vpiFullName:work@vscale_ctrl.reg_to_wr_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.wb_src_sel_WB), line:43:39, endln:43:52
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:wb_src_sel_WB
    |vpiFullName:work@vscale_ctrl.wb_src_sel_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.stall_IF), line:44:55, endln:44:63
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:stall_IF
    |vpiFullName:work@vscale_ctrl.stall_IF
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.kill_IF), line:45:55, endln:45:62
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:kill_IF
    |vpiFullName:work@vscale_ctrl.kill_IF
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.stall_DX), line:46:55, endln:46:63
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:stall_DX
    |vpiFullName:work@vscale_ctrl.stall_DX
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:kill_DX
    |vpiFullName:work@vscale_ctrl.kill_DX
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.stall_WB), line:48:55, endln:48:63
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:stall_WB
    |vpiFullName:work@vscale_ctrl.stall_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.kill_WB), line:49:55, endln:49:62
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:kill_WB
    |vpiFullName:work@vscale_ctrl.kill_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.exception_WB), line:50:55, endln:50:67
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:exception_WB
    |vpiFullName:work@vscale_ctrl.exception_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.exception_code_WB), line:51:44, endln:51:61
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:exception_code_WB
    |vpiFullName:work@vscale_ctrl.exception_code_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.retire_WB), line:52:55, endln:52:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:retire_WB
    |vpiFullName:work@vscale_ctrl.retire_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.replay_IF), line:56:55, endln:56:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.replay_IF)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.replay_IF), line:56:55, endln:56:64
      |vpiFullName:work@vscale_ctrl.replay_IF
      |vpiActual:
      \_logic_typespec: , line:56:4, endln:56:7
    |vpiName:replay_IF
    |vpiFullName:work@vscale_ctrl.replay_IF
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.ex_IF), line:59:55, endln:59:60
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.ex_IF)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.ex_IF), line:59:55, endln:59:60
      |vpiFullName:work@vscale_ctrl.ex_IF
      |vpiActual:
      \_logic_typespec: , line:59:4, endln:59:8
    |vpiName:ex_IF
    |vpiFullName:work@vscale_ctrl.ex_IF
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.had_ex_DX), line:62:55, endln:62:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.had_ex_DX)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.had_ex_DX), line:62:55, endln:62:64
      |vpiFullName:work@vscale_ctrl.had_ex_DX
      |vpiActual:
      \_logic_typespec: , line:62:4, endln:62:7
    |vpiName:had_ex_DX
    |vpiFullName:work@vscale_ctrl.had_ex_DX
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.prev_killed_DX), line:63:55, endln:63:69
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.prev_killed_DX)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.prev_killed_DX), line:63:55, endln:63:69
      |vpiFullName:work@vscale_ctrl.prev_killed_DX
      |vpiActual:
      \_logic_typespec: , line:63:4, endln:63:7
    |vpiName:prev_killed_DX
    |vpiFullName:work@vscale_ctrl.prev_killed_DX
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.opcode), line:66:55, endln:66:61
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.opcode)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.opcode), line:66:55, endln:66:61
      |vpiFullName:work@vscale_ctrl.opcode
      |vpiActual:
      \_logic_typespec: , line:66:4, endln:66:14
    |vpiName:opcode
    |vpiFullName:work@vscale_ctrl.opcode
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.funct7), line:67:55, endln:67:61
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.funct7)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.funct7), line:67:55, endln:67:61
      |vpiFullName:work@vscale_ctrl.funct7
      |vpiActual:
      \_logic_typespec: , line:67:4, endln:67:14
    |vpiName:funct7
    |vpiFullName:work@vscale_ctrl.funct7
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.funct12), line:68:55, endln:68:62
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.funct12)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.funct12), line:68:55, endln:68:62
      |vpiFullName:work@vscale_ctrl.funct12
      |vpiActual:
      \_logic_typespec: , line:68:4, endln:68:15
    |vpiName:funct12
    |vpiFullName:work@vscale_ctrl.funct12
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.funct3)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
      |vpiFullName:work@vscale_ctrl.funct3
      |vpiActual:
      \_logic_typespec: , line:69:4, endln:69:14
    |vpiName:funct3
    |vpiFullName:work@vscale_ctrl.funct3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.rs1_addr), line:70:41, endln:70:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.rs1_addr)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.rs1_addr), line:70:41, endln:70:49
      |vpiFullName:work@vscale_ctrl.rs1_addr
      |vpiActual:
      \_logic_typespec: , line:70:4, endln:70:16
    |vpiName:rs1_addr
    |vpiFullName:work@vscale_ctrl.rs1_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.rs2_addr), line:71:41, endln:71:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.rs2_addr)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.rs2_addr), line:71:41, endln:71:49
      |vpiFullName:work@vscale_ctrl.rs2_addr
      |vpiActual:
      \_logic_typespec: , line:71:4, endln:71:16
    |vpiName:rs2_addr
    |vpiFullName:work@vscale_ctrl.rs2_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.reg_to_wr_DX), line:72:41, endln:72:53
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.reg_to_wr_DX)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.reg_to_wr_DX), line:72:41, endln:72:53
      |vpiFullName:work@vscale_ctrl.reg_to_wr_DX
      |vpiActual:
      \_logic_typespec: , line:72:4, endln:72:16
    |vpiName:reg_to_wr_DX
    |vpiFullName:work@vscale_ctrl.reg_to_wr_DX
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.illegal_instruction)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
      |vpiFullName:work@vscale_ctrl.illegal_instruction
      |vpiActual:
      \_logic_typespec: , line:73:4, endln:73:7
    |vpiName:illegal_instruction
    |vpiFullName:work@vscale_ctrl.illegal_instruction
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.ebreak), line:74:55, endln:74:61
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.ebreak)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.ebreak), line:74:55, endln:74:61
      |vpiFullName:work@vscale_ctrl.ebreak
      |vpiActual:
      \_logic_typespec: , line:74:4, endln:74:7
    |vpiName:ebreak
    |vpiFullName:work@vscale_ctrl.ebreak
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.ecall), line:75:55, endln:75:60
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.ecall)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.ecall), line:75:55, endln:75:60
      |vpiFullName:work@vscale_ctrl.ecall
      |vpiActual:
      \_logic_typespec: , line:75:4, endln:75:7
    |vpiName:ecall
    |vpiFullName:work@vscale_ctrl.ecall
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.eret_unkilled), line:76:55, endln:76:68
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.eret_unkilled)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.eret_unkilled), line:76:55, endln:76:68
      |vpiFullName:work@vscale_ctrl.eret_unkilled
      |vpiActual:
      \_logic_typespec: , line:76:4, endln:76:7
    |vpiName:eret_unkilled
    |vpiFullName:work@vscale_ctrl.eret_unkilled
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.fence_i), line:77:55, endln:77:62
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.fence_i)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.fence_i), line:77:55, endln:77:62
      |vpiFullName:work@vscale_ctrl.fence_i
      |vpiActual:
      \_logic_typespec: , line:77:4, endln:77:7
    |vpiName:fence_i
    |vpiFullName:work@vscale_ctrl.fence_i
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.add_or_sub), line:78:43, endln:78:53
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.add_or_sub)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.add_or_sub), line:78:43, endln:78:53
      |vpiFullName:work@vscale_ctrl.add_or_sub
      |vpiActual:
      \_logic_typespec: , line:78:4, endln:78:16
    |vpiName:add_or_sub
    |vpiFullName:work@vscale_ctrl.add_or_sub
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.srl_or_sra), line:79:43, endln:79:53
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.srl_or_sra)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.srl_or_sra), line:79:43, endln:79:53
      |vpiFullName:work@vscale_ctrl.srl_or_sra
      |vpiActual:
      \_logic_typespec: , line:79:4, endln:79:16
    |vpiName:srl_or_sra
    |vpiFullName:work@vscale_ctrl.srl_or_sra
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.alu_op_arith), line:80:43, endln:80:55
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.alu_op_arith)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.alu_op_arith), line:80:43, endln:80:55
      |vpiFullName:work@vscale_ctrl.alu_op_arith
      |vpiActual:
      \_logic_typespec: , line:80:4, endln:80:15
    |vpiName:alu_op_arith
    |vpiFullName:work@vscale_ctrl.alu_op_arith
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.branch_taken_unkilled), line:81:55, endln:81:76
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.branch_taken_unkilled)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.branch_taken_unkilled), line:81:55, endln:81:76
      |vpiFullName:work@vscale_ctrl.branch_taken_unkilled
      |vpiActual:
      \_logic_typespec: , line:81:4, endln:81:7
    |vpiName:branch_taken_unkilled
    |vpiFullName:work@vscale_ctrl.branch_taken_unkilled
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.branch_taken), line:82:55, endln:82:67
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.branch_taken)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.branch_taken), line:82:55, endln:82:67
      |vpiFullName:work@vscale_ctrl.branch_taken
      |vpiActual:
      \_logic_typespec: , line:82:4, endln:82:8
    |vpiName:branch_taken
    |vpiFullName:work@vscale_ctrl.branch_taken
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.dmem_en_unkilled), line:83:55, endln:83:71
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.dmem_en_unkilled)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.dmem_en_unkilled), line:83:55, endln:83:71
      |vpiFullName:work@vscale_ctrl.dmem_en_unkilled
      |vpiActual:
      \_logic_typespec: , line:83:4, endln:83:7
    |vpiName:dmem_en_unkilled
    |vpiFullName:work@vscale_ctrl.dmem_en_unkilled
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.dmem_wen_unkilled), line:84:55, endln:84:72
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.dmem_wen_unkilled)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.dmem_wen_unkilled), line:84:55, endln:84:72
      |vpiFullName:work@vscale_ctrl.dmem_wen_unkilled
      |vpiActual:
      \_logic_typespec: , line:84:4, endln:84:7
    |vpiName:dmem_wen_unkilled
    |vpiFullName:work@vscale_ctrl.dmem_wen_unkilled
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.jal_unkilled), line:85:55, endln:85:67
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.jal_unkilled)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.jal_unkilled), line:85:55, endln:85:67
      |vpiFullName:work@vscale_ctrl.jal_unkilled
      |vpiActual:
      \_logic_typespec: , line:85:4, endln:85:7
    |vpiName:jal_unkilled
    |vpiFullName:work@vscale_ctrl.jal_unkilled
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.jal), line:86:55, endln:86:58
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.jal)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.jal), line:86:55, endln:86:58
      |vpiFullName:work@vscale_ctrl.jal
      |vpiActual:
      \_logic_typespec: , line:86:4, endln:86:8
    |vpiName:jal
    |vpiFullName:work@vscale_ctrl.jal
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.jalr_unkilled), line:87:55, endln:87:68
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.jalr_unkilled)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.jalr_unkilled), line:87:55, endln:87:68
      |vpiFullName:work@vscale_ctrl.jalr_unkilled
      |vpiActual:
      \_logic_typespec: , line:87:4, endln:87:7
    |vpiName:jalr_unkilled
    |vpiFullName:work@vscale_ctrl.jalr_unkilled
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.jalr), line:88:55, endln:88:59
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.jalr)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.jalr), line:88:55, endln:88:59
      |vpiFullName:work@vscale_ctrl.jalr
      |vpiActual:
      \_logic_typespec: , line:88:4, endln:88:8
    |vpiName:jalr
    |vpiFullName:work@vscale_ctrl.jalr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.redirect), line:89:55, endln:89:63
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.redirect)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.redirect), line:89:55, endln:89:63
      |vpiFullName:work@vscale_ctrl.redirect
      |vpiActual:
      \_logic_typespec: , line:89:4, endln:89:8
    |vpiName:redirect
    |vpiFullName:work@vscale_ctrl.redirect
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.wr_reg_unkilled_DX)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
      |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
      |vpiActual:
      \_logic_typespec: , line:90:4, endln:90:7
    |vpiName:wr_reg_unkilled_DX
    |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.wr_reg_DX), line:91:55, endln:91:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.wr_reg_DX)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.wr_reg_DX), line:91:55, endln:91:64
      |vpiFullName:work@vscale_ctrl.wr_reg_DX
      |vpiActual:
      \_logic_typespec: , line:91:4, endln:91:8
    |vpiName:wr_reg_DX
    |vpiFullName:work@vscale_ctrl.wr_reg_DX
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.wb_src_sel_DX), line:92:39, endln:92:52
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.wb_src_sel_DX)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.wb_src_sel_DX), line:92:39, endln:92:52
      |vpiFullName:work@vscale_ctrl.wb_src_sel_DX
      |vpiActual:
      \_logic_typespec: , line:92:4, endln:92:15
    |vpiName:wb_src_sel_DX
    |vpiFullName:work@vscale_ctrl.wb_src_sel_DX
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.new_ex_DX), line:93:55, endln:93:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.new_ex_DX)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.new_ex_DX), line:93:55, endln:93:64
      |vpiFullName:work@vscale_ctrl.new_ex_DX
      |vpiActual:
      \_logic_typespec: , line:93:4, endln:93:8
    |vpiName:new_ex_DX
    |vpiFullName:work@vscale_ctrl.new_ex_DX
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.ex_DX), line:94:55, endln:94:60
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.ex_DX)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.ex_DX), line:94:55, endln:94:60
      |vpiFullName:work@vscale_ctrl.ex_DX
      |vpiActual:
      \_logic_typespec: , line:94:4, endln:94:8
    |vpiName:ex_DX
    |vpiFullName:work@vscale_ctrl.ex_DX
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.ex_code_DX), line:95:44, endln:95:54
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.ex_code_DX)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.ex_code_DX), line:95:44, endln:95:54
      |vpiFullName:work@vscale_ctrl.ex_code_DX
      |vpiActual:
      \_logic_typespec: , line:95:4, endln:95:15
    |vpiName:ex_code_DX
    |vpiFullName:work@vscale_ctrl.ex_code_DX
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.killed_DX), line:96:55, endln:96:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.killed_DX)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.killed_DX), line:96:55, endln:96:64
      |vpiFullName:work@vscale_ctrl.killed_DX
      |vpiActual:
      \_logic_typespec: , line:96:4, endln:96:8
    |vpiName:killed_DX
    |vpiFullName:work@vscale_ctrl.killed_DX
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.uses_md_unkilled), line:97:55, endln:97:71
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.uses_md_unkilled)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.uses_md_unkilled), line:97:55, endln:97:71
      |vpiFullName:work@vscale_ctrl.uses_md_unkilled
      |vpiActual:
      \_logic_typespec: , line:97:4, endln:97:7
    |vpiName:uses_md_unkilled
    |vpiFullName:work@vscale_ctrl.uses_md_unkilled
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.uses_md), line:98:55, endln:98:62
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.uses_md)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.uses_md), line:98:55, endln:98:62
      |vpiFullName:work@vscale_ctrl.uses_md
      |vpiActual:
      \_logic_typespec: , line:98:4, endln:98:8
    |vpiName:uses_md
    |vpiFullName:work@vscale_ctrl.uses_md
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.wfi_unkilled_DX), line:99:20, endln:99:35
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.wfi_unkilled_DX)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.wfi_unkilled_DX), line:99:20, endln:99:35
      |vpiFullName:work@vscale_ctrl.wfi_unkilled_DX
      |vpiActual:
      \_logic_typespec: , line:99:4, endln:99:7
    |vpiName:wfi_unkilled_DX
    |vpiFullName:work@vscale_ctrl.wfi_unkilled_DX
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.wfi_DX), line:100:20, endln:100:26
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.wfi_DX)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.wfi_DX), line:100:20, endln:100:26
      |vpiFullName:work@vscale_ctrl.wfi_DX
      |vpiActual:
      \_logic_typespec: , line:100:4, endln:100:8
    |vpiName:wfi_DX
    |vpiFullName:work@vscale_ctrl.wfi_DX
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:42, endln:101:58
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.csr_cmd_unkilled)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:42, endln:101:58
      |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
      |vpiActual:
      \_logic_typespec: , line:101:4, endln:101:15
    |vpiName:csr_cmd_unkilled
    |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_WB), line:104:55, endln:104:73
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.wr_reg_unkilled_WB)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_WB), line:104:55, endln:104:73
      |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_WB
      |vpiActual:
      \_logic_typespec: , line:104:4, endln:104:7
    |vpiName:wr_reg_unkilled_WB
    |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.had_ex_WB), line:105:55, endln:105:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.had_ex_WB)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.had_ex_WB), line:105:55, endln:105:64
      |vpiFullName:work@vscale_ctrl.had_ex_WB
      |vpiActual:
      \_logic_typespec: , line:105:4, endln:105:7
    |vpiName:had_ex_WB
    |vpiFullName:work@vscale_ctrl.had_ex_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.prev_ex_code_WB), line:106:44, endln:106:59
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.prev_ex_code_WB)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.prev_ex_code_WB), line:106:44, endln:106:59
      |vpiFullName:work@vscale_ctrl.prev_ex_code_WB
      |vpiActual:
      \_logic_typespec: , line:106:4, endln:106:15
    |vpiName:prev_ex_code_WB
    |vpiFullName:work@vscale_ctrl.prev_ex_code_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.store_in_WB), line:107:55, endln:107:66
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.store_in_WB)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.store_in_WB), line:107:55, endln:107:66
      |vpiFullName:work@vscale_ctrl.store_in_WB
      |vpiActual:
      \_logic_typespec: , line:107:4, endln:107:7
    |vpiName:store_in_WB
    |vpiFullName:work@vscale_ctrl.store_in_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.dmem_en_WB), line:108:55, endln:108:65
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.dmem_en_WB)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.dmem_en_WB), line:108:55, endln:108:65
      |vpiFullName:work@vscale_ctrl.dmem_en_WB
      |vpiActual:
      \_logic_typespec: , line:108:4, endln:108:7
    |vpiName:dmem_en_WB
    |vpiFullName:work@vscale_ctrl.dmem_en_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.prev_killed_WB), line:109:55, endln:109:69
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.prev_killed_WB)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.prev_killed_WB), line:109:55, endln:109:69
      |vpiFullName:work@vscale_ctrl.prev_killed_WB
      |vpiActual:
      \_logic_typespec: , line:109:4, endln:109:7
    |vpiName:prev_killed_WB
    |vpiFullName:work@vscale_ctrl.prev_killed_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.uses_md_WB), line:110:55, endln:110:65
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.uses_md_WB)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.uses_md_WB), line:110:55, endln:110:65
      |vpiFullName:work@vscale_ctrl.uses_md_WB
      |vpiActual:
      \_logic_typespec: , line:110:4, endln:110:7
    |vpiName:uses_md_WB
    |vpiFullName:work@vscale_ctrl.uses_md_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.wfi_unkilled_WB), line:111:20, endln:111:35
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.wfi_unkilled_WB)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.wfi_unkilled_WB), line:111:20, endln:111:35
      |vpiFullName:work@vscale_ctrl.wfi_unkilled_WB
      |vpiActual:
      \_logic_typespec: , line:111:4, endln:111:7
    |vpiName:wfi_unkilled_WB
    |vpiFullName:work@vscale_ctrl.wfi_unkilled_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.ex_WB)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
      |vpiFullName:work@vscale_ctrl.ex_WB
      |vpiActual:
      \_logic_typespec: , line:114:4, endln:114:8
    |vpiName:ex_WB
    |vpiFullName:work@vscale_ctrl.ex_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.ex_code_WB), line:115:44, endln:115:54
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.ex_code_WB)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.ex_code_WB), line:115:44, endln:115:54
      |vpiFullName:work@vscale_ctrl.ex_code_WB
      |vpiActual:
      \_logic_typespec: , line:115:4, endln:115:15
    |vpiName:ex_code_WB
    |vpiFullName:work@vscale_ctrl.ex_code_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.dmem_access_exception), line:116:55, endln:116:76
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.dmem_access_exception)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.dmem_access_exception), line:116:55, endln:116:76
      |vpiFullName:work@vscale_ctrl.dmem_access_exception
      |vpiActual:
      \_logic_typespec: , line:116:4, endln:116:8
    |vpiName:dmem_access_exception
    |vpiFullName:work@vscale_ctrl.dmem_access_exception
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.exception), line:117:55, endln:117:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.exception)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.exception), line:117:55, endln:117:64
      |vpiFullName:work@vscale_ctrl.exception
      |vpiActual:
      \_logic_typespec: , line:117:4, endln:117:8
    |vpiName:exception
    |vpiFullName:work@vscale_ctrl.exception
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.killed_WB), line:118:55, endln:118:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.killed_WB)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.killed_WB), line:118:55, endln:118:64
      |vpiFullName:work@vscale_ctrl.killed_WB
      |vpiActual:
      \_logic_typespec: , line:118:4, endln:118:8
    |vpiName:killed_WB
    |vpiFullName:work@vscale_ctrl.killed_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.load_in_WB), line:119:55, endln:119:65
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.load_in_WB)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.load_in_WB), line:119:55, endln:119:65
      |vpiFullName:work@vscale_ctrl.load_in_WB
      |vpiActual:
      \_logic_typespec: , line:119:4, endln:119:8
    |vpiName:load_in_WB
    |vpiFullName:work@vscale_ctrl.load_in_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.active_wfi_WB), line:120:20, endln:120:33
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.active_wfi_WB)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.active_wfi_WB), line:120:20, endln:120:33
      |vpiFullName:work@vscale_ctrl.active_wfi_WB
      |vpiActual:
      \_logic_typespec: , line:120:4, endln:120:8
    |vpiName:active_wfi_WB
    |vpiFullName:work@vscale_ctrl.active_wfi_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.load_use), line:123:55, endln:123:63
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.load_use)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.load_use), line:123:55, endln:123:63
      |vpiFullName:work@vscale_ctrl.load_use
      |vpiActual:
      \_logic_typespec: , line:123:4, endln:123:8
    |vpiName:load_use
    |vpiFullName:work@vscale_ctrl.load_use
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.uses_rs1), line:124:55, endln:124:63
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.uses_rs1)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.uses_rs1), line:124:55, endln:124:63
      |vpiFullName:work@vscale_ctrl.uses_rs1
      |vpiActual:
      \_logic_typespec: , line:124:4, endln:124:7
    |vpiName:uses_rs1
    |vpiFullName:work@vscale_ctrl.uses_rs1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.uses_rs2), line:125:55, endln:125:63
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.uses_rs2)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.uses_rs2), line:125:55, endln:125:63
      |vpiFullName:work@vscale_ctrl.uses_rs2
      |vpiActual:
      \_logic_typespec: , line:125:4, endln:125:7
    |vpiName:uses_rs2
    |vpiFullName:work@vscale_ctrl.uses_rs2
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.raw_rs1), line:126:55, endln:126:62
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.raw_rs1)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.raw_rs1), line:126:55, endln:126:62
      |vpiFullName:work@vscale_ctrl.raw_rs1
      |vpiActual:
      \_logic_typespec: , line:126:4, endln:126:8
    |vpiName:raw_rs1
    |vpiFullName:work@vscale_ctrl.raw_rs1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.raw_rs2), line:127:55, endln:127:62
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.raw_rs2)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.raw_rs2), line:127:55, endln:127:62
      |vpiFullName:work@vscale_ctrl.raw_rs2
      |vpiActual:
      \_logic_typespec: , line:127:4, endln:127:8
    |vpiName:raw_rs2
    |vpiFullName:work@vscale_ctrl.raw_rs2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_ctrl.raw_on_busy_md), line:128:55, endln:128:69
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_ctrl.raw_on_busy_md)
      |vpiParent:
      \_logic_net: (work@vscale_ctrl.raw_on_busy_md), line:128:55, endln:128:69
      |vpiFullName:work@vscale_ctrl.raw_on_busy_md
      |vpiActual:
      \_logic_typespec: , line:128:4, endln:128:8
    |vpiName:raw_on_busy_md
    |vpiFullName:work@vscale_ctrl.raw_on_busy_md
    |vpiNetType:1
  |vpiPort:
  \_port: (clk), line:8:55, endln:8:58
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.clk.clk), line:8:55, endln:8:58
      |vpiParent:
      \_port: (clk), line:8:55, endln:8:58
      |vpiName:clk
      |vpiFullName:work@vscale_ctrl.clk.clk
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.clk), line:8:55, endln:8:58
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.clk)
      |vpiParent:
      \_port: (clk), line:8:55, endln:8:58
      |vpiFullName:work@vscale_ctrl.clk
      |vpiActual:
      \_logic_typespec: , line:8:55, endln:8:55
  |vpiPort:
  \_port: (reset), line:9:55, endln:9:60
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.reset.reset), line:9:55, endln:9:60
      |vpiParent:
      \_port: (reset), line:9:55, endln:9:60
      |vpiName:reset
      |vpiFullName:work@vscale_ctrl.reset.reset
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.reset), line:9:55, endln:9:60
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.reset)
      |vpiParent:
      \_port: (reset), line:9:55, endln:9:60
      |vpiFullName:work@vscale_ctrl.reset
      |vpiActual:
      \_logic_typespec: , line:9:55, endln:9:55
  |vpiPort:
  \_port: (inst_DX), line:10:46, endln:10:53
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:inst_DX
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.inst_DX.inst_DX), line:10:46, endln:10:53
      |vpiParent:
      \_port: (inst_DX), line:10:46, endln:10:53
      |vpiName:inst_DX
      |vpiFullName:work@vscale_ctrl.inst_DX.inst_DX
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.inst_DX), line:10:46, endln:10:53
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.inst_DX)
      |vpiParent:
      \_port: (inst_DX), line:10:46, endln:10:53
      |vpiFullName:work@vscale_ctrl.inst_DX
      |vpiActual:
      \_logic_typespec: , line:10:26, endln:10:34
  |vpiPort:
  \_port: (imem_wait), line:11:55, endln:11:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:imem_wait
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.imem_wait.imem_wait), line:11:55, endln:11:64
      |vpiParent:
      \_port: (imem_wait), line:11:55, endln:11:64
      |vpiName:imem_wait
      |vpiFullName:work@vscale_ctrl.imem_wait.imem_wait
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.imem_wait), line:11:55, endln:11:64
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.imem_wait)
      |vpiParent:
      \_port: (imem_wait), line:11:55, endln:11:64
      |vpiFullName:work@vscale_ctrl.imem_wait
      |vpiActual:
      \_logic_typespec: , line:11:55, endln:11:55
  |vpiPort:
  \_port: (imem_badmem_e), line:12:55, endln:12:68
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:imem_badmem_e
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.imem_badmem_e.imem_badmem_e), line:12:55, endln:12:68
      |vpiParent:
      \_port: (imem_badmem_e), line:12:55, endln:12:68
      |vpiName:imem_badmem_e
      |vpiFullName:work@vscale_ctrl.imem_badmem_e.imem_badmem_e
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.imem_badmem_e), line:12:55, endln:12:68
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.imem_badmem_e)
      |vpiParent:
      \_port: (imem_badmem_e), line:12:55, endln:12:68
      |vpiFullName:work@vscale_ctrl.imem_badmem_e
      |vpiActual:
      \_logic_typespec: , line:12:55, endln:12:55
  |vpiPort:
  \_port: (dmem_wait), line:13:55, endln:13:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_wait
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.dmem_wait.dmem_wait), line:13:55, endln:13:64
      |vpiParent:
      \_port: (dmem_wait), line:13:55, endln:13:64
      |vpiName:dmem_wait
      |vpiFullName:work@vscale_ctrl.dmem_wait.dmem_wait
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.dmem_wait), line:13:55, endln:13:64
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.dmem_wait)
      |vpiParent:
      \_port: (dmem_wait), line:13:55, endln:13:64
      |vpiFullName:work@vscale_ctrl.dmem_wait
      |vpiActual:
      \_logic_typespec: , line:13:55, endln:13:55
  |vpiPort:
  \_port: (dmem_badmem_e), line:14:55, endln:14:68
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_badmem_e
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.dmem_badmem_e.dmem_badmem_e), line:14:55, endln:14:68
      |vpiParent:
      \_port: (dmem_badmem_e), line:14:55, endln:14:68
      |vpiName:dmem_badmem_e
      |vpiFullName:work@vscale_ctrl.dmem_badmem_e.dmem_badmem_e
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.dmem_badmem_e), line:14:55, endln:14:68
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.dmem_badmem_e)
      |vpiParent:
      \_port: (dmem_badmem_e), line:14:55, endln:14:68
      |vpiFullName:work@vscale_ctrl.dmem_badmem_e
      |vpiActual:
      \_logic_typespec: , line:14:55, endln:14:55
  |vpiPort:
  \_port: (cmp_true), line:15:55, endln:15:63
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:cmp_true
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.cmp_true.cmp_true), line:15:55, endln:15:63
      |vpiParent:
      \_port: (cmp_true), line:15:55, endln:15:63
      |vpiName:cmp_true
      |vpiFullName:work@vscale_ctrl.cmp_true.cmp_true
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.cmp_true), line:15:55, endln:15:63
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.cmp_true)
      |vpiParent:
      \_port: (cmp_true), line:15:55, endln:15:63
      |vpiFullName:work@vscale_ctrl.cmp_true
      |vpiActual:
      \_logic_typespec: , line:15:55, endln:15:55
  |vpiPort:
  \_port: (prv), line:16:46, endln:16:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:prv
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.prv.prv), line:16:46, endln:16:49
      |vpiParent:
      \_port: (prv), line:16:46, endln:16:49
      |vpiName:prv
      |vpiFullName:work@vscale_ctrl.prv.prv
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.prv), line:16:46, endln:16:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.prv)
      |vpiParent:
      \_port: (prv), line:16:46, endln:16:49
      |vpiFullName:work@vscale_ctrl.prv
      |vpiActual:
      \_logic_typespec: , line:16:26, endln:16:33
  |vpiPort:
  \_port: (PC_src_sel), line:17:39, endln:17:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:PC_src_sel
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.PC_src_sel.PC_src_sel), line:17:39, endln:17:49
      |vpiParent:
      \_port: (PC_src_sel), line:17:39, endln:17:49
      |vpiName:PC_src_sel
      |vpiFullName:work@vscale_ctrl.PC_src_sel.PC_src_sel
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.PC_src_sel), line:17:39, endln:17:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.PC_src_sel)
      |vpiParent:
      \_port: (PC_src_sel), line:17:39, endln:17:49
      |vpiFullName:work@vscale_ctrl.PC_src_sel
      |vpiActual:
      \_logic_typespec: , line:17:27, endln:17:38
  |vpiPort:
  \_port: (imm_type), line:18:41, endln:18:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:imm_type
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.imm_type.imm_type), line:18:41, endln:18:49
      |vpiParent:
      \_port: (imm_type), line:18:41, endln:18:49
      |vpiName:imm_type
      |vpiFullName:work@vscale_ctrl.imm_type.imm_type
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.imm_type), line:18:41, endln:18:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.imm_type)
      |vpiParent:
      \_port: (imm_type), line:18:41, endln:18:49
      |vpiFullName:work@vscale_ctrl.imm_type
      |vpiActual:
      \_logic_typespec: , line:18:27, endln:18:38
  |vpiPort:
  \_port: (bypass_rs1), line:19:55, endln:19:65
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:bypass_rs1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.bypass_rs1.bypass_rs1), line:19:55, endln:19:65
      |vpiParent:
      \_port: (bypass_rs1), line:19:55, endln:19:65
      |vpiName:bypass_rs1
      |vpiFullName:work@vscale_ctrl.bypass_rs1.bypass_rs1
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.bypass_rs1), line:19:55, endln:19:65
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.bypass_rs1)
      |vpiParent:
      \_port: (bypass_rs1), line:19:55, endln:19:65
      |vpiFullName:work@vscale_ctrl.bypass_rs1
      |vpiActual:
      \_logic_typespec: , line:19:55, endln:19:55
  |vpiPort:
  \_port: (bypass_rs2), line:20:55, endln:20:65
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:bypass_rs2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.bypass_rs2.bypass_rs2), line:20:55, endln:20:65
      |vpiParent:
      \_port: (bypass_rs2), line:20:55, endln:20:65
      |vpiName:bypass_rs2
      |vpiFullName:work@vscale_ctrl.bypass_rs2.bypass_rs2
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.bypass_rs2), line:20:55, endln:20:65
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.bypass_rs2)
      |vpiParent:
      \_port: (bypass_rs2), line:20:55, endln:20:65
      |vpiFullName:work@vscale_ctrl.bypass_rs2
      |vpiActual:
      \_logic_typespec: , line:20:55, endln:20:55
  |vpiPort:
  \_port: (src_a_sel), line:21:40, endln:21:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:src_a_sel
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.src_a_sel.src_a_sel), line:21:40, endln:21:49
      |vpiParent:
      \_port: (src_a_sel), line:21:40, endln:21:49
      |vpiName:src_a_sel
      |vpiFullName:work@vscale_ctrl.src_a_sel.src_a_sel
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.src_a_sel), line:21:40, endln:21:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.src_a_sel)
      |vpiParent:
      \_port: (src_a_sel), line:21:40, endln:21:49
      |vpiFullName:work@vscale_ctrl.src_a_sel
      |vpiActual:
      \_logic_typespec: , line:21:27, endln:21:38
  |vpiPort:
  \_port: (src_b_sel), line:22:40, endln:22:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:src_b_sel
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.src_b_sel.src_b_sel), line:22:40, endln:22:49
      |vpiParent:
      \_port: (src_b_sel), line:22:40, endln:22:49
      |vpiName:src_b_sel
      |vpiFullName:work@vscale_ctrl.src_b_sel.src_b_sel
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.src_b_sel), line:22:40, endln:22:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.src_b_sel)
      |vpiParent:
      \_port: (src_b_sel), line:22:40, endln:22:49
      |vpiFullName:work@vscale_ctrl.src_b_sel
      |vpiActual:
      \_logic_typespec: , line:22:27, endln:22:38
  |vpiPort:
  \_port: (alu_op), line:23:43, endln:23:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:alu_op
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.alu_op.alu_op), line:23:43, endln:23:49
      |vpiParent:
      \_port: (alu_op), line:23:43, endln:23:49
      |vpiName:alu_op
      |vpiFullName:work@vscale_ctrl.alu_op.alu_op
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.alu_op), line:23:43, endln:23:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.alu_op)
      |vpiParent:
      \_port: (alu_op), line:23:43, endln:23:49
      |vpiFullName:work@vscale_ctrl.alu_op
      |vpiActual:
      \_logic_typespec: , line:23:27, endln:23:38
  |vpiPort:
  \_port: (dmem_en), line:24:55, endln:24:62
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_en
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.dmem_en.dmem_en), line:24:55, endln:24:62
      |vpiParent:
      \_port: (dmem_en), line:24:55, endln:24:62
      |vpiName:dmem_en
      |vpiFullName:work@vscale_ctrl.dmem_en.dmem_en
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.dmem_en), line:24:55, endln:24:62
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.dmem_en)
      |vpiParent:
      \_port: (dmem_en), line:24:55, endln:24:62
      |vpiFullName:work@vscale_ctrl.dmem_en
      |vpiActual:
      \_logic_typespec: , line:24:27, endln:24:31
  |vpiPort:
  \_port: (dmem_wen), line:25:55, endln:25:63
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_wen
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.dmem_wen.dmem_wen), line:25:55, endln:25:63
      |vpiParent:
      \_port: (dmem_wen), line:25:55, endln:25:63
      |vpiName:dmem_wen
      |vpiFullName:work@vscale_ctrl.dmem_wen.dmem_wen
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.dmem_wen), line:25:55, endln:25:63
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.dmem_wen)
      |vpiParent:
      \_port: (dmem_wen), line:25:55, endln:25:63
      |vpiFullName:work@vscale_ctrl.dmem_wen
      |vpiActual:
      \_logic_typespec: , line:25:27, endln:25:31
  |vpiPort:
  \_port: (dmem_size), line:26:55, endln:26:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_size
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.dmem_size.dmem_size), line:26:55, endln:26:64
      |vpiParent:
      \_port: (dmem_size), line:26:55, endln:26:64
      |vpiName:dmem_size
      |vpiFullName:work@vscale_ctrl.dmem_size.dmem_size
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.dmem_size), line:26:55, endln:26:64
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.dmem_size)
      |vpiParent:
      \_port: (dmem_size), line:26:55, endln:26:64
      |vpiFullName:work@vscale_ctrl.dmem_size
      |vpiActual:
      \_logic_typespec: , line:26:27, endln:26:37
  |vpiPort:
  \_port: (dmem_type), line:27:41, endln:27:50
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_type
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.dmem_type.dmem_type), line:27:41, endln:27:50
      |vpiParent:
      \_port: (dmem_type), line:27:41, endln:27:50
      |vpiName:dmem_type
      |vpiFullName:work@vscale_ctrl.dmem_type.dmem_type
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.dmem_type), line:27:41, endln:27:50
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.dmem_type)
      |vpiParent:
      \_port: (dmem_type), line:27:41, endln:27:50
      |vpiFullName:work@vscale_ctrl.dmem_type
      |vpiActual:
      \_logic_typespec: , line:27:27, endln:27:39
  |vpiPort:
  \_port: (md_req_valid), line:28:55, endln:28:67
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_valid
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.md_req_valid.md_req_valid), line:28:55, endln:28:67
      |vpiParent:
      \_port: (md_req_valid), line:28:55, endln:28:67
      |vpiName:md_req_valid
      |vpiFullName:work@vscale_ctrl.md_req_valid.md_req_valid
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.md_req_valid), line:28:55, endln:28:67
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.md_req_valid)
      |vpiParent:
      \_port: (md_req_valid), line:28:55, endln:28:67
      |vpiFullName:work@vscale_ctrl.md_req_valid
      |vpiActual:
      \_logic_typespec: , line:28:55, endln:28:55
  |vpiPort:
  \_port: (md_req_ready), line:29:55, endln:29:67
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_ready
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.md_req_ready.md_req_ready), line:29:55, endln:29:67
      |vpiParent:
      \_port: (md_req_ready), line:29:55, endln:29:67
      |vpiName:md_req_ready
      |vpiFullName:work@vscale_ctrl.md_req_ready.md_req_ready
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.md_req_ready), line:29:55, endln:29:67
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.md_req_ready)
      |vpiParent:
      \_port: (md_req_ready), line:29:55, endln:29:67
      |vpiFullName:work@vscale_ctrl.md_req_ready
      |vpiActual:
      \_logic_typespec: , line:29:55, endln:29:55
  |vpiPort:
  \_port: (md_req_in_1_signed), line:30:55, endln:30:73
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_in_1_signed
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.md_req_in_1_signed.md_req_in_1_signed), line:30:55, endln:30:73
      |vpiParent:
      \_port: (md_req_in_1_signed), line:30:55, endln:30:73
      |vpiName:md_req_in_1_signed
      |vpiFullName:work@vscale_ctrl.md_req_in_1_signed.md_req_in_1_signed
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.md_req_in_1_signed), line:30:55, endln:30:73
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.md_req_in_1_signed)
      |vpiParent:
      \_port: (md_req_in_1_signed), line:30:55, endln:30:73
      |vpiFullName:work@vscale_ctrl.md_req_in_1_signed
      |vpiActual:
      \_logic_typespec: , line:30:27, endln:30:30
  |vpiPort:
  \_port: (md_req_in_2_signed), line:31:55, endln:31:73
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_in_2_signed
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.md_req_in_2_signed.md_req_in_2_signed), line:31:55, endln:31:73
      |vpiParent:
      \_port: (md_req_in_2_signed), line:31:55, endln:31:73
      |vpiName:md_req_in_2_signed
      |vpiFullName:work@vscale_ctrl.md_req_in_2_signed.md_req_in_2_signed
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.md_req_in_2_signed), line:31:55, endln:31:73
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.md_req_in_2_signed)
      |vpiParent:
      \_port: (md_req_in_2_signed), line:31:55, endln:31:73
      |vpiFullName:work@vscale_ctrl.md_req_in_2_signed
      |vpiActual:
      \_logic_typespec: , line:31:27, endln:31:30
  |vpiPort:
  \_port: (md_req_op), line:32:44, endln:32:53
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_op
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.md_req_op.md_req_op), line:32:44, endln:32:53
      |vpiParent:
      \_port: (md_req_op), line:32:44, endln:32:53
      |vpiName:md_req_op
      |vpiFullName:work@vscale_ctrl.md_req_op.md_req_op
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.md_req_op), line:32:44, endln:32:53
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.md_req_op)
      |vpiParent:
      \_port: (md_req_op), line:32:44, endln:32:53
      |vpiFullName:work@vscale_ctrl.md_req_op
      |vpiActual:
      \_logic_typespec: , line:32:27, endln:32:38
  |vpiPort:
  \_port: (md_req_out_sel), line:33:39, endln:33:53
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_out_sel
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.md_req_out_sel.md_req_out_sel), line:33:39, endln:33:53
      |vpiParent:
      \_port: (md_req_out_sel), line:33:39, endln:33:53
      |vpiName:md_req_out_sel
      |vpiFullName:work@vscale_ctrl.md_req_out_sel.md_req_out_sel
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.md_req_out_sel), line:33:39, endln:33:53
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.md_req_out_sel)
      |vpiParent:
      \_port: (md_req_out_sel), line:33:39, endln:33:53
      |vpiFullName:work@vscale_ctrl.md_req_out_sel
      |vpiActual:
      \_logic_typespec: , line:33:27, endln:33:38
  |vpiPort:
  \_port: (md_resp_valid), line:34:55, endln:34:68
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_resp_valid
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.md_resp_valid.md_resp_valid), line:34:55, endln:34:68
      |vpiParent:
      \_port: (md_resp_valid), line:34:55, endln:34:68
      |vpiName:md_resp_valid
      |vpiFullName:work@vscale_ctrl.md_resp_valid.md_resp_valid
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.md_resp_valid), line:34:55, endln:34:68
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.md_resp_valid)
      |vpiParent:
      \_port: (md_resp_valid), line:34:55, endln:34:68
      |vpiFullName:work@vscale_ctrl.md_resp_valid
      |vpiActual:
      \_logic_typespec: , line:34:55, endln:34:55
  |vpiPort:
  \_port: (eret), line:35:55, endln:35:59
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:eret
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.eret.eret), line:35:55, endln:35:59
      |vpiParent:
      \_port: (eret), line:35:55, endln:35:59
      |vpiName:eret
      |vpiFullName:work@vscale_ctrl.eret.eret
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.eret), line:35:55, endln:35:59
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.eret)
      |vpiParent:
      \_port: (eret), line:35:55, endln:35:59
      |vpiFullName:work@vscale_ctrl.eret
      |vpiActual:
      \_logic_typespec: , line:35:27, endln:35:31
  |vpiPort:
  \_port: (csr_cmd), line:36:42, endln:36:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:csr_cmd
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.csr_cmd.csr_cmd), line:36:42, endln:36:49
      |vpiParent:
      \_port: (csr_cmd), line:36:42, endln:36:49
      |vpiName:csr_cmd
      |vpiFullName:work@vscale_ctrl.csr_cmd.csr_cmd
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.csr_cmd), line:36:42, endln:36:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.csr_cmd)
      |vpiParent:
      \_port: (csr_cmd), line:36:42, endln:36:49
      |vpiFullName:work@vscale_ctrl.csr_cmd
      |vpiActual:
      \_logic_typespec: , line:36:27, endln:36:34
  |vpiPort:
  \_port: (csr_imm_sel), line:37:55, endln:37:66
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:csr_imm_sel
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.csr_imm_sel.csr_imm_sel), line:37:55, endln:37:66
      |vpiParent:
      \_port: (csr_imm_sel), line:37:55, endln:37:66
      |vpiName:csr_imm_sel
      |vpiFullName:work@vscale_ctrl.csr_imm_sel.csr_imm_sel
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.csr_imm_sel), line:37:55, endln:37:66
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.csr_imm_sel)
      |vpiParent:
      \_port: (csr_imm_sel), line:37:55, endln:37:66
      |vpiFullName:work@vscale_ctrl.csr_imm_sel
      |vpiActual:
      \_logic_typespec: , line:37:27, endln:37:30
  |vpiPort:
  \_port: (illegal_csr_access), line:38:55, endln:38:73
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:illegal_csr_access
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.illegal_csr_access.illegal_csr_access), line:38:55, endln:38:73
      |vpiParent:
      \_port: (illegal_csr_access), line:38:55, endln:38:73
      |vpiName:illegal_csr_access
      |vpiFullName:work@vscale_ctrl.illegal_csr_access.illegal_csr_access
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.illegal_csr_access), line:38:55, endln:38:73
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.illegal_csr_access)
      |vpiParent:
      \_port: (illegal_csr_access), line:38:55, endln:38:73
      |vpiFullName:work@vscale_ctrl.illegal_csr_access
      |vpiActual:
      \_logic_typespec: , line:38:55, endln:38:55
  |vpiPort:
  \_port: (interrupt_pending), line:39:41, endln:39:58
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:interrupt_pending
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.interrupt_pending.interrupt_pending), line:39:41, endln:39:58
      |vpiParent:
      \_port: (interrupt_pending), line:39:41, endln:39:58
      |vpiName:interrupt_pending
      |vpiFullName:work@vscale_ctrl.interrupt_pending.interrupt_pending
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.interrupt_pending), line:39:41, endln:39:58
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.interrupt_pending)
      |vpiParent:
      \_port: (interrupt_pending), line:39:41, endln:39:58
      |vpiFullName:work@vscale_ctrl.interrupt_pending
      |vpiActual:
      \_logic_typespec: , line:39:41, endln:39:41
  |vpiPort:
  \_port: (interrupt_taken), line:40:41, endln:40:56
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:interrupt_taken
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.interrupt_taken.interrupt_taken), line:40:41, endln:40:56
      |vpiParent:
      \_port: (interrupt_taken), line:40:41, endln:40:56
      |vpiName:interrupt_taken
      |vpiFullName:work@vscale_ctrl.interrupt_taken.interrupt_taken
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.interrupt_taken)
      |vpiParent:
      \_port: (interrupt_taken), line:40:41, endln:40:56
      |vpiFullName:work@vscale_ctrl.interrupt_taken
      |vpiActual:
      \_logic_typespec: , line:40:41, endln:40:41
  |vpiPort:
  \_port: (wr_reg_WB), line:41:55, endln:41:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:wr_reg_WB
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.wr_reg_WB.wr_reg_WB), line:41:55, endln:41:64
      |vpiParent:
      \_port: (wr_reg_WB), line:41:55, endln:41:64
      |vpiName:wr_reg_WB
      |vpiFullName:work@vscale_ctrl.wr_reg_WB.wr_reg_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.wr_reg_WB), line:41:55, endln:41:64
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.wr_reg_WB)
      |vpiParent:
      \_port: (wr_reg_WB), line:41:55, endln:41:64
      |vpiFullName:work@vscale_ctrl.wr_reg_WB
      |vpiActual:
      \_logic_typespec: , line:41:27, endln:41:31
  |vpiPort:
  \_port: (reg_to_wr_WB), line:42:41, endln:42:53
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:reg_to_wr_WB
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.reg_to_wr_WB.reg_to_wr_WB), line:42:41, endln:42:53
      |vpiParent:
      \_port: (reg_to_wr_WB), line:42:41, endln:42:53
      |vpiName:reg_to_wr_WB
      |vpiFullName:work@vscale_ctrl.reg_to_wr_WB.reg_to_wr_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.reg_to_wr_WB), line:42:41, endln:42:53
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.reg_to_wr_WB)
      |vpiParent:
      \_port: (reg_to_wr_WB), line:42:41, endln:42:53
      |vpiFullName:work@vscale_ctrl.reg_to_wr_WB
      |vpiActual:
      \_logic_typespec: , line:42:27, endln:42:38
  |vpiPort:
  \_port: (wb_src_sel_WB), line:43:39, endln:43:52
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:wb_src_sel_WB
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.wb_src_sel_WB.wb_src_sel_WB), line:43:39, endln:43:52
      |vpiParent:
      \_port: (wb_src_sel_WB), line:43:39, endln:43:52
      |vpiName:wb_src_sel_WB
      |vpiFullName:work@vscale_ctrl.wb_src_sel_WB.wb_src_sel_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.wb_src_sel_WB), line:43:39, endln:43:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.wb_src_sel_WB)
      |vpiParent:
      \_port: (wb_src_sel_WB), line:43:39, endln:43:52
      |vpiFullName:work@vscale_ctrl.wb_src_sel_WB
      |vpiActual:
      \_logic_typespec: , line:43:27, endln:43:38
  |vpiPort:
  \_port: (stall_IF), line:44:55, endln:44:63
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:stall_IF
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.stall_IF.stall_IF), line:44:55, endln:44:63
      |vpiParent:
      \_port: (stall_IF), line:44:55, endln:44:63
      |vpiName:stall_IF
      |vpiFullName:work@vscale_ctrl.stall_IF.stall_IF
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.stall_IF), line:44:55, endln:44:63
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.stall_IF)
      |vpiParent:
      \_port: (stall_IF), line:44:55, endln:44:63
      |vpiFullName:work@vscale_ctrl.stall_IF
      |vpiActual:
      \_logic_typespec: , line:44:27, endln:44:31
  |vpiPort:
  \_port: (kill_IF), line:45:55, endln:45:62
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:kill_IF
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.kill_IF.kill_IF), line:45:55, endln:45:62
      |vpiParent:
      \_port: (kill_IF), line:45:55, endln:45:62
      |vpiName:kill_IF
      |vpiFullName:work@vscale_ctrl.kill_IF.kill_IF
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.kill_IF), line:45:55, endln:45:62
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.kill_IF)
      |vpiParent:
      \_port: (kill_IF), line:45:55, endln:45:62
      |vpiFullName:work@vscale_ctrl.kill_IF
      |vpiActual:
      \_logic_typespec: , line:45:27, endln:45:31
  |vpiPort:
  \_port: (stall_DX), line:46:55, endln:46:63
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:stall_DX
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.stall_DX.stall_DX), line:46:55, endln:46:63
      |vpiParent:
      \_port: (stall_DX), line:46:55, endln:46:63
      |vpiName:stall_DX
      |vpiFullName:work@vscale_ctrl.stall_DX.stall_DX
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.stall_DX), line:46:55, endln:46:63
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.stall_DX)
      |vpiParent:
      \_port: (stall_DX), line:46:55, endln:46:63
      |vpiFullName:work@vscale_ctrl.stall_DX
      |vpiActual:
      \_logic_typespec: , line:46:27, endln:46:31
  |vpiPort:
  \_port: (kill_DX), line:47:55, endln:47:62
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:kill_DX
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.kill_DX.kill_DX), line:47:55, endln:47:62
      |vpiParent:
      \_port: (kill_DX), line:47:55, endln:47:62
      |vpiName:kill_DX
      |vpiFullName:work@vscale_ctrl.kill_DX.kill_DX
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.kill_DX)
      |vpiParent:
      \_port: (kill_DX), line:47:55, endln:47:62
      |vpiFullName:work@vscale_ctrl.kill_DX
      |vpiActual:
      \_logic_typespec: , line:47:27, endln:47:31
  |vpiPort:
  \_port: (stall_WB), line:48:55, endln:48:63
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:stall_WB
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.stall_WB.stall_WB), line:48:55, endln:48:63
      |vpiParent:
      \_port: (stall_WB), line:48:55, endln:48:63
      |vpiName:stall_WB
      |vpiFullName:work@vscale_ctrl.stall_WB.stall_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.stall_WB), line:48:55, endln:48:63
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.stall_WB)
      |vpiParent:
      \_port: (stall_WB), line:48:55, endln:48:63
      |vpiFullName:work@vscale_ctrl.stall_WB
      |vpiActual:
      \_logic_typespec: , line:48:27, endln:48:31
  |vpiPort:
  \_port: (kill_WB), line:49:55, endln:49:62
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:kill_WB
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.kill_WB.kill_WB), line:49:55, endln:49:62
      |vpiParent:
      \_port: (kill_WB), line:49:55, endln:49:62
      |vpiName:kill_WB
      |vpiFullName:work@vscale_ctrl.kill_WB.kill_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.kill_WB), line:49:55, endln:49:62
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.kill_WB)
      |vpiParent:
      \_port: (kill_WB), line:49:55, endln:49:62
      |vpiFullName:work@vscale_ctrl.kill_WB
      |vpiActual:
      \_logic_typespec: , line:49:27, endln:49:31
  |vpiPort:
  \_port: (exception_WB), line:50:55, endln:50:67
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:exception_WB
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.exception_WB.exception_WB), line:50:55, endln:50:67
      |vpiParent:
      \_port: (exception_WB), line:50:55, endln:50:67
      |vpiName:exception_WB
      |vpiFullName:work@vscale_ctrl.exception_WB.exception_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.exception_WB), line:50:55, endln:50:67
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.exception_WB)
      |vpiParent:
      \_port: (exception_WB), line:50:55, endln:50:67
      |vpiFullName:work@vscale_ctrl.exception_WB
      |vpiActual:
      \_logic_typespec: , line:50:27, endln:50:31
  |vpiPort:
  \_port: (exception_code_WB), line:51:44, endln:51:61
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:exception_code_WB
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.exception_code_WB.exception_code_WB), line:51:44, endln:51:61
      |vpiParent:
      \_port: (exception_code_WB), line:51:44, endln:51:61
      |vpiName:exception_code_WB
      |vpiFullName:work@vscale_ctrl.exception_code_WB.exception_code_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.exception_code_WB), line:51:44, endln:51:61
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.exception_code_WB)
      |vpiParent:
      \_port: (exception_code_WB), line:51:44, endln:51:61
      |vpiFullName:work@vscale_ctrl.exception_code_WB
      |vpiActual:
      \_logic_typespec: , line:51:27, endln:51:39
  |vpiPort:
  \_port: (retire_WB), line:52:55, endln:52:64
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:retire_WB
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_ctrl.retire_WB.retire_WB), line:52:55, endln:52:64
      |vpiParent:
      \_port: (retire_WB), line:52:55, endln:52:64
      |vpiName:retire_WB
      |vpiFullName:work@vscale_ctrl.retire_WB.retire_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.retire_WB), line:52:55, endln:52:64
    |vpiTypedef:
    \_ref_typespec: (work@vscale_ctrl.retire_WB)
      |vpiParent:
      \_port: (retire_WB), line:52:55, endln:52:64
      |vpiFullName:work@vscale_ctrl.retire_WB
      |vpiActual:
      \_logic_typespec: , line:52:27, endln:52:31
  |vpiProcess:
  \_always: , line:132:4, endln:138:7
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_event_control: , line:132:11, endln:132:25
      |vpiParent:
      \_always: , line:132:4, endln:138:7
      |vpiCondition:
      \_operation: , line:132:13, endln:132:24
        |vpiParent:
        \_event_control: , line:132:11, endln:132:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.clk), line:132:21, endln:132:24
          |vpiParent:
          \_operation: , line:132:13, endln:132:24
          |vpiName:clk
          |vpiFullName:work@vscale_ctrl.clk
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.clk), line:8:55, endln:8:58
      |vpiStmt:
      \_begin: (work@vscale_ctrl), line:132:26, endln:138:7
        |vpiParent:
        \_event_control: , line:132:11, endln:132:25
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_if_else: , line:133:7, endln:137:10
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:132:26, endln:138:7
          |vpiCondition:
          \_ref_obj: (work@vscale_ctrl.reset), line:133:11, endln:133:16
            |vpiParent:
            \_begin: (work@vscale_ctrl), line:132:26, endln:138:7
            |vpiName:reset
            |vpiFullName:work@vscale_ctrl.reset
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.reset), line:9:55, endln:9:60
          |vpiStmt:
          \_begin: (work@vscale_ctrl), line:133:18, endln:135:10
            |vpiParent:
            \_if_else: , line:133:7, endln:137:10
            |vpiFullName:work@vscale_ctrl
            |vpiStmt:
            \_assignment: , line:134:10, endln:134:27
              |vpiParent:
              \_begin: (work@vscale_ctrl), line:133:18, endln:135:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:134:23, endln:134:27
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.replay_IF), line:134:10, endln:134:19
                |vpiParent:
                \_assignment: , line:134:10, endln:134:27
                |vpiName:replay_IF
                |vpiFullName:work@vscale_ctrl.replay_IF
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.replay_IF), line:56:55, endln:56:64
          |vpiElseStmt:
          \_begin: (work@vscale_ctrl), line:135:16, endln:137:10
            |vpiParent:
            \_if_else: , line:133:7, endln:137:10
            |vpiFullName:work@vscale_ctrl
            |vpiStmt:
            \_assignment: , line:136:10, endln:136:74
              |vpiParent:
              \_begin: (work@vscale_ctrl), line:135:16, endln:137:10
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:136:23, endln:136:74
                |vpiParent:
                \_assignment: , line:136:10, endln:136:74
                |vpiOpType:27
                |vpiOperand:
                \_operation: , line:136:24, endln:136:45
                  |vpiParent:
                  \_operation: , line:136:23, endln:136:74
                  |vpiOpType:26
                  |vpiOperand:
                  \_ref_obj: (work@vscale_ctrl.redirect), line:136:24, endln:136:32
                    |vpiParent:
                    \_operation: , line:136:24, endln:136:45
                    |vpiName:redirect
                    |vpiFullName:work@vscale_ctrl.redirect
                    |vpiActual:
                    \_logic_net: (work@vscale_ctrl.redirect), line:89:55, endln:89:63
                  |vpiOperand:
                  \_ref_obj: (work@vscale_ctrl.imem_wait), line:136:36, endln:136:45
                    |vpiParent:
                    \_operation: , line:136:24, endln:136:45
                    |vpiName:imem_wait
                    |vpiFullName:work@vscale_ctrl.imem_wait
                    |vpiActual:
                    \_logic_net: (work@vscale_ctrl.imem_wait), line:11:55, endln:11:64
                |vpiOperand:
                \_operation: , line:136:51, endln:136:73
                  |vpiParent:
                  \_operation: , line:136:23, endln:136:74
                  |vpiOpType:26
                  |vpiOperand:
                  \_ref_obj: (work@vscale_ctrl.fence_i), line:136:51, endln:136:58
                    |vpiParent:
                    \_operation: , line:136:51, endln:136:73
                    |vpiName:fence_i
                    |vpiFullName:work@vscale_ctrl.fence_i
                    |vpiActual:
                    \_logic_net: (work@vscale_ctrl.fence_i), line:77:55, endln:77:62
                  |vpiOperand:
                  \_ref_obj: (work@vscale_ctrl.store_in_WB), line:136:62, endln:136:73
                    |vpiParent:
                    \_operation: , line:136:51, endln:136:73
                    |vpiName:store_in_WB
                    |vpiFullName:work@vscale_ctrl.store_in_WB
                    |vpiActual:
                    \_logic_net: (work@vscale_ctrl.store_in_WB), line:107:55, endln:107:66
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.replay_IF), line:136:10, endln:136:19
                |vpiParent:
                \_assignment: , line:136:10, endln:136:74
                |vpiName:replay_IF
                |vpiFullName:work@vscale_ctrl.replay_IF
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.replay_IF), line:56:55, endln:56:64
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:148:4, endln:156:7
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_event_control: , line:148:11, endln:148:25
      |vpiParent:
      \_always: , line:148:4, endln:156:7
      |vpiCondition:
      \_operation: , line:148:13, endln:148:24
        |vpiParent:
        \_event_control: , line:148:11, endln:148:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.clk), line:148:21, endln:148:24
          |vpiParent:
          \_operation: , line:148:13, endln:148:24
          |vpiName:clk
          |vpiFullName:work@vscale_ctrl.clk
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.clk), line:8:55, endln:8:58
      |vpiStmt:
      \_begin: (work@vscale_ctrl), line:148:26, endln:156:7
        |vpiParent:
        \_event_control: , line:148:11, endln:148:25
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_if_else: , line:149:7, endln:155:10
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:148:26, endln:156:7
          |vpiCondition:
          \_ref_obj: (work@vscale_ctrl.reset), line:149:11, endln:149:16
            |vpiParent:
            \_begin: (work@vscale_ctrl), line:148:26, endln:156:7
            |vpiName:reset
            |vpiFullName:work@vscale_ctrl.reset
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.reset), line:9:55, endln:9:60
          |vpiStmt:
          \_begin: (work@vscale_ctrl), line:149:18, endln:152:10
            |vpiParent:
            \_if_else: , line:149:7, endln:155:10
            |vpiFullName:work@vscale_ctrl
            |vpiStmt:
            \_assignment: , line:150:10, endln:150:24
              |vpiParent:
              \_begin: (work@vscale_ctrl), line:149:18, endln:152:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:150:23, endln:150:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.had_ex_DX), line:150:10, endln:150:19
                |vpiParent:
                \_assignment: , line:150:10, endln:150:24
                |vpiName:had_ex_DX
                |vpiFullName:work@vscale_ctrl.had_ex_DX
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.had_ex_DX), line:62:55, endln:62:64
            |vpiStmt:
            \_assignment: , line:151:10, endln:151:29
              |vpiParent:
              \_begin: (work@vscale_ctrl), line:149:18, endln:152:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:151:28, endln:151:29
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.prev_killed_DX), line:151:10, endln:151:24
                |vpiParent:
                \_assignment: , line:151:10, endln:151:29
                |vpiName:prev_killed_DX
                |vpiFullName:work@vscale_ctrl.prev_killed_DX
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.prev_killed_DX), line:63:55, endln:63:69
          |vpiElseStmt:
          \_if_stmt: , line:152:16, endln:155:10
            |vpiParent:
            \_if_else: , line:149:7, endln:155:10
            |vpiCondition:
            \_operation: , line:152:20, endln:152:29
              |vpiParent:
              \_if_else: , line:149:7, endln:155:10
              |vpiOpType:3
              |vpiOperand:
              \_ref_obj: (work@vscale_ctrl.stall_DX), line:152:21, endln:152:29
                |vpiParent:
                \_operation: , line:152:20, endln:152:29
                |vpiName:stall_DX
                |vpiFullName:work@vscale_ctrl.stall_DX
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.stall_DX), line:46:55, endln:46:63
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:152:31, endln:155:10
              |vpiParent:
              \_if_stmt: , line:152:16, endln:155:10
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:153:10, endln:153:28
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:152:31, endln:155:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_ctrl.ex_IF), line:153:23, endln:153:28
                  |vpiParent:
                  \_assignment: , line:153:10, endln:153:28
                  |vpiName:ex_IF
                  |vpiFullName:work@vscale_ctrl.ex_IF
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.ex_IF), line:59:55, endln:59:60
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.had_ex_DX), line:153:10, endln:153:19
                  |vpiParent:
                  \_assignment: , line:153:10, endln:153:28
                  |vpiName:had_ex_DX
                  |vpiFullName:work@vscale_ctrl.had_ex_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.had_ex_DX), line:62:55, endln:62:64
              |vpiStmt:
              \_assignment: , line:154:10, endln:154:35
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:152:31, endln:155:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_ctrl.kill_IF), line:154:28, endln:154:35
                  |vpiParent:
                  \_assignment: , line:154:10, endln:154:35
                  |vpiName:kill_IF
                  |vpiFullName:work@vscale_ctrl.kill_IF
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.kill_IF), line:45:55, endln:45:62
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.prev_killed_DX), line:154:10, endln:154:24
                  |vpiParent:
                  \_assignment: , line:154:10, endln:154:35
                  |vpiName:prev_killed_DX
                  |vpiFullName:work@vscale_ctrl.prev_killed_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.prev_killed_DX), line:63:55, endln:63:69
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:172:4, endln:185:7
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_event_control: , line:172:11, endln:172:15
      |vpiParent:
      \_always: , line:172:4, endln:185:7
      |vpiStmt:
      \_begin: (work@vscale_ctrl), line:172:16, endln:185:7
        |vpiParent:
        \_event_control: , line:172:11, endln:172:15
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_assignment: , line:173:7, endln:173:21
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:172:16, endln:185:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:173:20, endln:173:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.ex_code_DX), line:173:7, endln:173:17
            |vpiParent:
            \_assignment: , line:173:7, endln:173:21
            |vpiName:ex_code_DX
            |vpiFullName:work@vscale_ctrl.ex_code_DX
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.ex_code_DX), line:95:44, endln:95:54
        |vpiStmt:
        \_if_else: , line:174:7, endln:184:10
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:172:16, endln:185:7
          |vpiCondition:
          \_ref_obj: (work@vscale_ctrl.had_ex_DX), line:174:11, endln:174:20
            |vpiParent:
            \_begin: (work@vscale_ctrl), line:172:16, endln:185:7
            |vpiName:had_ex_DX
            |vpiFullName:work@vscale_ctrl.had_ex_DX
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.had_ex_DX), line:62:55, endln:62:64
          |vpiStmt:
          \_begin: (work@vscale_ctrl), line:174:22, endln:176:10
            |vpiParent:
            \_if_else: , line:174:7, endln:184:10
            |vpiFullName:work@vscale_ctrl
            |vpiStmt:
            \_assignment: , line:175:10, endln:175:24
              |vpiParent:
              \_begin: (work@vscale_ctrl), line:174:22, endln:176:10
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:175:23, endln:175:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.ex_code_DX), line:175:10, endln:175:20
                |vpiParent:
                \_assignment: , line:175:10, endln:175:24
                |vpiName:ex_code_DX
                |vpiFullName:work@vscale_ctrl.ex_code_DX
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.ex_code_DX), line:95:44, endln:95:54
          |vpiElseStmt:
          \_if_else: , line:176:16, endln:184:10
            |vpiParent:
            \_if_else: , line:174:7, endln:184:10
            |vpiCondition:
            \_ref_obj: (work@vscale_ctrl.illegal_instruction), line:176:20, endln:176:39
              |vpiParent:
              \_if_else: , line:174:7, endln:184:10
              |vpiName:illegal_instruction
              |vpiFullName:work@vscale_ctrl.illegal_instruction
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:176:41, endln:178:10
              |vpiParent:
              \_if_else: , line:176:16, endln:184:10
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:177:10, endln:177:24
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:176:41, endln:178:10
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:177:23, endln:177:24
                  |vpiDecompile:2
                  |vpiSize:64
                  |UINT:2
                  |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.ex_code_DX), line:177:10, endln:177:20
                  |vpiParent:
                  \_assignment: , line:177:10, endln:177:24
                  |vpiName:ex_code_DX
                  |vpiFullName:work@vscale_ctrl.ex_code_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.ex_code_DX), line:95:44, endln:95:54
            |vpiElseStmt:
            \_if_else: , line:178:16, endln:184:10
              |vpiParent:
              \_if_else: , line:176:16, endln:184:10
              |vpiCondition:
              \_ref_obj: (work@vscale_ctrl.illegal_csr_access), line:178:20, endln:178:38
                |vpiParent:
                \_if_else: , line:176:16, endln:184:10
                |vpiName:illegal_csr_access
                |vpiFullName:work@vscale_ctrl.illegal_csr_access
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.illegal_csr_access), line:38:55, endln:38:73
              |vpiStmt:
              \_begin: (work@vscale_ctrl), line:178:40, endln:180:10
                |vpiParent:
                \_if_else: , line:178:16, endln:184:10
                |vpiFullName:work@vscale_ctrl
                |vpiStmt:
                \_assignment: , line:179:10, endln:179:24
                  |vpiParent:
                  \_begin: (work@vscale_ctrl), line:178:40, endln:180:10
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_constant: , line:179:23, endln:179:24
                    |vpiDecompile:2
                    |vpiSize:64
                    |UINT:2
                    |vpiConstType:9
                  |vpiLhs:
                  \_ref_obj: (work@vscale_ctrl.ex_code_DX), line:179:10, endln:179:20
                    |vpiParent:
                    \_assignment: , line:179:10, endln:179:24
                    |vpiName:ex_code_DX
                    |vpiFullName:work@vscale_ctrl.ex_code_DX
                    |vpiActual:
                    \_logic_net: (work@vscale_ctrl.ex_code_DX), line:95:44, endln:95:54
              |vpiElseStmt:
              \_if_else: , line:180:16, endln:184:10
                |vpiParent:
                \_if_else: , line:178:16, endln:184:10
                |vpiCondition:
                \_ref_obj: (work@vscale_ctrl.ebreak), line:180:20, endln:180:26
                  |vpiParent:
                  \_if_else: , line:178:16, endln:184:10
                  |vpiName:ebreak
                  |vpiFullName:work@vscale_ctrl.ebreak
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.ebreak), line:74:55, endln:74:61
                |vpiStmt:
                \_begin: (work@vscale_ctrl), line:180:28, endln:182:10
                  |vpiParent:
                  \_if_else: , line:180:16, endln:184:10
                  |vpiFullName:work@vscale_ctrl
                  |vpiStmt:
                  \_assignment: , line:181:10, endln:181:24
                    |vpiParent:
                    \_begin: (work@vscale_ctrl), line:180:28, endln:182:10
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_constant: , line:181:23, endln:181:24
                      |vpiDecompile:3
                      |vpiSize:64
                      |UINT:3
                      |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.ex_code_DX), line:181:10, endln:181:20
                      |vpiParent:
                      \_assignment: , line:181:10, endln:181:24
                      |vpiName:ex_code_DX
                      |vpiFullName:work@vscale_ctrl.ex_code_DX
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.ex_code_DX), line:95:44, endln:95:54
                |vpiElseStmt:
                \_if_stmt: , line:182:16, endln:184:10
                  |vpiParent:
                  \_if_else: , line:180:16, endln:184:10
                  |vpiCondition:
                  \_ref_obj: (work@vscale_ctrl.ecall), line:182:20, endln:182:25
                    |vpiParent:
                    \_if_else: , line:180:16, endln:184:10
                    |vpiName:ecall
                    |vpiFullName:work@vscale_ctrl.ecall
                    |vpiActual:
                    \_logic_net: (work@vscale_ctrl.ecall), line:75:55, endln:75:60
                  |vpiStmt:
                  \_begin: (work@vscale_ctrl), line:182:27, endln:184:10
                    |vpiParent:
                    \_if_stmt: , line:182:16, endln:184:10
                    |vpiFullName:work@vscale_ctrl
                    |vpiStmt:
                    \_assignment: , line:183:10, endln:183:30
                      |vpiParent:
                      \_begin: (work@vscale_ctrl), line:182:27, endln:184:10
                      |vpiOpType:82
                      |vpiBlocking:1
                      |vpiRhs:
                      \_operation: , line:183:23, endln:183:30
                        |vpiParent:
                        \_assignment: , line:183:10, endln:183:30
                        |vpiOpType:24
                        |vpiOperand:
                        \_constant: , line:183:23, endln:183:24
                          |vpiParent:
                          \_operation: , line:183:23, endln:183:30
                          |vpiDecompile:8
                          |vpiSize:64
                          |UINT:8
                          |vpiConstType:9
                        |vpiOperand:
                        \_ref_obj: (work@vscale_ctrl.prv), line:183:27, endln:183:30
                          |vpiParent:
                          \_operation: , line:183:23, endln:183:30
                          |vpiName:prv
                          |vpiFullName:work@vscale_ctrl.prv
                          |vpiActual:
                          \_logic_net: (work@vscale_ctrl.prv), line:16:46, endln:16:49
                      |vpiLhs:
                      \_ref_obj: (work@vscale_ctrl.ex_code_DX), line:183:10, endln:183:20
                        |vpiParent:
                        \_assignment: , line:183:10, endln:183:30
                        |vpiName:ex_code_DX
                        |vpiFullName:work@vscale_ctrl.ex_code_DX
                        |vpiActual:
                        \_logic_net: (work@vscale_ctrl.ex_code_DX), line:95:44, endln:95:54
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:202:4, endln:341:7
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_event_control: , line:202:11, endln:202:15
      |vpiParent:
      \_always: , line:202:4, endln:341:7
      |vpiStmt:
      \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
        |vpiParent:
        \_event_control: , line:202:11, endln:202:15
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_assignment: , line:203:7, endln:203:33
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:203:29, endln:203:33
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.illegal_instruction), line:203:7, endln:203:26
            |vpiParent:
            \_assignment: , line:203:7, endln:203:33
            |vpiName:illegal_instruction
            |vpiFullName:work@vscale_ctrl.illegal_instruction
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
        |vpiStmt:
        \_assignment: , line:204:7, endln:204:27
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:204:26, endln:204:27
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.csr_cmd_unkilled), line:204:7, endln:204:23
            |vpiParent:
            \_assignment: , line:204:7, endln:204:27
            |vpiName:csr_cmd_unkilled
            |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:42, endln:101:58
        |vpiStmt:
        \_assignment: , line:205:7, endln:205:30
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_bit_select: (work@vscale_ctrl.funct3), line:205:28, endln:205:29
            |vpiParent:
            \_assignment: , line:205:7, endln:205:30
            |vpiName:funct3
            |vpiFullName:work@vscale_ctrl.funct3
            |vpiIndex:
            \_constant: , line:205:28, endln:205:29
              |vpiParent:
              \_bit_select: (work@vscale_ctrl.funct3), line:205:28, endln:205:29
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.csr_imm_sel), line:205:7, endln:205:18
            |vpiParent:
            \_assignment: , line:205:7, endln:205:30
            |vpiName:csr_imm_sel
            |vpiFullName:work@vscale_ctrl.csr_imm_sel
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.csr_imm_sel), line:37:55, endln:37:66
        |vpiStmt:
        \_assignment: , line:206:7, endln:206:19
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:206:15, endln:206:19
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.ecall), line:206:7, endln:206:12
            |vpiParent:
            \_assignment: , line:206:7, endln:206:19
            |vpiName:ecall
            |vpiFullName:work@vscale_ctrl.ecall
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.ecall), line:75:55, endln:75:60
        |vpiStmt:
        \_assignment: , line:207:7, endln:207:20
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:207:16, endln:207:20
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.ebreak), line:207:7, endln:207:13
            |vpiParent:
            \_assignment: , line:207:7, endln:207:20
            |vpiName:ebreak
            |vpiFullName:work@vscale_ctrl.ebreak
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.ebreak), line:74:55, endln:74:61
        |vpiStmt:
        \_assignment: , line:208:7, endln:208:27
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:208:23, endln:208:27
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.eret_unkilled), line:208:7, endln:208:20
            |vpiParent:
            \_assignment: , line:208:7, endln:208:27
            |vpiName:eret_unkilled
            |vpiFullName:work@vscale_ctrl.eret_unkilled
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.eret_unkilled), line:76:55, endln:76:68
        |vpiStmt:
        \_assignment: , line:209:7, endln:209:21
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:209:17, endln:209:21
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.fence_i), line:209:7, endln:209:14
            |vpiParent:
            \_assignment: , line:209:7, endln:209:21
            |vpiName:fence_i
            |vpiFullName:work@vscale_ctrl.fence_i
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.fence_i), line:77:55, endln:77:62
        |vpiStmt:
        \_assignment: , line:210:7, endln:210:35
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:210:31, endln:210:35
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.branch_taken_unkilled), line:210:7, endln:210:28
            |vpiParent:
            \_assignment: , line:210:7, endln:210:35
            |vpiName:branch_taken_unkilled
            |vpiFullName:work@vscale_ctrl.branch_taken_unkilled
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.branch_taken_unkilled), line:81:55, endln:81:76
        |vpiStmt:
        \_assignment: , line:211:7, endln:211:26
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:211:22, endln:211:26
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.jal_unkilled), line:211:7, endln:211:19
            |vpiParent:
            \_assignment: , line:211:7, endln:211:26
            |vpiName:jal_unkilled
            |vpiFullName:work@vscale_ctrl.jal_unkilled
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.jal_unkilled), line:85:55, endln:85:67
        |vpiStmt:
        \_assignment: , line:212:7, endln:212:27
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:212:23, endln:212:27
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.jalr_unkilled), line:212:7, endln:212:20
            |vpiParent:
            \_assignment: , line:212:7, endln:212:27
            |vpiName:jalr_unkilled
            |vpiFullName:work@vscale_ctrl.jalr_unkilled
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.jalr_unkilled), line:87:55, endln:87:68
        |vpiStmt:
        \_assignment: , line:213:7, endln:213:22
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:213:18, endln:213:22
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.uses_rs1), line:213:7, endln:213:15
            |vpiParent:
            \_assignment: , line:213:7, endln:213:22
            |vpiName:uses_rs1
            |vpiFullName:work@vscale_ctrl.uses_rs1
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.uses_rs1), line:124:55, endln:124:63
        |vpiStmt:
        \_assignment: , line:214:7, endln:214:22
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:214:18, endln:214:22
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.uses_rs2), line:214:7, endln:214:15
            |vpiParent:
            \_assignment: , line:214:7, endln:214:22
            |vpiName:uses_rs2
            |vpiFullName:work@vscale_ctrl.uses_rs2
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.uses_rs2), line:125:55, endln:125:63
        |vpiStmt:
        \_assignment: , line:215:7, endln:215:22
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:215:18, endln:215:22
            |vpiDecompile:2'd0
            |vpiSize:2
            |DEC:0
            |vpiConstType:1
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.imm_type), line:215:7, endln:215:15
            |vpiParent:
            \_assignment: , line:215:7, endln:215:22
            |vpiName:imm_type
            |vpiFullName:work@vscale_ctrl.imm_type
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.imm_type), line:18:41, endln:18:49
        |vpiStmt:
        \_assignment: , line:216:7, endln:216:23
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:216:19, endln:216:23
            |vpiDecompile:2'd0
            |vpiSize:2
            |DEC:0
            |vpiConstType:1
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.src_a_sel), line:216:7, endln:216:16
            |vpiParent:
            \_assignment: , line:216:7, endln:216:23
            |vpiName:src_a_sel
            |vpiFullName:work@vscale_ctrl.src_a_sel
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.src_a_sel), line:21:40, endln:21:49
        |vpiStmt:
        \_assignment: , line:217:7, endln:217:23
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:217:19, endln:217:23
            |vpiDecompile:2'd1
            |vpiSize:2
            |DEC:1
            |vpiConstType:1
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.src_b_sel), line:217:7, endln:217:16
            |vpiParent:
            \_assignment: , line:217:7, endln:217:23
            |vpiName:src_b_sel
            |vpiFullName:work@vscale_ctrl.src_b_sel
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.src_b_sel), line:22:40, endln:22:49
        |vpiStmt:
        \_assignment: , line:218:7, endln:218:20
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:218:16, endln:218:20
            |vpiDecompile:4'd0
            |vpiSize:4
            |DEC:0
            |vpiConstType:1
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.alu_op), line:218:7, endln:218:13
            |vpiParent:
            \_assignment: , line:218:7, endln:218:20
            |vpiName:alu_op
            |vpiFullName:work@vscale_ctrl.alu_op
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.alu_op), line:23:43, endln:23:49
        |vpiStmt:
        \_assignment: , line:219:7, endln:219:30
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:219:26, endln:219:30
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.dmem_en_unkilled), line:219:7, endln:219:23
            |vpiParent:
            \_assignment: , line:219:7, endln:219:30
            |vpiName:dmem_en_unkilled
            |vpiFullName:work@vscale_ctrl.dmem_en_unkilled
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.dmem_en_unkilled), line:83:55, endln:83:71
        |vpiStmt:
        \_assignment: , line:220:7, endln:220:31
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:220:27, endln:220:31
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.dmem_wen_unkilled), line:220:7, endln:220:24
            |vpiParent:
            \_assignment: , line:220:7, endln:220:31
            |vpiName:dmem_wen_unkilled
            |vpiFullName:work@vscale_ctrl.dmem_wen_unkilled
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.dmem_wen_unkilled), line:84:55, endln:84:72
        |vpiStmt:
        \_assignment: , line:221:7, endln:221:32
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:221:28, endln:221:32
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:221:7, endln:221:25
            |vpiParent:
            \_assignment: , line:221:7, endln:221:32
            |vpiName:wr_reg_unkilled_DX
            |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
        |vpiStmt:
        \_assignment: , line:222:7, endln:222:27
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:222:23, endln:222:27
            |vpiDecompile:2'd0
            |vpiSize:2
            |DEC:0
            |vpiConstType:1
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.wb_src_sel_DX), line:222:7, endln:222:20
            |vpiParent:
            \_assignment: , line:222:7, endln:222:27
            |vpiName:wb_src_sel_DX
            |vpiFullName:work@vscale_ctrl.wb_src_sel_DX
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.wb_src_sel_DX), line:92:39, endln:92:52
        |vpiStmt:
        \_assignment: , line:223:7, endln:223:30
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:223:26, endln:223:30
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.uses_md_unkilled), line:223:7, endln:223:23
            |vpiParent:
            \_assignment: , line:223:7, endln:223:30
            |vpiName:uses_md_unkilled
            |vpiFullName:work@vscale_ctrl.uses_md_unkilled
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.uses_md_unkilled), line:97:55, endln:97:71
        |vpiStmt:
        \_assignment: , line:224:7, endln:224:29
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:224:25, endln:224:29
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.wfi_unkilled_DX), line:224:7, endln:224:22
            |vpiParent:
            \_assignment: , line:224:7, endln:224:29
            |vpiName:wfi_unkilled_DX
            |vpiFullName:work@vscale_ctrl.wfi_unkilled_DX
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.wfi_unkilled_DX), line:99:20, endln:99:35
        |vpiStmt:
        \_case_stmt: , line:225:7, endln:340:14
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_ctrl.opcode), line:225:13, endln:225:19
            |vpiParent:
            \_begin: (work@vscale_ctrl), line:202:16, endln:341:7
            |vpiName:opcode
            |vpiFullName:work@vscale_ctrl.opcode
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.opcode), line:66:55, endln:66:61
          |vpiCaseItem:
          \_case_item: , line:226:9, endln:230:12
            |vpiParent:
            \_case_stmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_constant: , line:226:9, endln:226:19
              |vpiParent:
              \_case_item: , line:226:9, endln:230:12
              |vpiDecompile:7'b0000011
              |vpiSize:7
              |BIN:0000011
              |vpiConstType:3
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:226:22, endln:230:12
              |vpiParent:
              \_case_item: , line:226:9, endln:230:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:227:12, endln:227:35
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:226:22, endln:230:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:227:31, endln:227:35
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.dmem_en_unkilled), line:227:12, endln:227:28
                  |vpiParent:
                  \_assignment: , line:227:12, endln:227:35
                  |vpiName:dmem_en_unkilled
                  |vpiFullName:work@vscale_ctrl.dmem_en_unkilled
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.dmem_en_unkilled), line:83:55, endln:83:71
              |vpiStmt:
              \_assignment: , line:228:12, endln:228:37
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:226:22, endln:230:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:228:33, endln:228:37
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:228:12, endln:228:30
                  |vpiParent:
                  \_assignment: , line:228:12, endln:228:37
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
              |vpiStmt:
              \_assignment: , line:229:12, endln:229:32
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:226:22, endln:230:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:229:28, endln:229:32
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.wb_src_sel_DX), line:229:12, endln:229:25
                  |vpiParent:
                  \_assignment: , line:229:12, endln:229:32
                  |vpiName:wb_src_sel_DX
                  |vpiFullName:work@vscale_ctrl.wb_src_sel_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wb_src_sel_DX), line:92:39, endln:92:52
          |vpiCaseItem:
          \_case_item: , line:231:9, endln:236:12
            |vpiParent:
            \_case_stmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_constant: , line:231:9, endln:231:19
              |vpiParent:
              \_case_item: , line:231:9, endln:236:12
              |vpiDecompile:7'b0100011
              |vpiSize:7
              |BIN:0100011
              |vpiConstType:3
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:231:22, endln:236:12
              |vpiParent:
              \_case_item: , line:231:9, endln:236:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:232:12, endln:232:27
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:231:22, endln:236:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:232:23, endln:232:27
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.uses_rs2), line:232:12, endln:232:20
                  |vpiParent:
                  \_assignment: , line:232:12, endln:232:27
                  |vpiName:uses_rs2
                  |vpiFullName:work@vscale_ctrl.uses_rs2
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.uses_rs2), line:125:55, endln:125:63
              |vpiStmt:
              \_assignment: , line:233:12, endln:233:27
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:231:22, endln:236:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:233:23, endln:233:27
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.imm_type), line:233:12, endln:233:20
                  |vpiParent:
                  \_assignment: , line:233:12, endln:233:27
                  |vpiName:imm_type
                  |vpiFullName:work@vscale_ctrl.imm_type
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.imm_type), line:18:41, endln:18:49
              |vpiStmt:
              \_assignment: , line:234:12, endln:234:35
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:231:22, endln:236:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:234:31, endln:234:35
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.dmem_en_unkilled), line:234:12, endln:234:28
                  |vpiParent:
                  \_assignment: , line:234:12, endln:234:35
                  |vpiName:dmem_en_unkilled
                  |vpiFullName:work@vscale_ctrl.dmem_en_unkilled
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.dmem_en_unkilled), line:83:55, endln:83:71
              |vpiStmt:
              \_assignment: , line:235:12, endln:235:36
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:231:22, endln:236:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:235:32, endln:235:36
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.dmem_wen_unkilled), line:235:12, endln:235:29
                  |vpiParent:
                  \_assignment: , line:235:12, endln:235:36
                  |vpiName:dmem_wen_unkilled
                  |vpiFullName:work@vscale_ctrl.dmem_wen_unkilled
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.dmem_wen_unkilled), line:84:55, endln:84:72
          |vpiCaseItem:
          \_case_item: , line:237:9, endln:250:12
            |vpiParent:
            \_case_stmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_constant: , line:237:9, endln:237:19
              |vpiParent:
              \_case_item: , line:237:9, endln:250:12
              |vpiDecompile:7'b1100011
              |vpiSize:7
              |BIN:1100011
              |vpiConstType:3
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:237:22, endln:250:12
              |vpiParent:
              \_case_item: , line:237:9, endln:250:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:238:12, endln:238:27
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:237:22, endln:250:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:238:23, endln:238:27
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.uses_rs2), line:238:12, endln:238:20
                  |vpiParent:
                  \_assignment: , line:238:12, endln:238:27
                  |vpiName:uses_rs2
                  |vpiFullName:work@vscale_ctrl.uses_rs2
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.uses_rs2), line:125:55, endln:125:63
              |vpiStmt:
              \_assignment: , line:239:12, endln:239:44
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:237:22, endln:250:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_ctrl.cmp_true), line:239:36, endln:239:44
                  |vpiParent:
                  \_assignment: , line:239:12, endln:239:44
                  |vpiName:cmp_true
                  |vpiFullName:work@vscale_ctrl.cmp_true
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.cmp_true), line:15:55, endln:15:63
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.branch_taken_unkilled), line:239:12, endln:239:33
                  |vpiParent:
                  \_assignment: , line:239:12, endln:239:44
                  |vpiName:branch_taken_unkilled
                  |vpiFullName:work@vscale_ctrl.branch_taken_unkilled
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.branch_taken_unkilled), line:81:55, endln:81:76
              |vpiStmt:
              \_assignment: , line:240:12, endln:240:28
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:237:22, endln:250:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:240:24, endln:240:28
                  |vpiDecompile:2'd0
                  |vpiSize:2
                  |DEC:0
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.src_b_sel), line:240:12, endln:240:21
                  |vpiParent:
                  \_assignment: , line:240:12, endln:240:28
                  |vpiName:src_b_sel
                  |vpiFullName:work@vscale_ctrl.src_b_sel
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.src_b_sel), line:22:40, endln:22:49
              |vpiStmt:
              \_case_stmt: , line:241:12, endln:249:19
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:237:22, endln:250:12
                |vpiCaseType:1
                |vpiCondition:
                \_ref_obj: (work@vscale_ctrl.funct3), line:241:18, endln:241:24
                  |vpiParent:
                  \_begin: (work@vscale_ctrl), line:237:22, endln:250:12
                  |vpiName:funct3
                  |vpiFullName:work@vscale_ctrl.funct3
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
                |vpiCaseItem:
                \_case_item: , line:242:14, endln:242:32
                  |vpiParent:
                  \_case_stmt: , line:241:12, endln:249:19
                  |vpiExpr:
                  \_constant: , line:242:14, endln:242:15
                    |vpiParent:
                    \_case_item: , line:242:14, endln:242:32
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiStmt:
                  \_assignment: , line:242:18, endln:242:31
                    |vpiParent:
                    \_case_item: , line:242:14, endln:242:32
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_constant: , line:242:27, endln:242:31
                      |vpiDecompile:4'd8
                      |vpiSize:4
                      |DEC:8
                      |vpiConstType:1
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.alu_op), line:242:18, endln:242:24
                      |vpiParent:
                      \_assignment: , line:242:18, endln:242:31
                      |vpiName:alu_op
                      |vpiFullName:work@vscale_ctrl.alu_op
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.alu_op), line:23:43, endln:23:49
                |vpiCaseItem:
                \_case_item: , line:243:14, endln:243:32
                  |vpiParent:
                  \_case_stmt: , line:241:12, endln:249:19
                  |vpiExpr:
                  \_constant: , line:243:14, endln:243:15
                    |vpiParent:
                    \_case_item: , line:243:14, endln:243:32
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                  |vpiStmt:
                  \_assignment: , line:243:18, endln:243:31
                    |vpiParent:
                    \_case_item: , line:243:14, endln:243:32
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_constant: , line:243:27, endln:243:31
                      |vpiDecompile:4'd9
                      |vpiSize:4
                      |DEC:9
                      |vpiConstType:1
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.alu_op), line:243:18, endln:243:24
                      |vpiParent:
                      \_assignment: , line:243:18, endln:243:31
                      |vpiName:alu_op
                      |vpiFullName:work@vscale_ctrl.alu_op
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.alu_op), line:23:43, endln:23:49
                |vpiCaseItem:
                \_case_item: , line:244:14, endln:244:33
                  |vpiParent:
                  \_case_stmt: , line:241:12, endln:249:19
                  |vpiExpr:
                  \_constant: , line:244:14, endln:244:15
                    |vpiParent:
                    \_case_item: , line:244:14, endln:244:33
                    |vpiDecompile:4
                    |vpiSize:64
                    |UINT:4
                    |vpiConstType:9
                  |vpiStmt:
                  \_assignment: , line:244:18, endln:244:32
                    |vpiParent:
                    \_case_item: , line:244:14, endln:244:33
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_constant: , line:244:27, endln:244:32
                      |vpiDecompile:4'd12
                      |vpiSize:4
                      |DEC:12
                      |vpiConstType:1
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.alu_op), line:244:18, endln:244:24
                      |vpiParent:
                      \_assignment: , line:244:18, endln:244:32
                      |vpiName:alu_op
                      |vpiFullName:work@vscale_ctrl.alu_op
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.alu_op), line:23:43, endln:23:49
                |vpiCaseItem:
                \_case_item: , line:245:14, endln:245:33
                  |vpiParent:
                  \_case_stmt: , line:241:12, endln:249:19
                  |vpiExpr:
                  \_constant: , line:245:14, endln:245:15
                    |vpiParent:
                    \_case_item: , line:245:14, endln:245:33
                    |vpiDecompile:6
                    |vpiSize:64
                    |UINT:6
                    |vpiConstType:9
                  |vpiStmt:
                  \_assignment: , line:245:18, endln:245:32
                    |vpiParent:
                    \_case_item: , line:245:14, endln:245:33
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_constant: , line:245:27, endln:245:32
                      |vpiDecompile:4'd14
                      |vpiSize:4
                      |DEC:14
                      |vpiConstType:1
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.alu_op), line:245:18, endln:245:24
                      |vpiParent:
                      \_assignment: , line:245:18, endln:245:32
                      |vpiName:alu_op
                      |vpiFullName:work@vscale_ctrl.alu_op
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.alu_op), line:23:43, endln:23:49
                |vpiCaseItem:
                \_case_item: , line:246:14, endln:246:33
                  |vpiParent:
                  \_case_stmt: , line:241:12, endln:249:19
                  |vpiExpr:
                  \_constant: , line:246:14, endln:246:15
                    |vpiParent:
                    \_case_item: , line:246:14, endln:246:33
                    |vpiDecompile:5
                    |vpiSize:64
                    |UINT:5
                    |vpiConstType:9
                  |vpiStmt:
                  \_assignment: , line:246:18, endln:246:32
                    |vpiParent:
                    \_case_item: , line:246:14, endln:246:33
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_constant: , line:246:27, endln:246:32
                      |vpiDecompile:4'd13
                      |vpiSize:4
                      |DEC:13
                      |vpiConstType:1
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.alu_op), line:246:18, endln:246:24
                      |vpiParent:
                      \_assignment: , line:246:18, endln:246:32
                      |vpiName:alu_op
                      |vpiFullName:work@vscale_ctrl.alu_op
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.alu_op), line:23:43, endln:23:49
                |vpiCaseItem:
                \_case_item: , line:247:14, endln:247:33
                  |vpiParent:
                  \_case_stmt: , line:241:12, endln:249:19
                  |vpiExpr:
                  \_constant: , line:247:14, endln:247:15
                    |vpiParent:
                    \_case_item: , line:247:14, endln:247:33
                    |vpiDecompile:7
                    |vpiSize:64
                    |UINT:7
                    |vpiConstType:9
                  |vpiStmt:
                  \_assignment: , line:247:18, endln:247:32
                    |vpiParent:
                    \_case_item: , line:247:14, endln:247:33
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_constant: , line:247:27, endln:247:32
                      |vpiDecompile:4'd15
                      |vpiSize:4
                      |DEC:15
                      |vpiConstType:1
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.alu_op), line:247:18, endln:247:24
                      |vpiParent:
                      \_assignment: , line:247:18, endln:247:32
                      |vpiName:alu_op
                      |vpiFullName:work@vscale_ctrl.alu_op
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.alu_op), line:23:43, endln:23:49
                |vpiCaseItem:
                \_case_item: , line:248:14, endln:248:51
                  |vpiParent:
                  \_case_stmt: , line:241:12, endln:249:19
                  |vpiStmt:
                  \_assignment: , line:248:24, endln:248:50
                    |vpiParent:
                    \_case_item: , line:248:14, endln:248:51
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_constant: , line:248:46, endln:248:50
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.illegal_instruction), line:248:24, endln:248:43
                      |vpiParent:
                      \_assignment: , line:248:24, endln:248:50
                      |vpiName:illegal_instruction
                      |vpiFullName:work@vscale_ctrl.illegal_instruction
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
          |vpiCaseItem:
          \_case_item: , line:251:9, endln:257:12
            |vpiParent:
            \_case_stmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_constant: , line:251:9, endln:251:19
              |vpiParent:
              \_case_item: , line:251:9, endln:257:12
              |vpiDecompile:7'b1101111
              |vpiSize:7
              |BIN:1101111
              |vpiConstType:3
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:251:22, endln:257:12
              |vpiParent:
              \_case_item: , line:251:9, endln:257:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:252:12, endln:252:31
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:251:22, endln:257:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:252:27, endln:252:31
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.jal_unkilled), line:252:12, endln:252:24
                  |vpiParent:
                  \_assignment: , line:252:12, endln:252:31
                  |vpiName:jal_unkilled
                  |vpiFullName:work@vscale_ctrl.jal_unkilled
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.jal_unkilled), line:85:55, endln:85:67
              |vpiStmt:
              \_assignment: , line:253:12, endln:253:27
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:251:22, endln:257:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:253:23, endln:253:27
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.uses_rs1), line:253:12, endln:253:20
                  |vpiParent:
                  \_assignment: , line:253:12, endln:253:27
                  |vpiName:uses_rs1
                  |vpiFullName:work@vscale_ctrl.uses_rs1
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.uses_rs1), line:124:55, endln:124:63
              |vpiStmt:
              \_assignment: , line:254:12, endln:254:28
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:251:22, endln:257:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:254:24, endln:254:28
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.src_a_sel), line:254:12, endln:254:21
                  |vpiParent:
                  \_assignment: , line:254:12, endln:254:28
                  |vpiName:src_a_sel
                  |vpiFullName:work@vscale_ctrl.src_a_sel
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.src_a_sel), line:21:40, endln:21:49
              |vpiStmt:
              \_assignment: , line:255:12, endln:255:28
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:251:22, endln:257:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:255:24, endln:255:28
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.src_b_sel), line:255:12, endln:255:21
                  |vpiParent:
                  \_assignment: , line:255:12, endln:255:28
                  |vpiName:src_b_sel
                  |vpiFullName:work@vscale_ctrl.src_b_sel
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.src_b_sel), line:22:40, endln:22:49
              |vpiStmt:
              \_assignment: , line:256:12, endln:256:37
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:251:22, endln:257:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:256:33, endln:256:37
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:256:12, endln:256:30
                  |vpiParent:
                  \_assignment: , line:256:12, endln:256:37
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
          |vpiCaseItem:
          \_case_item: , line:258:9, endln:264:12
            |vpiParent:
            \_case_stmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_constant: , line:258:9, endln:258:19
              |vpiParent:
              \_case_item: , line:258:9, endln:264:12
              |vpiDecompile:7'b1100111
              |vpiSize:7
              |BIN:1100111
              |vpiConstType:3
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:258:22, endln:264:12
              |vpiParent:
              \_case_item: , line:258:9, endln:264:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:259:12, endln:259:47
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:258:22, endln:264:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_operation: , line:259:35, endln:259:46
                  |vpiParent:
                  \_assignment: , line:259:12, endln:259:47
                  |vpiOpType:15
                  |vpiOperand:
                  \_ref_obj: (work@vscale_ctrl.funct3), line:259:35, endln:259:41
                    |vpiParent:
                    \_operation: , line:259:35, endln:259:46
                    |vpiName:funct3
                    |vpiFullName:work@vscale_ctrl.funct3
                    |vpiActual:
                    \_logic_net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
                  |vpiOperand:
                  \_constant: , line:259:45, endln:259:46
                    |vpiParent:
                    \_operation: , line:259:35, endln:259:46
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.illegal_instruction), line:259:12, endln:259:31
                  |vpiParent:
                  \_assignment: , line:259:12, endln:259:47
                  |vpiName:illegal_instruction
                  |vpiFullName:work@vscale_ctrl.illegal_instruction
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
              |vpiStmt:
              \_assignment: , line:260:12, endln:260:32
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:258:22, endln:264:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:260:28, endln:260:32
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.jalr_unkilled), line:260:12, endln:260:25
                  |vpiParent:
                  \_assignment: , line:260:12, endln:260:32
                  |vpiName:jalr_unkilled
                  |vpiFullName:work@vscale_ctrl.jalr_unkilled
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.jalr_unkilled), line:87:55, endln:87:68
              |vpiStmt:
              \_assignment: , line:261:12, endln:261:28
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:258:22, endln:264:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:261:24, endln:261:28
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.src_a_sel), line:261:12, endln:261:21
                  |vpiParent:
                  \_assignment: , line:261:12, endln:261:28
                  |vpiName:src_a_sel
                  |vpiFullName:work@vscale_ctrl.src_a_sel
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.src_a_sel), line:21:40, endln:21:49
              |vpiStmt:
              \_assignment: , line:262:12, endln:262:28
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:258:22, endln:264:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:262:24, endln:262:28
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.src_b_sel), line:262:12, endln:262:21
                  |vpiParent:
                  \_assignment: , line:262:12, endln:262:28
                  |vpiName:src_b_sel
                  |vpiFullName:work@vscale_ctrl.src_b_sel
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.src_b_sel), line:22:40, endln:22:49
              |vpiStmt:
              \_assignment: , line:263:12, endln:263:37
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:258:22, endln:264:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:263:33, endln:263:37
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:263:12, endln:263:30
                  |vpiParent:
                  \_assignment: , line:263:12, endln:263:37
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
          |vpiCaseItem:
          \_case_item: , line:265:9, endln:281:12
            |vpiParent:
            \_case_stmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_constant: , line:265:9, endln:265:19
              |vpiParent:
              \_case_item: , line:265:9, endln:281:12
              |vpiDecompile:7'b0001111
              |vpiSize:7
              |BIN:0001111
              |vpiConstType:3
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:265:22, endln:281:12
              |vpiParent:
              \_case_item: , line:265:9, endln:281:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_case_stmt: , line:266:12, endln:280:19
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:265:22, endln:281:12
                |vpiCaseType:1
                |vpiCondition:
                \_ref_obj: (work@vscale_ctrl.funct3), line:266:18, endln:266:24
                  |vpiParent:
                  \_begin: (work@vscale_ctrl), line:265:22, endln:281:12
                  |vpiName:funct3
                  |vpiFullName:work@vscale_ctrl.funct3
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
                |vpiCaseItem:
                \_case_item: , line:267:14, endln:272:17
                  |vpiParent:
                  \_case_stmt: , line:266:12, endln:280:19
                  |vpiExpr:
                  \_constant: , line:267:14, endln:267:15
                    |vpiParent:
                    \_case_item: , line:267:14, endln:272:17
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiStmt:
                  \_begin: (work@vscale_ctrl), line:267:18, endln:272:17
                    |vpiParent:
                    \_case_item: , line:267:14, endln:272:17
                    |vpiFullName:work@vscale_ctrl
                    |vpiStmt:
                    \_if_else: , line:268:17, endln:271:46
                      |vpiParent:
                      \_begin: (work@vscale_ctrl), line:267:18, endln:272:17
                      |vpiCondition:
                      \_operation: , line:268:21, endln:268:84
                        |vpiParent:
                        \_begin: (work@vscale_ctrl), line:267:18, endln:272:17
                        |vpiOpType:26
                        |vpiOperand:
                        \_operation: , line:268:21, endln:268:61
                          |vpiParent:
                          \_operation: , line:268:21, endln:268:84
                          |vpiOpType:26
                          |vpiOperand:
                          \_operation: , line:268:22, endln:268:41
                            |vpiParent:
                            \_operation: , line:268:21, endln:268:61
                            |vpiOpType:14
                            |vpiOperand:
                            \_part_select: inst_DX (work@vscale_ctrl.inst_DX), line:268:22, endln:268:36
                              |vpiParent:
                              \_operation: , line:268:22, endln:268:41
                              |vpiName:inst_DX
                              |vpiFullName:work@vscale_ctrl.inst_DX
                              |vpiDefName:inst_DX
                              |vpiConstantSelect:1
                              |vpiLeftRange:
                              \_constant: , line:268:30, endln:268:32
                                |vpiDecompile:31
                                |vpiSize:64
                                |UINT:31
                                |vpiConstType:9
                              |vpiRightRange:
                              \_constant: , line:268:33, endln:268:35
                                |vpiDecompile:28
                                |vpiSize:64
                                |UINT:28
                                |vpiConstType:9
                            |vpiOperand:
                            \_constant: , line:268:40, endln:268:41
                              |vpiParent:
                              \_operation: , line:268:22, endln:268:41
                              |vpiDecompile:0
                              |vpiSize:64
                              |UINT:0
                              |vpiConstType:9
                          |vpiOperand:
                          \_operation: , line:268:47, endln:268:60
                            |vpiParent:
                            \_operation: , line:268:21, endln:268:61
                            |vpiOpType:14
                            |vpiOperand:
                            \_ref_obj: (work@vscale_ctrl.rs1_addr), line:268:47, endln:268:55
                              |vpiParent:
                              \_operation: , line:268:47, endln:268:60
                              |vpiName:rs1_addr
                              |vpiFullName:work@vscale_ctrl.rs1_addr
                              |vpiActual:
                              \_logic_net: (work@vscale_ctrl.rs1_addr), line:70:41, endln:70:49
                            |vpiOperand:
                            \_constant: , line:268:59, endln:268:60
                              |vpiParent:
                              \_operation: , line:268:47, endln:268:60
                              |vpiDecompile:0
                              |vpiSize:64
                              |UINT:0
                              |vpiConstType:9
                        |vpiOperand:
                        \_operation: , line:268:66, endln:268:83
                          |vpiParent:
                          \_operation: , line:268:21, endln:268:84
                          |vpiOpType:14
                          |vpiOperand:
                          \_ref_obj: (work@vscale_ctrl.reg_to_wr_DX), line:268:66, endln:268:78
                            |vpiParent:
                            \_operation: , line:268:66, endln:268:83
                            |vpiName:reg_to_wr_DX
                            |vpiFullName:work@vscale_ctrl.reg_to_wr_DX
                            |vpiActual:
                            \_logic_net: (work@vscale_ctrl.reg_to_wr_DX), line:72:41, endln:72:53
                          |vpiOperand:
                          \_constant: , line:268:82, endln:268:83
                            |vpiParent:
                            \_operation: , line:268:66, endln:268:83
                            |vpiDecompile:0
                            |vpiSize:64
                            |UINT:0
                            |vpiConstType:9
                      |vpiElseStmt:
                      \_assignment: , line:271:19, endln:271:45
                        |vpiParent:
                        \_if_else: , line:268:17, endln:271:46
                        |vpiOpType:82
                        |vpiBlocking:1
                        |vpiRhs:
                        \_constant: , line:271:41, endln:271:45
                          |vpiDecompile:1'b1
                          |vpiSize:1
                          |BIN:1
                          |vpiConstType:3
                        |vpiLhs:
                        \_ref_obj: (work@vscale_ctrl.illegal_instruction), line:271:19, endln:271:38
                          |vpiParent:
                          \_assignment: , line:271:19, endln:271:45
                          |vpiName:illegal_instruction
                          |vpiFullName:work@vscale_ctrl.illegal_instruction
                          |vpiActual:
                          \_logic_net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
                |vpiCaseItem:
                \_case_item: , line:273:14, endln:278:17
                  |vpiParent:
                  \_case_stmt: , line:266:12, endln:280:19
                  |vpiExpr:
                  \_constant: , line:273:14, endln:273:15
                    |vpiParent:
                    \_case_item: , line:273:14, endln:278:17
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                  |vpiStmt:
                  \_begin: (work@vscale_ctrl), line:273:18, endln:278:17
                    |vpiParent:
                    \_case_item: , line:273:14, endln:278:17
                    |vpiFullName:work@vscale_ctrl
                    |vpiStmt:
                    \_if_else: , line:274:17, endln:277:46
                      |vpiParent:
                      \_begin: (work@vscale_ctrl), line:273:18, endln:278:17
                      |vpiCondition:
                      \_operation: , line:274:21, endln:274:84
                        |vpiParent:
                        \_begin: (work@vscale_ctrl), line:273:18, endln:278:17
                        |vpiOpType:26
                        |vpiOperand:
                        \_operation: , line:274:21, endln:274:61
                          |vpiParent:
                          \_operation: , line:274:21, endln:274:84
                          |vpiOpType:26
                          |vpiOperand:
                          \_operation: , line:274:22, endln:274:41
                            |vpiParent:
                            \_operation: , line:274:21, endln:274:61
                            |vpiOpType:14
                            |vpiOperand:
                            \_part_select: inst_DX (work@vscale_ctrl.inst_DX), line:274:22, endln:274:36
                              |vpiParent:
                              \_operation: , line:274:22, endln:274:41
                              |vpiName:inst_DX
                              |vpiFullName:work@vscale_ctrl.inst_DX
                              |vpiDefName:inst_DX
                              |vpiConstantSelect:1
                              |vpiLeftRange:
                              \_constant: , line:274:30, endln:274:32
                                |vpiDecompile:31
                                |vpiSize:64
                                |UINT:31
                                |vpiConstType:9
                              |vpiRightRange:
                              \_constant: , line:274:33, endln:274:35
                                |vpiDecompile:20
                                |vpiSize:64
                                |UINT:20
                                |vpiConstType:9
                            |vpiOperand:
                            \_constant: , line:274:40, endln:274:41
                              |vpiParent:
                              \_operation: , line:274:22, endln:274:41
                              |vpiDecompile:0
                              |vpiSize:64
                              |UINT:0
                              |vpiConstType:9
                          |vpiOperand:
                          \_operation: , line:274:47, endln:274:60
                            |vpiParent:
                            \_operation: , line:274:21, endln:274:61
                            |vpiOpType:14
                            |vpiOperand:
                            \_ref_obj: (work@vscale_ctrl.rs1_addr), line:274:47, endln:274:55
                              |vpiParent:
                              \_operation: , line:274:47, endln:274:60
                              |vpiName:rs1_addr
                              |vpiFullName:work@vscale_ctrl.rs1_addr
                              |vpiActual:
                              \_logic_net: (work@vscale_ctrl.rs1_addr), line:70:41, endln:70:49
                            |vpiOperand:
                            \_constant: , line:274:59, endln:274:60
                              |vpiParent:
                              \_operation: , line:274:47, endln:274:60
                              |vpiDecompile:0
                              |vpiSize:64
                              |UINT:0
                              |vpiConstType:9
                        |vpiOperand:
                        \_operation: , line:274:66, endln:274:83
                          |vpiParent:
                          \_operation: , line:274:21, endln:274:84
                          |vpiOpType:14
                          |vpiOperand:
                          \_ref_obj: (work@vscale_ctrl.reg_to_wr_DX), line:274:66, endln:274:78
                            |vpiParent:
                            \_operation: , line:274:66, endln:274:83
                            |vpiName:reg_to_wr_DX
                            |vpiFullName:work@vscale_ctrl.reg_to_wr_DX
                            |vpiActual:
                            \_logic_net: (work@vscale_ctrl.reg_to_wr_DX), line:72:41, endln:72:53
                          |vpiOperand:
                          \_constant: , line:274:82, endln:274:83
                            |vpiParent:
                            \_operation: , line:274:66, endln:274:83
                            |vpiDecompile:0
                            |vpiSize:64
                            |UINT:0
                            |vpiConstType:9
                      |vpiStmt:
                      \_assignment: , line:275:19, endln:275:33
                        |vpiParent:
                        \_if_else: , line:274:17, endln:277:46
                        |vpiOpType:82
                        |vpiBlocking:1
                        |vpiRhs:
                        \_constant: , line:275:29, endln:275:33
                          |vpiDecompile:1'b1
                          |vpiSize:1
                          |BIN:1
                          |vpiConstType:3
                        |vpiLhs:
                        \_ref_obj: (work@vscale_ctrl.fence_i), line:275:19, endln:275:26
                          |vpiParent:
                          \_assignment: , line:275:19, endln:275:33
                          |vpiName:fence_i
                          |vpiFullName:work@vscale_ctrl.fence_i
                          |vpiActual:
                          \_logic_net: (work@vscale_ctrl.fence_i), line:77:55, endln:77:62
                      |vpiElseStmt:
                      \_assignment: , line:277:19, endln:277:45
                        |vpiParent:
                        \_if_else: , line:274:17, endln:277:46
                        |vpiOpType:82
                        |vpiBlocking:1
                        |vpiRhs:
                        \_constant: , line:277:41, endln:277:45
                          |vpiDecompile:1'b1
                          |vpiSize:1
                          |BIN:1
                          |vpiConstType:3
                        |vpiLhs:
                        \_ref_obj: (work@vscale_ctrl.illegal_instruction), line:277:19, endln:277:38
                          |vpiParent:
                          \_assignment: , line:277:19, endln:277:45
                          |vpiName:illegal_instruction
                          |vpiFullName:work@vscale_ctrl.illegal_instruction
                          |vpiActual:
                          \_logic_net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
                |vpiCaseItem:
                \_case_item: , line:279:14, endln:279:51
                  |vpiParent:
                  \_case_stmt: , line:266:12, endln:280:19
                  |vpiStmt:
                  \_assignment: , line:279:24, endln:279:50
                    |vpiParent:
                    \_case_item: , line:279:14, endln:279:51
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_constant: , line:279:46, endln:279:50
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.illegal_instruction), line:279:24, endln:279:43
                      |vpiParent:
                      \_assignment: , line:279:24, endln:279:50
                      |vpiName:illegal_instruction
                      |vpiFullName:work@vscale_ctrl.illegal_instruction
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
          |vpiCaseItem:
          \_case_item: , line:282:9, endln:285:12
            |vpiParent:
            \_case_stmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_constant: , line:282:9, endln:282:19
              |vpiParent:
              \_case_item: , line:282:9, endln:285:12
              |vpiDecompile:7'b0010011
              |vpiSize:7
              |BIN:0010011
              |vpiConstType:3
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:282:22, endln:285:12
              |vpiParent:
              \_case_item: , line:282:9, endln:285:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:283:12, endln:283:33
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:282:22, endln:285:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_ctrl.alu_op_arith), line:283:21, endln:283:33
                  |vpiParent:
                  \_assignment: , line:283:12, endln:283:33
                  |vpiName:alu_op_arith
                  |vpiFullName:work@vscale_ctrl.alu_op_arith
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.alu_op_arith), line:80:43, endln:80:55
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.alu_op), line:283:12, endln:283:18
                  |vpiParent:
                  \_assignment: , line:283:12, endln:283:33
                  |vpiName:alu_op
                  |vpiFullName:work@vscale_ctrl.alu_op
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.alu_op), line:23:43, endln:23:49
              |vpiStmt:
              \_assignment: , line:284:12, endln:284:37
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:282:22, endln:285:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:284:33, endln:284:37
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:284:12, endln:284:30
                  |vpiParent:
                  \_assignment: , line:284:12, endln:284:37
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
          |vpiCaseItem:
          \_case_item: , line:286:9, endln:295:12
            |vpiParent:
            \_case_stmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_constant: , line:286:9, endln:286:19
              |vpiParent:
              \_case_item: , line:286:9, endln:295:12
              |vpiDecompile:7'b0110011
              |vpiSize:7
              |BIN:0110011
              |vpiConstType:3
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:286:23, endln:295:12
              |vpiParent:
              \_case_item: , line:286:9, endln:295:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:287:12, endln:287:27
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:286:23, endln:295:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:287:23, endln:287:27
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.uses_rs2), line:287:12, endln:287:20
                  |vpiParent:
                  \_assignment: , line:287:12, endln:287:27
                  |vpiName:uses_rs2
                  |vpiFullName:work@vscale_ctrl.uses_rs2
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.uses_rs2), line:125:55, endln:125:63
              |vpiStmt:
              \_assignment: , line:288:12, endln:288:28
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:286:23, endln:295:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:288:24, endln:288:28
                  |vpiDecompile:2'd0
                  |vpiSize:2
                  |DEC:0
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.src_b_sel), line:288:12, endln:288:21
                  |vpiParent:
                  \_assignment: , line:288:12, endln:288:28
                  |vpiName:src_b_sel
                  |vpiFullName:work@vscale_ctrl.src_b_sel
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.src_b_sel), line:22:40, endln:22:49
              |vpiStmt:
              \_assignment: , line:289:12, endln:289:33
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:286:23, endln:295:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@vscale_ctrl.alu_op_arith), line:289:21, endln:289:33
                  |vpiParent:
                  \_assignment: , line:289:12, endln:289:33
                  |vpiName:alu_op_arith
                  |vpiFullName:work@vscale_ctrl.alu_op_arith
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.alu_op_arith), line:80:43, endln:80:55
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.alu_op), line:289:12, endln:289:18
                  |vpiParent:
                  \_assignment: , line:289:12, endln:289:33
                  |vpiName:alu_op
                  |vpiFullName:work@vscale_ctrl.alu_op
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.alu_op), line:23:43, endln:23:49
              |vpiStmt:
              \_assignment: , line:290:12, endln:290:37
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:286:23, endln:295:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:290:33, endln:290:37
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:290:12, endln:290:30
                  |vpiParent:
                  \_assignment: , line:290:12, endln:290:37
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
              |vpiStmt:
              \_if_stmt: , line:291:12, endln:294:15
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:286:23, endln:295:12
                |vpiCondition:
                \_operation: , line:291:16, endln:291:30
                  |vpiParent:
                  \_begin: (work@vscale_ctrl), line:286:23, endln:295:12
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@vscale_ctrl.funct7), line:291:16, endln:291:22
                    |vpiParent:
                    \_operation: , line:291:16, endln:291:30
                    |vpiName:funct7
                    |vpiFullName:work@vscale_ctrl.funct7
                    |vpiActual:
                    \_logic_net: (work@vscale_ctrl.funct7), line:67:55, endln:67:61
                  |vpiOperand:
                  \_constant: , line:291:26, endln:291:30
                    |vpiParent:
                    \_operation: , line:291:16, endln:291:30
                    |vpiDecompile:7'd1
                    |vpiSize:7
                    |DEC:1
                    |vpiConstType:1
                |vpiStmt:
                \_begin: (work@vscale_ctrl), line:291:32, endln:294:15
                  |vpiParent:
                  \_if_stmt: , line:291:12, endln:294:15
                  |vpiFullName:work@vscale_ctrl
                  |vpiStmt:
                  \_assignment: , line:292:15, endln:292:38
                    |vpiParent:
                    \_begin: (work@vscale_ctrl), line:291:32, endln:294:15
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_constant: , line:292:34, endln:292:38
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.uses_md_unkilled), line:292:15, endln:292:31
                      |vpiParent:
                      \_assignment: , line:292:15, endln:292:38
                      |vpiName:uses_md_unkilled
                      |vpiFullName:work@vscale_ctrl.uses_md_unkilled
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.uses_md_unkilled), line:97:55, endln:97:71
                  |vpiStmt:
                  \_assignment: , line:293:15, endln:293:35
                    |vpiParent:
                    \_begin: (work@vscale_ctrl), line:291:32, endln:294:15
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_constant: , line:293:31, endln:293:35
                      |vpiDecompile:2'd3
                      |vpiSize:2
                      |DEC:3
                      |vpiConstType:1
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.wb_src_sel_DX), line:293:15, endln:293:28
                      |vpiParent:
                      \_assignment: , line:293:15, endln:293:35
                      |vpiName:wb_src_sel_DX
                      |vpiFullName:work@vscale_ctrl.wb_src_sel_DX
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.wb_src_sel_DX), line:92:39, endln:92:52
          |vpiCaseItem:
          \_case_item: , line:296:9, endln:324:12
            |vpiParent:
            \_case_stmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_constant: , line:296:9, endln:296:19
              |vpiParent:
              \_case_item: , line:296:9, endln:324:12
              |vpiDecompile:7'b1110011
              |vpiSize:7
              |BIN:1110011
              |vpiConstType:3
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:296:22, endln:324:12
              |vpiParent:
              \_case_item: , line:296:9, endln:324:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:297:12, endln:297:32
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:296:22, endln:324:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:297:28, endln:297:32
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.wb_src_sel_DX), line:297:12, endln:297:25
                  |vpiParent:
                  \_assignment: , line:297:12, endln:297:32
                  |vpiName:wb_src_sel_DX
                  |vpiFullName:work@vscale_ctrl.wb_src_sel_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wb_src_sel_DX), line:92:39, endln:92:52
              |vpiStmt:
              \_assignment: , line:298:12, endln:298:46
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:296:22, endln:324:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_operation: , line:298:34, endln:298:45
                  |vpiParent:
                  \_assignment: , line:298:12, endln:298:46
                  |vpiOpType:15
                  |vpiOperand:
                  \_ref_obj: (work@vscale_ctrl.funct3), line:298:34, endln:298:40
                    |vpiParent:
                    \_operation: , line:298:34, endln:298:45
                    |vpiName:funct3
                    |vpiFullName:work@vscale_ctrl.funct3
                    |vpiActual:
                    \_logic_net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
                  |vpiOperand:
                  \_constant: , line:298:44, endln:298:45
                    |vpiParent:
                    \_operation: , line:298:34, endln:298:45
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:298:12, endln:298:30
                  |vpiParent:
                  \_assignment: , line:298:12, endln:298:46
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
              |vpiStmt:
              \_case_stmt: , line:299:12, endln:323:19
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:296:22, endln:324:12
                |vpiCaseType:1
                |vpiCondition:
                \_ref_obj: (work@vscale_ctrl.funct3), line:299:18, endln:299:24
                  |vpiParent:
                  \_begin: (work@vscale_ctrl), line:296:22, endln:324:12
                  |vpiName:funct3
                  |vpiFullName:work@vscale_ctrl.funct3
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
                |vpiCaseItem:
                \_case_item: , line:300:14, endln:315:17
                  |vpiParent:
                  \_case_stmt: , line:299:12, endln:323:19
                  |vpiExpr:
                  \_constant: , line:300:14, endln:300:15
                    |vpiParent:
                    \_case_item: , line:300:14, endln:315:17
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiStmt:
                  \_begin: (work@vscale_ctrl), line:300:18, endln:315:17
                    |vpiParent:
                    \_case_item: , line:300:14, endln:315:17
                    |vpiFullName:work@vscale_ctrl
                    |vpiStmt:
                    \_if_stmt: , line:301:17, endln:314:20
                      |vpiParent:
                      \_begin: (work@vscale_ctrl), line:300:18, endln:315:17
                      |vpiCondition:
                      \_operation: , line:301:21, endln:301:59
                        |vpiParent:
                        \_begin: (work@vscale_ctrl), line:300:18, endln:315:17
                        |vpiOpType:26
                        |vpiOperand:
                        \_operation: , line:301:22, endln:301:35
                          |vpiParent:
                          \_operation: , line:301:21, endln:301:59
                          |vpiOpType:14
                          |vpiOperand:
                          \_ref_obj: (work@vscale_ctrl.rs1_addr), line:301:22, endln:301:30
                            |vpiParent:
                            \_operation: , line:301:22, endln:301:35
                            |vpiName:rs1_addr
                            |vpiFullName:work@vscale_ctrl.rs1_addr
                            |vpiActual:
                            \_logic_net: (work@vscale_ctrl.rs1_addr), line:70:41, endln:70:49
                          |vpiOperand:
                          \_constant: , line:301:34, endln:301:35
                            |vpiParent:
                            \_operation: , line:301:22, endln:301:35
                            |vpiDecompile:0
                            |vpiSize:64
                            |UINT:0
                            |vpiConstType:9
                        |vpiOperand:
                        \_operation: , line:301:41, endln:301:58
                          |vpiParent:
                          \_operation: , line:301:21, endln:301:59
                          |vpiOpType:14
                          |vpiOperand:
                          \_ref_obj: (work@vscale_ctrl.reg_to_wr_DX), line:301:41, endln:301:53
                            |vpiParent:
                            \_operation: , line:301:41, endln:301:58
                            |vpiName:reg_to_wr_DX
                            |vpiFullName:work@vscale_ctrl.reg_to_wr_DX
                            |vpiActual:
                            \_logic_net: (work@vscale_ctrl.reg_to_wr_DX), line:72:41, endln:72:53
                          |vpiOperand:
                          \_constant: , line:301:57, endln:301:58
                            |vpiParent:
                            \_operation: , line:301:41, endln:301:58
                            |vpiDecompile:0
                            |vpiSize:64
                            |UINT:0
                            |vpiConstType:9
                      |vpiStmt:
                      \_begin: (work@vscale_ctrl), line:301:61, endln:314:20
                        |vpiParent:
                        \_if_stmt: , line:301:17, endln:314:20
                        |vpiFullName:work@vscale_ctrl
                        |vpiStmt:
                        \_case_stmt: , line:302:20, endln:313:27
                          |vpiParent:
                          \_begin: (work@vscale_ctrl), line:301:61, endln:314:20
                          |vpiCaseType:1
                          |vpiCondition:
                          \_ref_obj: (work@vscale_ctrl.funct12), line:302:26, endln:302:33
                            |vpiParent:
                            \_begin: (work@vscale_ctrl), line:301:61, endln:314:20
                            |vpiName:funct12
                            |vpiFullName:work@vscale_ctrl.funct12
                            |vpiActual:
                            \_logic_net: (work@vscale_ctrl.funct12), line:68:55, endln:68:62
                          |vpiCaseItem:
                          \_case_item: , line:303:22, endln:303:54
                            |vpiParent:
                            \_case_stmt: , line:302:20, endln:313:27
                            |vpiExpr:
                            \_constant: , line:303:22, endln:303:38
                              |vpiParent:
                              \_case_item: , line:303:22, endln:303:54
                              |vpiDecompile:12'b000000000000
                              |vpiSize:12
                              |BIN:000000000000
                              |vpiConstType:3
                            |vpiStmt:
                            \_assignment: , line:303:41, endln:303:53
                              |vpiParent:
                              \_case_item: , line:303:22, endln:303:54
                              |vpiOpType:82
                              |vpiBlocking:1
                              |vpiRhs:
                              \_constant: , line:303:49, endln:303:53
                                |vpiDecompile:1'b1
                                |vpiSize:1
                                |BIN:1
                                |vpiConstType:3
                              |vpiLhs:
                              \_ref_obj: (work@vscale_ctrl.ecall), line:303:41, endln:303:46
                                |vpiParent:
                                \_assignment: , line:303:41, endln:303:53
                                |vpiName:ecall
                                |vpiFullName:work@vscale_ctrl.ecall
                                |vpiActual:
                                \_logic_net: (work@vscale_ctrl.ecall), line:75:55, endln:75:60
                          |vpiCaseItem:
                          \_case_item: , line:304:22, endln:304:55
                            |vpiParent:
                            \_case_stmt: , line:302:20, endln:313:27
                            |vpiExpr:
                            \_constant: , line:304:22, endln:304:38
                              |vpiParent:
                              \_case_item: , line:304:22, endln:304:55
                              |vpiDecompile:12'b000000000001
                              |vpiSize:12
                              |BIN:000000000001
                              |vpiConstType:3
                            |vpiStmt:
                            \_assignment: , line:304:41, endln:304:54
                              |vpiParent:
                              \_case_item: , line:304:22, endln:304:55
                              |vpiOpType:82
                              |vpiBlocking:1
                              |vpiRhs:
                              \_constant: , line:304:50, endln:304:54
                                |vpiDecompile:1'b1
                                |vpiSize:1
                                |BIN:1
                                |vpiConstType:3
                              |vpiLhs:
                              \_ref_obj: (work@vscale_ctrl.ebreak), line:304:41, endln:304:47
                                |vpiParent:
                                \_assignment: , line:304:41, endln:304:54
                                |vpiName:ebreak
                                |vpiFullName:work@vscale_ctrl.ebreak
                                |vpiActual:
                                \_logic_net: (work@vscale_ctrl.ebreak), line:74:55, endln:74:61
                          |vpiCaseItem:
                          \_case_item: , line:305:22, endln:310:25
                            |vpiParent:
                            \_case_stmt: , line:302:20, endln:313:27
                            |vpiExpr:
                            \_constant: , line:305:22, endln:305:38
                              |vpiParent:
                              \_case_item: , line:305:22, endln:310:25
                              |vpiDecompile:12'b000100000000
                              |vpiSize:12
                              |BIN:000100000000
                              |vpiConstType:3
                            |vpiStmt:
                            \_begin: (work@vscale_ctrl), line:305:41, endln:310:25
                              |vpiParent:
                              \_case_item: , line:305:22, endln:310:25
                              |vpiFullName:work@vscale_ctrl
                              |vpiStmt:
                              \_if_else: , line:306:25, endln:309:48
                                |vpiParent:
                                \_begin: (work@vscale_ctrl), line:305:41, endln:310:25
                                |vpiCondition:
                                \_operation: , line:306:29, endln:306:37
                                  |vpiParent:
                                  \_begin: (work@vscale_ctrl), line:305:41, endln:310:25
                                  |vpiOpType:14
                                  |vpiOperand:
                                  \_ref_obj: (work@vscale_ctrl.prv), line:306:29, endln:306:32
                                    |vpiParent:
                                    \_operation: , line:306:29, endln:306:37
                                    |vpiName:prv
                                    |vpiFullName:work@vscale_ctrl.prv
                                    |vpiActual:
                                    \_logic_net: (work@vscale_ctrl.prv), line:16:46, endln:16:49
                                  |vpiOperand:
                                  \_constant: , line:306:36, endln:306:37
                                    |vpiParent:
                                    \_operation: , line:306:29, endln:306:37
                                    |vpiDecompile:0
                                    |vpiSize:64
                                    |UINT:0
                                    |vpiConstType:9
                                |vpiStmt:
                                \_assignment: , line:307:27, endln:307:53
                                  |vpiParent:
                                  \_if_else: , line:306:25, endln:309:48
                                  |vpiOpType:82
                                  |vpiBlocking:1
                                  |vpiRhs:
                                  \_constant: , line:307:49, endln:307:53
                                    |vpiDecompile:1'b1
                                    |vpiSize:1
                                    |BIN:1
                                    |vpiConstType:3
                                  |vpiLhs:
                                  \_ref_obj: (work@vscale_ctrl.illegal_instruction), line:307:27, endln:307:46
                                    |vpiParent:
                                    \_assignment: , line:307:27, endln:307:53
                                    |vpiName:illegal_instruction
                                    |vpiFullName:work@vscale_ctrl.illegal_instruction
                                    |vpiActual:
                                    \_logic_net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
                                |vpiElseStmt:
                                \_assignment: , line:309:27, endln:309:47
                                  |vpiParent:
                                  \_if_else: , line:306:25, endln:309:48
                                  |vpiOpType:82
                                  |vpiBlocking:1
                                  |vpiRhs:
                                  \_constant: , line:309:43, endln:309:47
                                    |vpiDecompile:1'b1
                                    |vpiSize:1
                                    |BIN:1
                                    |vpiConstType:3
                                  |vpiLhs:
                                  \_ref_obj: (work@vscale_ctrl.eret_unkilled), line:309:27, endln:309:40
                                    |vpiParent:
                                    \_assignment: , line:309:27, endln:309:47
                                    |vpiName:eret_unkilled
                                    |vpiFullName:work@vscale_ctrl.eret_unkilled
                                    |vpiActual:
                                    \_logic_net: (work@vscale_ctrl.eret_unkilled), line:76:55, endln:76:68
                          |vpiCaseItem:
                          \_case_item: , line:311:8, endln:311:50
                            |vpiParent:
                            \_case_stmt: , line:302:20, endln:313:27
                            |vpiExpr:
                            \_constant: , line:311:8, endln:311:24
                              |vpiParent:
                              \_case_item: , line:311:8, endln:311:50
                              |vpiDecompile:12'b000100000010
                              |vpiSize:12
                              |BIN:000100000010
                              |vpiConstType:3
                            |vpiStmt:
                            \_assignment: , line:311:27, endln:311:49
                              |vpiParent:
                              \_case_item: , line:311:8, endln:311:50
                              |vpiOpType:82
                              |vpiBlocking:1
                              |vpiRhs:
                              \_constant: , line:311:45, endln:311:49
                                |vpiDecompile:1'b1
                                |vpiSize:1
                                |BIN:1
                                |vpiConstType:3
                              |vpiLhs:
                              \_ref_obj: (work@vscale_ctrl.wfi_unkilled_DX), line:311:27, endln:311:42
                                |vpiParent:
                                \_assignment: , line:311:27, endln:311:49
                                |vpiName:wfi_unkilled_DX
                                |vpiFullName:work@vscale_ctrl.wfi_unkilled_DX
                                |vpiActual:
                                \_logic_net: (work@vscale_ctrl.wfi_unkilled_DX), line:99:20, endln:99:35
                          |vpiCaseItem:
                          \_case_item: , line:312:22, endln:312:59
                            |vpiParent:
                            \_case_stmt: , line:302:20, endln:313:27
                            |vpiStmt:
                            \_assignment: , line:312:32, endln:312:58
                              |vpiParent:
                              \_case_item: , line:312:22, endln:312:59
                              |vpiOpType:82
                              |vpiBlocking:1
                              |vpiRhs:
                              \_constant: , line:312:54, endln:312:58
                                |vpiDecompile:1'b1
                                |vpiSize:1
                                |BIN:1
                                |vpiConstType:3
                              |vpiLhs:
                              \_ref_obj: (work@vscale_ctrl.illegal_instruction), line:312:32, endln:312:51
                                |vpiParent:
                                \_assignment: , line:312:32, endln:312:58
                                |vpiName:illegal_instruction
                                |vpiFullName:work@vscale_ctrl.illegal_instruction
                                |vpiActual:
                                \_logic_net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
                |vpiCaseItem:
                \_case_item: , line:316:14, endln:316:61
                  |vpiParent:
                  \_case_stmt: , line:299:12, endln:323:19
                  |vpiExpr:
                  \_constant: , line:316:14, endln:316:15
                    |vpiParent:
                    \_case_item: , line:316:14, endln:316:61
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                  |vpiStmt:
                  \_assignment: , line:316:18, endln:316:60
                    |vpiParent:
                    \_case_item: , line:316:14, endln:316:61
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:316:37, endln:316:60
                      |vpiParent:
                      \_assignment: , line:316:18, endln:316:60
                      |vpiOpType:32
                      |vpiOperand:
                      \_operation: , line:316:38, endln:316:51
                        |vpiParent:
                        \_operation: , line:316:37, endln:316:60
                        |vpiOpType:14
                        |vpiOperand:
                        \_ref_obj: (work@vscale_ctrl.rs1_addr), line:316:38, endln:316:46
                          |vpiParent:
                          \_operation: , line:316:38, endln:316:51
                          |vpiName:rs1_addr
                          |vpiFullName:work@vscale_ctrl.rs1_addr
                          |vpiActual:
                          \_logic_net: (work@vscale_ctrl.rs1_addr), line:70:41, endln:70:49
                        |vpiOperand:
                        \_constant: , line:316:50, endln:316:51
                          |vpiParent:
                          \_operation: , line:316:38, endln:316:51
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                      |vpiOperand:
                      \_constant: , line:316:55, endln:316:56
                        |vpiParent:
                        \_operation: , line:316:37, endln:316:60
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                      |vpiOperand:
                      \_constant: , line:316:59, endln:316:60
                        |vpiParent:
                        \_operation: , line:316:37, endln:316:60
                        |vpiDecompile:5
                        |vpiSize:64
                        |UINT:5
                        |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.csr_cmd_unkilled), line:316:18, endln:316:34
                      |vpiParent:
                      \_assignment: , line:316:18, endln:316:60
                      |vpiName:csr_cmd_unkilled
                      |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:42, endln:101:58
                |vpiCaseItem:
                \_case_item: , line:317:14, endln:317:61
                  |vpiParent:
                  \_case_stmt: , line:299:12, endln:323:19
                  |vpiExpr:
                  \_constant: , line:317:14, endln:317:15
                    |vpiParent:
                    \_case_item: , line:317:14, endln:317:61
                    |vpiDecompile:2
                    |vpiSize:64
                    |UINT:2
                    |vpiConstType:9
                  |vpiStmt:
                  \_assignment: , line:317:18, endln:317:60
                    |vpiParent:
                    \_case_item: , line:317:14, endln:317:61
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:317:37, endln:317:60
                      |vpiParent:
                      \_assignment: , line:317:18, endln:317:60
                      |vpiOpType:32
                      |vpiOperand:
                      \_operation: , line:317:38, endln:317:51
                        |vpiParent:
                        \_operation: , line:317:37, endln:317:60
                        |vpiOpType:14
                        |vpiOperand:
                        \_ref_obj: (work@vscale_ctrl.rs1_addr), line:317:38, endln:317:46
                          |vpiParent:
                          \_operation: , line:317:38, endln:317:51
                          |vpiName:rs1_addr
                          |vpiFullName:work@vscale_ctrl.rs1_addr
                          |vpiActual:
                          \_logic_net: (work@vscale_ctrl.rs1_addr), line:70:41, endln:70:49
                        |vpiOperand:
                        \_constant: , line:317:50, endln:317:51
                          |vpiParent:
                          \_operation: , line:317:38, endln:317:51
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                      |vpiOperand:
                      \_constant: , line:317:55, endln:317:56
                        |vpiParent:
                        \_operation: , line:317:37, endln:317:60
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                      |vpiOperand:
                      \_constant: , line:317:59, endln:317:60
                        |vpiParent:
                        \_operation: , line:317:37, endln:317:60
                        |vpiDecompile:6
                        |vpiSize:64
                        |UINT:6
                        |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.csr_cmd_unkilled), line:317:18, endln:317:34
                      |vpiParent:
                      \_assignment: , line:317:18, endln:317:60
                      |vpiName:csr_cmd_unkilled
                      |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:42, endln:101:58
                |vpiCaseItem:
                \_case_item: , line:318:14, endln:318:61
                  |vpiParent:
                  \_case_stmt: , line:299:12, endln:323:19
                  |vpiExpr:
                  \_constant: , line:318:14, endln:318:15
                    |vpiParent:
                    \_case_item: , line:318:14, endln:318:61
                    |vpiDecompile:3
                    |vpiSize:64
                    |UINT:3
                    |vpiConstType:9
                  |vpiStmt:
                  \_assignment: , line:318:18, endln:318:60
                    |vpiParent:
                    \_case_item: , line:318:14, endln:318:61
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:318:37, endln:318:60
                      |vpiParent:
                      \_assignment: , line:318:18, endln:318:60
                      |vpiOpType:32
                      |vpiOperand:
                      \_operation: , line:318:38, endln:318:51
                        |vpiParent:
                        \_operation: , line:318:37, endln:318:60
                        |vpiOpType:14
                        |vpiOperand:
                        \_ref_obj: (work@vscale_ctrl.rs1_addr), line:318:38, endln:318:46
                          |vpiParent:
                          \_operation: , line:318:38, endln:318:51
                          |vpiName:rs1_addr
                          |vpiFullName:work@vscale_ctrl.rs1_addr
                          |vpiActual:
                          \_logic_net: (work@vscale_ctrl.rs1_addr), line:70:41, endln:70:49
                        |vpiOperand:
                        \_constant: , line:318:50, endln:318:51
                          |vpiParent:
                          \_operation: , line:318:38, endln:318:51
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                      |vpiOperand:
                      \_constant: , line:318:55, endln:318:56
                        |vpiParent:
                        \_operation: , line:318:37, endln:318:60
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                      |vpiOperand:
                      \_constant: , line:318:59, endln:318:60
                        |vpiParent:
                        \_operation: , line:318:37, endln:318:60
                        |vpiDecompile:7
                        |vpiSize:64
                        |UINT:7
                        |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.csr_cmd_unkilled), line:318:18, endln:318:34
                      |vpiParent:
                      \_assignment: , line:318:18, endln:318:60
                      |vpiName:csr_cmd_unkilled
                      |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:42, endln:101:58
                |vpiCaseItem:
                \_case_item: , line:319:14, endln:319:61
                  |vpiParent:
                  \_case_stmt: , line:299:12, endln:323:19
                  |vpiExpr:
                  \_constant: , line:319:14, endln:319:15
                    |vpiParent:
                    \_case_item: , line:319:14, endln:319:61
                    |vpiDecompile:5
                    |vpiSize:64
                    |UINT:5
                    |vpiConstType:9
                  |vpiStmt:
                  \_assignment: , line:319:18, endln:319:60
                    |vpiParent:
                    \_case_item: , line:319:14, endln:319:61
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:319:37, endln:319:60
                      |vpiParent:
                      \_assignment: , line:319:18, endln:319:60
                      |vpiOpType:32
                      |vpiOperand:
                      \_operation: , line:319:38, endln:319:51
                        |vpiParent:
                        \_operation: , line:319:37, endln:319:60
                        |vpiOpType:14
                        |vpiOperand:
                        \_ref_obj: (work@vscale_ctrl.rs1_addr), line:319:38, endln:319:46
                          |vpiParent:
                          \_operation: , line:319:38, endln:319:51
                          |vpiName:rs1_addr
                          |vpiFullName:work@vscale_ctrl.rs1_addr
                          |vpiActual:
                          \_logic_net: (work@vscale_ctrl.rs1_addr), line:70:41, endln:70:49
                        |vpiOperand:
                        \_constant: , line:319:50, endln:319:51
                          |vpiParent:
                          \_operation: , line:319:38, endln:319:51
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                      |vpiOperand:
                      \_constant: , line:319:55, endln:319:56
                        |vpiParent:
                        \_operation: , line:319:37, endln:319:60
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                      |vpiOperand:
                      \_constant: , line:319:59, endln:319:60
                        |vpiParent:
                        \_operation: , line:319:37, endln:319:60
                        |vpiDecompile:5
                        |vpiSize:64
                        |UINT:5
                        |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.csr_cmd_unkilled), line:319:18, endln:319:34
                      |vpiParent:
                      \_assignment: , line:319:18, endln:319:60
                      |vpiName:csr_cmd_unkilled
                      |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:42, endln:101:58
                |vpiCaseItem:
                \_case_item: , line:320:14, endln:320:61
                  |vpiParent:
                  \_case_stmt: , line:299:12, endln:323:19
                  |vpiExpr:
                  \_constant: , line:320:14, endln:320:15
                    |vpiParent:
                    \_case_item: , line:320:14, endln:320:61
                    |vpiDecompile:6
                    |vpiSize:64
                    |UINT:6
                    |vpiConstType:9
                  |vpiStmt:
                  \_assignment: , line:320:18, endln:320:60
                    |vpiParent:
                    \_case_item: , line:320:14, endln:320:61
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:320:37, endln:320:60
                      |vpiParent:
                      \_assignment: , line:320:18, endln:320:60
                      |vpiOpType:32
                      |vpiOperand:
                      \_operation: , line:320:38, endln:320:51
                        |vpiParent:
                        \_operation: , line:320:37, endln:320:60
                        |vpiOpType:14
                        |vpiOperand:
                        \_ref_obj: (work@vscale_ctrl.rs1_addr), line:320:38, endln:320:46
                          |vpiParent:
                          \_operation: , line:320:38, endln:320:51
                          |vpiName:rs1_addr
                          |vpiFullName:work@vscale_ctrl.rs1_addr
                          |vpiActual:
                          \_logic_net: (work@vscale_ctrl.rs1_addr), line:70:41, endln:70:49
                        |vpiOperand:
                        \_constant: , line:320:50, endln:320:51
                          |vpiParent:
                          \_operation: , line:320:38, endln:320:51
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                      |vpiOperand:
                      \_constant: , line:320:55, endln:320:56
                        |vpiParent:
                        \_operation: , line:320:37, endln:320:60
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                      |vpiOperand:
                      \_constant: , line:320:59, endln:320:60
                        |vpiParent:
                        \_operation: , line:320:37, endln:320:60
                        |vpiDecompile:6
                        |vpiSize:64
                        |UINT:6
                        |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.csr_cmd_unkilled), line:320:18, endln:320:34
                      |vpiParent:
                      \_assignment: , line:320:18, endln:320:60
                      |vpiName:csr_cmd_unkilled
                      |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:42, endln:101:58
                |vpiCaseItem:
                \_case_item: , line:321:14, endln:321:61
                  |vpiParent:
                  \_case_stmt: , line:299:12, endln:323:19
                  |vpiExpr:
                  \_constant: , line:321:14, endln:321:15
                    |vpiParent:
                    \_case_item: , line:321:14, endln:321:61
                    |vpiDecompile:7
                    |vpiSize:64
                    |UINT:7
                    |vpiConstType:9
                  |vpiStmt:
                  \_assignment: , line:321:18, endln:321:60
                    |vpiParent:
                    \_case_item: , line:321:14, endln:321:61
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:321:37, endln:321:60
                      |vpiParent:
                      \_assignment: , line:321:18, endln:321:60
                      |vpiOpType:32
                      |vpiOperand:
                      \_operation: , line:321:38, endln:321:51
                        |vpiParent:
                        \_operation: , line:321:37, endln:321:60
                        |vpiOpType:14
                        |vpiOperand:
                        \_ref_obj: (work@vscale_ctrl.rs1_addr), line:321:38, endln:321:46
                          |vpiParent:
                          \_operation: , line:321:38, endln:321:51
                          |vpiName:rs1_addr
                          |vpiFullName:work@vscale_ctrl.rs1_addr
                          |vpiActual:
                          \_logic_net: (work@vscale_ctrl.rs1_addr), line:70:41, endln:70:49
                        |vpiOperand:
                        \_constant: , line:321:50, endln:321:51
                          |vpiParent:
                          \_operation: , line:321:38, endln:321:51
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                      |vpiOperand:
                      \_constant: , line:321:55, endln:321:56
                        |vpiParent:
                        \_operation: , line:321:37, endln:321:60
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                      |vpiOperand:
                      \_constant: , line:321:59, endln:321:60
                        |vpiParent:
                        \_operation: , line:321:37, endln:321:60
                        |vpiDecompile:7
                        |vpiSize:64
                        |UINT:7
                        |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.csr_cmd_unkilled), line:321:18, endln:321:34
                      |vpiParent:
                      \_assignment: , line:321:18, endln:321:60
                      |vpiName:csr_cmd_unkilled
                      |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:42, endln:101:58
                |vpiCaseItem:
                \_case_item: , line:322:14, endln:322:51
                  |vpiParent:
                  \_case_stmt: , line:299:12, endln:323:19
                  |vpiStmt:
                  \_assignment: , line:322:24, endln:322:50
                    |vpiParent:
                    \_case_item: , line:322:14, endln:322:51
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_constant: , line:322:46, endln:322:50
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.illegal_instruction), line:322:24, endln:322:43
                      |vpiParent:
                      \_assignment: , line:322:24, endln:322:50
                      |vpiName:illegal_instruction
                      |vpiFullName:work@vscale_ctrl.illegal_instruction
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
          |vpiCaseItem:
          \_case_item: , line:325:9, endln:330:12
            |vpiParent:
            \_case_stmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_constant: , line:325:9, endln:325:19
              |vpiParent:
              \_case_item: , line:325:9, endln:330:12
              |vpiDecompile:7'b0010111
              |vpiSize:7
              |BIN:0010111
              |vpiConstType:3
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:325:22, endln:330:12
              |vpiParent:
              \_case_item: , line:325:9, endln:330:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:326:12, endln:326:27
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:325:22, endln:330:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:326:23, endln:326:27
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.uses_rs1), line:326:12, endln:326:20
                  |vpiParent:
                  \_assignment: , line:326:12, endln:326:27
                  |vpiName:uses_rs1
                  |vpiFullName:work@vscale_ctrl.uses_rs1
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.uses_rs1), line:124:55, endln:124:63
              |vpiStmt:
              \_assignment: , line:327:12, endln:327:28
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:325:22, endln:330:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:327:24, endln:327:28
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.src_a_sel), line:327:12, endln:327:21
                  |vpiParent:
                  \_assignment: , line:327:12, endln:327:28
                  |vpiName:src_a_sel
                  |vpiFullName:work@vscale_ctrl.src_a_sel
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.src_a_sel), line:21:40, endln:21:49
              |vpiStmt:
              \_assignment: , line:328:12, endln:328:27
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:325:22, endln:330:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:328:23, endln:328:27
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.imm_type), line:328:12, endln:328:20
                  |vpiParent:
                  \_assignment: , line:328:12, endln:328:27
                  |vpiName:imm_type
                  |vpiFullName:work@vscale_ctrl.imm_type
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.imm_type), line:18:41, endln:18:49
              |vpiStmt:
              \_assignment: , line:329:12, endln:329:37
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:325:22, endln:330:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:329:33, endln:329:37
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:329:12, endln:329:30
                  |vpiParent:
                  \_assignment: , line:329:12, endln:329:37
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
          |vpiCaseItem:
          \_case_item: , line:331:9, endln:336:12
            |vpiParent:
            \_case_stmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_constant: , line:331:9, endln:331:19
              |vpiParent:
              \_case_item: , line:331:9, endln:336:12
              |vpiDecompile:7'b0110111
              |vpiSize:7
              |BIN:0110111
              |vpiConstType:3
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:331:22, endln:336:12
              |vpiParent:
              \_case_item: , line:331:9, endln:336:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:332:12, endln:332:27
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:331:22, endln:336:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:332:23, endln:332:27
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.uses_rs1), line:332:12, endln:332:20
                  |vpiParent:
                  \_assignment: , line:332:12, endln:332:27
                  |vpiName:uses_rs1
                  |vpiFullName:work@vscale_ctrl.uses_rs1
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.uses_rs1), line:124:55, endln:124:63
              |vpiStmt:
              \_assignment: , line:333:12, endln:333:28
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:331:22, endln:336:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:333:24, endln:333:28
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.src_a_sel), line:333:12, endln:333:21
                  |vpiParent:
                  \_assignment: , line:333:12, endln:333:28
                  |vpiName:src_a_sel
                  |vpiFullName:work@vscale_ctrl.src_a_sel
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.src_a_sel), line:21:40, endln:21:49
              |vpiStmt:
              \_assignment: , line:334:12, endln:334:27
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:331:22, endln:336:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:334:23, endln:334:27
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.imm_type), line:334:12, endln:334:20
                  |vpiParent:
                  \_assignment: , line:334:12, endln:334:27
                  |vpiName:imm_type
                  |vpiFullName:work@vscale_ctrl.imm_type
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.imm_type), line:18:41, endln:18:49
              |vpiStmt:
              \_assignment: , line:335:12, endln:335:37
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:331:22, endln:336:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:335:33, endln:335:37
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:335:12, endln:335:30
                  |vpiParent:
                  \_assignment: , line:335:12, endln:335:37
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
          |vpiCaseItem:
          \_case_item: , line:337:9, endln:339:12
            |vpiParent:
            \_case_stmt: , line:225:7, endln:340:14
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:337:19, endln:339:12
              |vpiParent:
              \_case_item: , line:337:9, endln:339:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:338:12, endln:338:38
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:337:19, endln:339:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:338:34, endln:338:38
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.illegal_instruction), line:338:12, endln:338:31
                  |vpiParent:
                  \_assignment: , line:338:12, endln:338:38
                  |vpiName:illegal_instruction
                  |vpiFullName:work@vscale_ctrl.illegal_instruction
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:348:4, endln:387:7
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_event_control: , line:348:11, endln:348:15
      |vpiParent:
      \_always: , line:348:4, endln:387:7
      |vpiStmt:
      \_begin: (work@vscale_ctrl), line:348:16, endln:387:7
        |vpiParent:
        \_event_control: , line:348:11, endln:348:15
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_assignment: , line:349:7, endln:349:23
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:348:16, endln:387:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:349:19, endln:349:23
            |vpiDecompile:2'd0
            |vpiSize:2
            |DEC:0
            |vpiConstType:1
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.md_req_op), line:349:7, endln:349:16
            |vpiParent:
            \_assignment: , line:349:7, endln:349:23
            |vpiName:md_req_op
            |vpiFullName:work@vscale_ctrl.md_req_op
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.md_req_op), line:32:44, endln:32:53
        |vpiStmt:
        \_assignment: , line:350:7, endln:350:29
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:348:16, endln:387:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:350:28, endln:350:29
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.md_req_in_1_signed), line:350:7, endln:350:25
            |vpiParent:
            \_assignment: , line:350:7, endln:350:29
            |vpiName:md_req_in_1_signed
            |vpiFullName:work@vscale_ctrl.md_req_in_1_signed
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.md_req_in_1_signed), line:30:55, endln:30:73
        |vpiStmt:
        \_assignment: , line:351:7, endln:351:29
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:348:16, endln:387:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:351:28, endln:351:29
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.md_req_in_2_signed), line:351:7, endln:351:25
            |vpiParent:
            \_assignment: , line:351:7, endln:351:29
            |vpiName:md_req_in_2_signed
            |vpiFullName:work@vscale_ctrl.md_req_in_2_signed
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.md_req_in_2_signed), line:31:55, endln:31:73
        |vpiStmt:
        \_assignment: , line:352:7, endln:352:28
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:348:16, endln:387:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:352:24, endln:352:28
            |vpiDecompile:2'd0
            |vpiSize:2
            |DEC:0
            |vpiConstType:1
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.md_req_out_sel), line:352:7, endln:352:21
            |vpiParent:
            \_assignment: , line:352:7, endln:352:28
            |vpiName:md_req_out_sel
            |vpiFullName:work@vscale_ctrl.md_req_out_sel
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.md_req_out_sel), line:33:39, endln:33:53
        |vpiStmt:
        \_case_stmt: , line:353:7, endln:386:14
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:348:16, endln:387:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_ctrl.funct3), line:353:13, endln:353:19
            |vpiParent:
            \_begin: (work@vscale_ctrl), line:348:16, endln:387:7
            |vpiName:funct3
            |vpiFullName:work@vscale_ctrl.funct3
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
          |vpiCaseItem:
          \_case_item: , line:354:9, endln:355:12
            |vpiParent:
            \_case_stmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_constant: , line:354:9, endln:354:13
              |vpiParent:
              \_case_item: , line:354:9, endln:355:12
              |vpiDecompile:3'd0
              |vpiSize:3
              |DEC:0
              |vpiConstType:1
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:354:16, endln:355:12
              |vpiParent:
              \_case_item: , line:354:9, endln:355:12
              |vpiFullName:work@vscale_ctrl
          |vpiCaseItem:
          \_case_item: , line:356:9, endln:360:12
            |vpiParent:
            \_case_stmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_constant: , line:356:9, endln:356:13
              |vpiParent:
              \_case_item: , line:356:9, endln:360:12
              |vpiDecompile:3'd1
              |vpiSize:3
              |DEC:1
              |vpiConstType:1
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:356:16, endln:360:12
              |vpiParent:
              \_case_item: , line:356:9, endln:360:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:357:12, endln:357:34
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:356:16, endln:360:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:357:33, endln:357:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_in_1_signed), line:357:12, endln:357:30
                  |vpiParent:
                  \_assignment: , line:357:12, endln:357:34
                  |vpiName:md_req_in_1_signed
                  |vpiFullName:work@vscale_ctrl.md_req_in_1_signed
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_in_1_signed), line:30:55, endln:30:73
              |vpiStmt:
              \_assignment: , line:358:12, endln:358:34
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:356:16, endln:360:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:358:33, endln:358:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_in_2_signed), line:358:12, endln:358:30
                  |vpiParent:
                  \_assignment: , line:358:12, endln:358:34
                  |vpiName:md_req_in_2_signed
                  |vpiFullName:work@vscale_ctrl.md_req_in_2_signed
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_in_2_signed), line:31:55, endln:31:73
              |vpiStmt:
              \_assignment: , line:359:12, endln:359:33
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:356:16, endln:360:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:359:29, endln:359:33
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_out_sel), line:359:12, endln:359:26
                  |vpiParent:
                  \_assignment: , line:359:12, endln:359:33
                  |vpiName:md_req_out_sel
                  |vpiFullName:work@vscale_ctrl.md_req_out_sel
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_out_sel), line:33:39, endln:33:53
          |vpiCaseItem:
          \_case_item: , line:361:9, endln:364:12
            |vpiParent:
            \_case_stmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_constant: , line:361:9, endln:361:13
              |vpiParent:
              \_case_item: , line:361:9, endln:364:12
              |vpiDecompile:3'd2
              |vpiSize:3
              |DEC:2
              |vpiConstType:1
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:361:16, endln:364:12
              |vpiParent:
              \_case_item: , line:361:9, endln:364:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:362:12, endln:362:34
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:361:16, endln:364:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:362:33, endln:362:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_in_1_signed), line:362:12, endln:362:30
                  |vpiParent:
                  \_assignment: , line:362:12, endln:362:34
                  |vpiName:md_req_in_1_signed
                  |vpiFullName:work@vscale_ctrl.md_req_in_1_signed
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_in_1_signed), line:30:55, endln:30:73
              |vpiStmt:
              \_assignment: , line:363:12, endln:363:33
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:361:16, endln:364:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:363:29, endln:363:33
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_out_sel), line:363:12, endln:363:26
                  |vpiParent:
                  \_assignment: , line:363:12, endln:363:33
                  |vpiName:md_req_out_sel
                  |vpiFullName:work@vscale_ctrl.md_req_out_sel
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_out_sel), line:33:39, endln:33:53
          |vpiCaseItem:
          \_case_item: , line:365:9, endln:367:12
            |vpiParent:
            \_case_stmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_constant: , line:365:9, endln:365:13
              |vpiParent:
              \_case_item: , line:365:9, endln:367:12
              |vpiDecompile:3'd3
              |vpiSize:3
              |DEC:3
              |vpiConstType:1
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:365:16, endln:367:12
              |vpiParent:
              \_case_item: , line:365:9, endln:367:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:366:12, endln:366:33
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:365:16, endln:367:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:366:29, endln:366:33
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_out_sel), line:366:12, endln:366:26
                  |vpiParent:
                  \_assignment: , line:366:12, endln:366:33
                  |vpiName:md_req_out_sel
                  |vpiFullName:work@vscale_ctrl.md_req_out_sel
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_out_sel), line:33:39, endln:33:53
          |vpiCaseItem:
          \_case_item: , line:368:9, endln:372:12
            |vpiParent:
            \_case_stmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_constant: , line:368:9, endln:368:13
              |vpiParent:
              \_case_item: , line:368:9, endln:372:12
              |vpiDecompile:3'd4
              |vpiSize:3
              |DEC:4
              |vpiConstType:1
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:368:16, endln:372:12
              |vpiParent:
              \_case_item: , line:368:9, endln:372:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:369:12, endln:369:28
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:368:16, endln:372:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:369:24, endln:369:28
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_op), line:369:12, endln:369:21
                  |vpiParent:
                  \_assignment: , line:369:12, endln:369:28
                  |vpiName:md_req_op
                  |vpiFullName:work@vscale_ctrl.md_req_op
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_op), line:32:44, endln:32:53
              |vpiStmt:
              \_assignment: , line:370:12, endln:370:34
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:368:16, endln:372:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:370:33, endln:370:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_in_1_signed), line:370:12, endln:370:30
                  |vpiParent:
                  \_assignment: , line:370:12, endln:370:34
                  |vpiName:md_req_in_1_signed
                  |vpiFullName:work@vscale_ctrl.md_req_in_1_signed
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_in_1_signed), line:30:55, endln:30:73
              |vpiStmt:
              \_assignment: , line:371:12, endln:371:34
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:368:16, endln:372:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:371:33, endln:371:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_in_2_signed), line:371:12, endln:371:30
                  |vpiParent:
                  \_assignment: , line:371:12, endln:371:34
                  |vpiName:md_req_in_2_signed
                  |vpiFullName:work@vscale_ctrl.md_req_in_2_signed
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_in_2_signed), line:31:55, endln:31:73
          |vpiCaseItem:
          \_case_item: , line:373:9, endln:375:12
            |vpiParent:
            \_case_stmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_constant: , line:373:9, endln:373:13
              |vpiParent:
              \_case_item: , line:373:9, endln:375:12
              |vpiDecompile:3'd5
              |vpiSize:3
              |DEC:5
              |vpiConstType:1
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:373:16, endln:375:12
              |vpiParent:
              \_case_item: , line:373:9, endln:375:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:374:12, endln:374:28
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:373:16, endln:375:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:374:24, endln:374:28
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_op), line:374:12, endln:374:21
                  |vpiParent:
                  \_assignment: , line:374:12, endln:374:28
                  |vpiName:md_req_op
                  |vpiFullName:work@vscale_ctrl.md_req_op
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_op), line:32:44, endln:32:53
          |vpiCaseItem:
          \_case_item: , line:376:9, endln:381:12
            |vpiParent:
            \_case_stmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_constant: , line:376:9, endln:376:13
              |vpiParent:
              \_case_item: , line:376:9, endln:381:12
              |vpiDecompile:3'd6
              |vpiSize:3
              |DEC:6
              |vpiConstType:1
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:376:16, endln:381:12
              |vpiParent:
              \_case_item: , line:376:9, endln:381:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:377:12, endln:377:28
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:376:16, endln:381:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:377:24, endln:377:28
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_op), line:377:12, endln:377:21
                  |vpiParent:
                  \_assignment: , line:377:12, endln:377:28
                  |vpiName:md_req_op
                  |vpiFullName:work@vscale_ctrl.md_req_op
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_op), line:32:44, endln:32:53
              |vpiStmt:
              \_assignment: , line:378:12, endln:378:34
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:376:16, endln:381:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:378:33, endln:378:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_in_1_signed), line:378:12, endln:378:30
                  |vpiParent:
                  \_assignment: , line:378:12, endln:378:34
                  |vpiName:md_req_in_1_signed
                  |vpiFullName:work@vscale_ctrl.md_req_in_1_signed
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_in_1_signed), line:30:55, endln:30:73
              |vpiStmt:
              \_assignment: , line:379:12, endln:379:34
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:376:16, endln:381:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:379:33, endln:379:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_in_2_signed), line:379:12, endln:379:30
                  |vpiParent:
                  \_assignment: , line:379:12, endln:379:34
                  |vpiName:md_req_in_2_signed
                  |vpiFullName:work@vscale_ctrl.md_req_in_2_signed
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_in_2_signed), line:31:55, endln:31:73
              |vpiStmt:
              \_assignment: , line:380:12, endln:380:33
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:376:16, endln:381:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:380:29, endln:380:33
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_out_sel), line:380:12, endln:380:26
                  |vpiParent:
                  \_assignment: , line:380:12, endln:380:33
                  |vpiName:md_req_out_sel
                  |vpiFullName:work@vscale_ctrl.md_req_out_sel
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_out_sel), line:33:39, endln:33:53
          |vpiCaseItem:
          \_case_item: , line:382:9, endln:385:12
            |vpiParent:
            \_case_stmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_constant: , line:382:9, endln:382:13
              |vpiParent:
              \_case_item: , line:382:9, endln:385:12
              |vpiDecompile:3'd7
              |vpiSize:3
              |DEC:7
              |vpiConstType:1
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:382:16, endln:385:12
              |vpiParent:
              \_case_item: , line:382:9, endln:385:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:383:12, endln:383:28
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:382:16, endln:385:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:383:24, endln:383:28
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_op), line:383:12, endln:383:21
                  |vpiParent:
                  \_assignment: , line:383:12, endln:383:28
                  |vpiName:md_req_op
                  |vpiFullName:work@vscale_ctrl.md_req_op
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_op), line:32:44, endln:32:53
              |vpiStmt:
              \_assignment: , line:384:12, endln:384:33
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:382:16, endln:385:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:384:29, endln:384:33
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.md_req_out_sel), line:384:12, endln:384:26
                  |vpiParent:
                  \_assignment: , line:384:12, endln:384:33
                  |vpiName:md_req_out_sel
                  |vpiFullName:work@vscale_ctrl.md_req_out_sel
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.md_req_out_sel), line:33:39, endln:33:53
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:389:4, endln:401:7
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_event_control: , line:389:11, endln:389:15
      |vpiParent:
      \_always: , line:389:4, endln:401:7
      |vpiStmt:
      \_begin: (work@vscale_ctrl), line:389:16, endln:401:7
        |vpiParent:
        \_event_control: , line:389:11, endln:389:15
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_case_stmt: , line:390:7, endln:400:14
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:389:16, endln:401:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_ctrl.funct3), line:390:13, endln:390:19
            |vpiParent:
            \_begin: (work@vscale_ctrl), line:389:16, endln:401:7
            |vpiName:funct3
            |vpiFullName:work@vscale_ctrl.funct3
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
          |vpiCaseItem:
          \_case_item: , line:391:9, endln:391:39
            |vpiParent:
            \_case_stmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_constant: , line:391:9, endln:391:10
              |vpiParent:
              \_case_item: , line:391:9, endln:391:39
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiStmt:
            \_assignment: , line:391:13, endln:391:38
              |vpiParent:
              \_case_item: , line:391:9, endln:391:39
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_ctrl.add_or_sub), line:391:28, endln:391:38
                |vpiParent:
                \_assignment: , line:391:13, endln:391:38
                |vpiName:add_or_sub
                |vpiFullName:work@vscale_ctrl.add_or_sub
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.add_or_sub), line:78:43, endln:78:53
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.alu_op_arith), line:391:13, endln:391:25
                |vpiParent:
                \_assignment: , line:391:13, endln:391:38
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.alu_op_arith), line:80:43, endln:80:55
          |vpiCaseItem:
          \_case_item: , line:392:9, endln:392:33
            |vpiParent:
            \_case_stmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_constant: , line:392:9, endln:392:10
              |vpiParent:
              \_case_item: , line:392:9, endln:392:33
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_assignment: , line:392:13, endln:392:32
              |vpiParent:
              \_case_item: , line:392:9, endln:392:33
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:392:28, endln:392:32
                |vpiDecompile:4'd1
                |vpiSize:4
                |DEC:1
                |vpiConstType:1
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.alu_op_arith), line:392:13, endln:392:25
                |vpiParent:
                \_assignment: , line:392:13, endln:392:32
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.alu_op_arith), line:80:43, endln:80:55
          |vpiCaseItem:
          \_case_item: , line:393:9, endln:393:34
            |vpiParent:
            \_case_stmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_constant: , line:393:9, endln:393:10
              |vpiParent:
              \_case_item: , line:393:9, endln:393:34
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiStmt:
            \_assignment: , line:393:13, endln:393:33
              |vpiParent:
              \_case_item: , line:393:9, endln:393:34
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:393:28, endln:393:33
                |vpiDecompile:4'd12
                |vpiSize:4
                |DEC:12
                |vpiConstType:1
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.alu_op_arith), line:393:13, endln:393:25
                |vpiParent:
                \_assignment: , line:393:13, endln:393:33
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.alu_op_arith), line:80:43, endln:80:55
          |vpiCaseItem:
          \_case_item: , line:394:9, endln:394:34
            |vpiParent:
            \_case_stmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_constant: , line:394:9, endln:394:10
              |vpiParent:
              \_case_item: , line:394:9, endln:394:34
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiStmt:
            \_assignment: , line:394:13, endln:394:33
              |vpiParent:
              \_case_item: , line:394:9, endln:394:34
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:394:28, endln:394:33
                |vpiDecompile:4'd14
                |vpiSize:4
                |DEC:14
                |vpiConstType:1
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.alu_op_arith), line:394:13, endln:394:25
                |vpiParent:
                \_assignment: , line:394:13, endln:394:33
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.alu_op_arith), line:80:43, endln:80:55
          |vpiCaseItem:
          \_case_item: , line:395:9, endln:395:33
            |vpiParent:
            \_case_stmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_constant: , line:395:9, endln:395:10
              |vpiParent:
              \_case_item: , line:395:9, endln:395:33
              |vpiDecompile:4
              |vpiSize:64
              |UINT:4
              |vpiConstType:9
            |vpiStmt:
            \_assignment: , line:395:13, endln:395:32
              |vpiParent:
              \_case_item: , line:395:9, endln:395:33
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:395:28, endln:395:32
                |vpiDecompile:4'd4
                |vpiSize:4
                |DEC:4
                |vpiConstType:1
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.alu_op_arith), line:395:13, endln:395:25
                |vpiParent:
                \_assignment: , line:395:13, endln:395:32
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.alu_op_arith), line:80:43, endln:80:55
          |vpiCaseItem:
          \_case_item: , line:396:9, endln:396:39
            |vpiParent:
            \_case_stmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_constant: , line:396:9, endln:396:10
              |vpiParent:
              \_case_item: , line:396:9, endln:396:39
              |vpiDecompile:5
              |vpiSize:64
              |UINT:5
              |vpiConstType:9
            |vpiStmt:
            \_assignment: , line:396:13, endln:396:38
              |vpiParent:
              \_case_item: , line:396:9, endln:396:39
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_ctrl.srl_or_sra), line:396:28, endln:396:38
                |vpiParent:
                \_assignment: , line:396:13, endln:396:38
                |vpiName:srl_or_sra
                |vpiFullName:work@vscale_ctrl.srl_or_sra
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.srl_or_sra), line:79:43, endln:79:53
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.alu_op_arith), line:396:13, endln:396:25
                |vpiParent:
                \_assignment: , line:396:13, endln:396:38
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.alu_op_arith), line:80:43, endln:80:55
          |vpiCaseItem:
          \_case_item: , line:397:9, endln:397:33
            |vpiParent:
            \_case_stmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_constant: , line:397:9, endln:397:10
              |vpiParent:
              \_case_item: , line:397:9, endln:397:33
              |vpiDecompile:6
              |vpiSize:64
              |UINT:6
              |vpiConstType:9
            |vpiStmt:
            \_assignment: , line:397:13, endln:397:32
              |vpiParent:
              \_case_item: , line:397:9, endln:397:33
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:397:28, endln:397:32
                |vpiDecompile:4'd6
                |vpiSize:4
                |DEC:6
                |vpiConstType:1
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.alu_op_arith), line:397:13, endln:397:25
                |vpiParent:
                \_assignment: , line:397:13, endln:397:32
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.alu_op_arith), line:80:43, endln:80:55
          |vpiCaseItem:
          \_case_item: , line:398:9, endln:398:33
            |vpiParent:
            \_case_stmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_constant: , line:398:9, endln:398:10
              |vpiParent:
              \_case_item: , line:398:9, endln:398:33
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
              |vpiConstType:9
            |vpiStmt:
            \_assignment: , line:398:13, endln:398:32
              |vpiParent:
              \_case_item: , line:398:9, endln:398:33
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:398:28, endln:398:32
                |vpiDecompile:4'd7
                |vpiSize:4
                |DEC:7
                |vpiConstType:1
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.alu_op_arith), line:398:13, endln:398:25
                |vpiParent:
                \_assignment: , line:398:13, endln:398:32
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.alu_op_arith), line:80:43, endln:80:55
          |vpiCaseItem:
          \_case_item: , line:399:9, endln:399:39
            |vpiParent:
            \_case_stmt: , line:390:7, endln:400:14
            |vpiStmt:
            \_assignment: , line:399:19, endln:399:38
              |vpiParent:
              \_case_item: , line:399:9, endln:399:39
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:399:34, endln:399:38
                |vpiDecompile:4'd0
                |vpiSize:4
                |DEC:0
                |vpiConstType:1
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.alu_op_arith), line:399:19, endln:399:31
                |vpiParent:
                \_assignment: , line:399:19, endln:399:38
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.alu_op_arith), line:80:43, endln:80:55
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:415:4, endln:431:7
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_event_control: , line:415:11, endln:415:15
      |vpiParent:
      \_always: , line:415:4, endln:431:7
      |vpiStmt:
      \_begin: (work@vscale_ctrl), line:415:16, endln:431:7
        |vpiParent:
        \_event_control: , line:415:11, endln:415:15
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_if_else: , line:416:7, endln:430:10
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:415:16, endln:431:7
          |vpiCondition:
          \_operation: , line:416:11, endln:416:39
            |vpiParent:
            \_begin: (work@vscale_ctrl), line:415:16, endln:431:7
            |vpiOpType:27
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.exception), line:416:11, endln:416:20
              |vpiParent:
              \_operation: , line:416:11, endln:416:39
              |vpiName:exception
              |vpiFullName:work@vscale_ctrl.exception
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.exception), line:117:55, endln:117:64
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.interrupt_taken), line:416:24, endln:416:39
              |vpiParent:
              \_operation: , line:416:11, endln:416:39
              |vpiName:interrupt_taken
              |vpiFullName:work@vscale_ctrl.interrupt_taken
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
          |vpiStmt:
          \_begin: (work@vscale_ctrl), line:416:41, endln:418:10
            |vpiParent:
            \_if_else: , line:416:7, endln:430:10
            |vpiFullName:work@vscale_ctrl
            |vpiStmt:
            \_assignment: , line:417:10, endln:417:27
              |vpiParent:
              \_begin: (work@vscale_ctrl), line:416:41, endln:418:10
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:417:23, endln:417:27
                |vpiDecompile:3'd5
                |vpiSize:3
                |DEC:5
                |vpiConstType:1
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.PC_src_sel), line:417:10, endln:417:20
                |vpiParent:
                \_assignment: , line:417:10, endln:417:27
                |vpiName:PC_src_sel
                |vpiFullName:work@vscale_ctrl.PC_src_sel
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.PC_src_sel), line:17:39, endln:17:49
          |vpiElseStmt:
          \_if_else: , line:418:16, endln:430:10
            |vpiParent:
            \_if_else: , line:416:7, endln:430:10
            |vpiCondition:
            \_operation: , line:418:20, endln:418:57
              |vpiParent:
              \_if_else: , line:416:7, endln:430:10
              |vpiOpType:27
              |vpiOperand:
              \_ref_obj: (work@vscale_ctrl.replay_IF), line:418:20, endln:418:29
                |vpiParent:
                \_operation: , line:418:20, endln:418:57
                |vpiName:replay_IF
                |vpiFullName:work@vscale_ctrl.replay_IF
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.replay_IF), line:56:55, endln:56:64
              |vpiOperand:
              \_operation: , line:418:34, endln:418:56
                |vpiParent:
                \_operation: , line:418:20, endln:418:57
                |vpiOpType:26
                |vpiOperand:
                \_ref_obj: (work@vscale_ctrl.stall_IF), line:418:34, endln:418:42
                  |vpiParent:
                  \_operation: , line:418:34, endln:418:56
                  |vpiName:stall_IF
                  |vpiFullName:work@vscale_ctrl.stall_IF
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.stall_IF), line:44:55, endln:44:63
                |vpiOperand:
                \_operation: , line:418:46, endln:418:56
                  |vpiParent:
                  \_operation: , line:418:34, endln:418:56
                  |vpiOpType:3
                  |vpiOperand:
                  \_ref_obj: (work@vscale_ctrl.imem_wait), line:418:47, endln:418:56
                    |vpiParent:
                    \_operation: , line:418:46, endln:418:56
                    |vpiName:imem_wait
                    |vpiFullName:work@vscale_ctrl.imem_wait
                    |vpiActual:
                    \_logic_net: (work@vscale_ctrl.imem_wait), line:11:55, endln:11:64
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:418:59, endln:420:10
              |vpiParent:
              \_if_else: , line:418:16, endln:430:10
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:419:10, endln:419:27
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:418:59, endln:420:10
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:419:23, endln:419:27
                  |vpiDecompile:3'd4
                  |vpiSize:3
                  |DEC:4
                  |vpiConstType:1
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.PC_src_sel), line:419:10, endln:419:20
                  |vpiParent:
                  \_assignment: , line:419:10, endln:419:27
                  |vpiName:PC_src_sel
                  |vpiFullName:work@vscale_ctrl.PC_src_sel
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.PC_src_sel), line:17:39, endln:17:49
            |vpiElseStmt:
            \_if_else: , line:420:16, endln:430:10
              |vpiParent:
              \_if_else: , line:418:16, endln:430:10
              |vpiCondition:
              \_ref_obj: (work@vscale_ctrl.eret), line:420:20, endln:420:24
                |vpiParent:
                \_if_else: , line:418:16, endln:430:10
                |vpiName:eret
                |vpiFullName:work@vscale_ctrl.eret
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.eret), line:35:55, endln:35:59
              |vpiStmt:
              \_begin: (work@vscale_ctrl), line:420:26, endln:422:10
                |vpiParent:
                \_if_else: , line:420:16, endln:430:10
                |vpiFullName:work@vscale_ctrl
                |vpiStmt:
                \_assignment: , line:421:10, endln:421:27
                  |vpiParent:
                  \_begin: (work@vscale_ctrl), line:420:26, endln:422:10
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_constant: , line:421:23, endln:421:27
                    |vpiDecompile:3'd6
                    |vpiSize:3
                    |DEC:6
                    |vpiConstType:1
                  |vpiLhs:
                  \_ref_obj: (work@vscale_ctrl.PC_src_sel), line:421:10, endln:421:20
                    |vpiParent:
                    \_assignment: , line:421:10, endln:421:27
                    |vpiName:PC_src_sel
                    |vpiFullName:work@vscale_ctrl.PC_src_sel
                    |vpiActual:
                    \_logic_net: (work@vscale_ctrl.PC_src_sel), line:17:39, endln:17:49
              |vpiElseStmt:
              \_if_else: , line:422:16, endln:430:10
                |vpiParent:
                \_if_else: , line:420:16, endln:430:10
                |vpiCondition:
                \_ref_obj: (work@vscale_ctrl.branch_taken), line:422:20, endln:422:32
                  |vpiParent:
                  \_if_else: , line:420:16, endln:430:10
                  |vpiName:branch_taken
                  |vpiFullName:work@vscale_ctrl.branch_taken
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.branch_taken), line:82:55, endln:82:67
                |vpiStmt:
                \_begin: (work@vscale_ctrl), line:422:34, endln:424:10
                  |vpiParent:
                  \_if_else: , line:422:16, endln:430:10
                  |vpiFullName:work@vscale_ctrl
                  |vpiStmt:
                  \_assignment: , line:423:10, endln:423:27
                    |vpiParent:
                    \_begin: (work@vscale_ctrl), line:422:34, endln:424:10
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_constant: , line:423:23, endln:423:27
                      |vpiDecompile:3'd1
                      |vpiSize:3
                      |DEC:1
                      |vpiConstType:1
                    |vpiLhs:
                    \_ref_obj: (work@vscale_ctrl.PC_src_sel), line:423:10, endln:423:20
                      |vpiParent:
                      \_assignment: , line:423:10, endln:423:27
                      |vpiName:PC_src_sel
                      |vpiFullName:work@vscale_ctrl.PC_src_sel
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.PC_src_sel), line:17:39, endln:17:49
                |vpiElseStmt:
                \_if_else: , line:424:16, endln:430:10
                  |vpiParent:
                  \_if_else: , line:422:16, endln:430:10
                  |vpiCondition:
                  \_ref_obj: (work@vscale_ctrl.jal), line:424:20, endln:424:23
                    |vpiParent:
                    \_if_else: , line:422:16, endln:430:10
                    |vpiName:jal
                    |vpiFullName:work@vscale_ctrl.jal
                    |vpiActual:
                    \_logic_net: (work@vscale_ctrl.jal), line:86:55, endln:86:58
                  |vpiStmt:
                  \_begin: (work@vscale_ctrl), line:424:25, endln:426:10
                    |vpiParent:
                    \_if_else: , line:424:16, endln:430:10
                    |vpiFullName:work@vscale_ctrl
                    |vpiStmt:
                    \_assignment: , line:425:10, endln:425:27
                      |vpiParent:
                      \_begin: (work@vscale_ctrl), line:424:25, endln:426:10
                      |vpiOpType:82
                      |vpiBlocking:1
                      |vpiRhs:
                      \_constant: , line:425:23, endln:425:27
                        |vpiDecompile:3'd2
                        |vpiSize:3
                        |DEC:2
                        |vpiConstType:1
                      |vpiLhs:
                      \_ref_obj: (work@vscale_ctrl.PC_src_sel), line:425:10, endln:425:20
                        |vpiParent:
                        \_assignment: , line:425:10, endln:425:27
                        |vpiName:PC_src_sel
                        |vpiFullName:work@vscale_ctrl.PC_src_sel
                        |vpiActual:
                        \_logic_net: (work@vscale_ctrl.PC_src_sel), line:17:39, endln:17:49
                  |vpiElseStmt:
                  \_if_else: , line:426:16, endln:430:10
                    |vpiParent:
                    \_if_else: , line:424:16, endln:430:10
                    |vpiCondition:
                    \_ref_obj: (work@vscale_ctrl.jalr), line:426:20, endln:426:24
                      |vpiParent:
                      \_if_else: , line:424:16, endln:430:10
                      |vpiName:jalr
                      |vpiFullName:work@vscale_ctrl.jalr
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.jalr), line:88:55, endln:88:59
                    |vpiStmt:
                    \_begin: (work@vscale_ctrl), line:426:26, endln:428:10
                      |vpiParent:
                      \_if_else: , line:426:16, endln:430:10
                      |vpiFullName:work@vscale_ctrl
                      |vpiStmt:
                      \_assignment: , line:427:10, endln:427:27
                        |vpiParent:
                        \_begin: (work@vscale_ctrl), line:426:26, endln:428:10
                        |vpiOpType:82
                        |vpiBlocking:1
                        |vpiRhs:
                        \_constant: , line:427:23, endln:427:27
                          |vpiDecompile:3'd3
                          |vpiSize:3
                          |DEC:3
                          |vpiConstType:1
                        |vpiLhs:
                        \_ref_obj: (work@vscale_ctrl.PC_src_sel), line:427:10, endln:427:20
                          |vpiParent:
                          \_assignment: , line:427:10, endln:427:27
                          |vpiName:PC_src_sel
                          |vpiFullName:work@vscale_ctrl.PC_src_sel
                          |vpiActual:
                          \_logic_net: (work@vscale_ctrl.PC_src_sel), line:17:39, endln:17:49
                    |vpiElseStmt:
                    \_begin: (work@vscale_ctrl), line:428:16, endln:430:10
                      |vpiParent:
                      \_if_else: , line:426:16, endln:430:10
                      |vpiFullName:work@vscale_ctrl
                      |vpiStmt:
                      \_assignment: , line:429:10, endln:429:27
                        |vpiParent:
                        \_begin: (work@vscale_ctrl), line:428:16, endln:430:10
                        |vpiOpType:82
                        |vpiBlocking:1
                        |vpiRhs:
                        \_constant: , line:429:23, endln:429:27
                          |vpiDecompile:3'd0
                          |vpiSize:3
                          |DEC:0
                          |vpiConstType:1
                        |vpiLhs:
                        \_ref_obj: (work@vscale_ctrl.PC_src_sel), line:429:10, endln:429:20
                          |vpiParent:
                          \_assignment: , line:429:10, endln:429:27
                          |vpiName:PC_src_sel
                          |vpiFullName:work@vscale_ctrl.PC_src_sel
                          |vpiActual:
                          \_logic_net: (work@vscale_ctrl.PC_src_sel), line:17:39, endln:17:49
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:435:4, endln:456:7
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_event_control: , line:435:11, endln:435:25
      |vpiParent:
      \_always: , line:435:4, endln:456:7
      |vpiCondition:
      \_operation: , line:435:13, endln:435:24
        |vpiParent:
        \_event_control: , line:435:11, endln:435:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.clk), line:435:21, endln:435:24
          |vpiParent:
          \_operation: , line:435:13, endln:435:24
          |vpiName:clk
          |vpiFullName:work@vscale_ctrl.clk
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.clk), line:8:55, endln:8:58
      |vpiStmt:
      \_begin: (work@vscale_ctrl), line:435:26, endln:456:7
        |vpiParent:
        \_event_control: , line:435:11, endln:435:25
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_if_else: , line:436:7, endln:455:10
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:435:26, endln:456:7
          |vpiCondition:
          \_ref_obj: (work@vscale_ctrl.reset), line:436:11, endln:436:16
            |vpiParent:
            \_begin: (work@vscale_ctrl), line:435:26, endln:456:7
            |vpiName:reset
            |vpiFullName:work@vscale_ctrl.reset
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.reset), line:9:55, endln:9:60
          |vpiStmt:
          \_begin: (work@vscale_ctrl), line:436:18, endln:444:10
            |vpiParent:
            \_if_else: , line:436:7, endln:455:10
            |vpiFullName:work@vscale_ctrl
            |vpiStmt:
            \_assignment: , line:437:10, endln:437:29
              |vpiParent:
              \_begin: (work@vscale_ctrl), line:436:18, endln:444:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:437:28, endln:437:29
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.prev_killed_WB), line:437:10, endln:437:24
                |vpiParent:
                \_assignment: , line:437:10, endln:437:29
                |vpiName:prev_killed_WB
                |vpiFullName:work@vscale_ctrl.prev_killed_WB
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.prev_killed_WB), line:109:55, endln:109:69
            |vpiStmt:
            \_assignment: , line:438:10, endln:438:24
              |vpiParent:
              \_begin: (work@vscale_ctrl), line:436:18, endln:444:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:438:23, endln:438:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.had_ex_WB), line:438:10, endln:438:19
                |vpiParent:
                \_assignment: , line:438:10, endln:438:24
                |vpiName:had_ex_WB
                |vpiFullName:work@vscale_ctrl.had_ex_WB
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.had_ex_WB), line:105:55, endln:105:64
            |vpiStmt:
            \_assignment: , line:439:10, endln:439:33
              |vpiParent:
              \_begin: (work@vscale_ctrl), line:436:18, endln:444:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:439:32, endln:439:33
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.wr_reg_unkilled_WB), line:439:10, endln:439:28
                |vpiParent:
                \_assignment: , line:439:10, endln:439:33
                |vpiName:wr_reg_unkilled_WB
                |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_WB
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_WB), line:104:55, endln:104:73
            |vpiStmt:
            \_assignment: , line:440:10, endln:440:26
              |vpiParent:
              \_begin: (work@vscale_ctrl), line:436:18, endln:444:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:440:25, endln:440:26
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.store_in_WB), line:440:10, endln:440:21
                |vpiParent:
                \_assignment: , line:440:10, endln:440:26
                |vpiName:store_in_WB
                |vpiFullName:work@vscale_ctrl.store_in_WB
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.store_in_WB), line:107:55, endln:107:66
            |vpiStmt:
            \_assignment: , line:441:10, endln:441:25
              |vpiParent:
              \_begin: (work@vscale_ctrl), line:436:18, endln:444:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:441:24, endln:441:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.dmem_en_WB), line:441:10, endln:441:20
                |vpiParent:
                \_assignment: , line:441:10, endln:441:25
                |vpiName:dmem_en_WB
                |vpiFullName:work@vscale_ctrl.dmem_en_WB
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.dmem_en_WB), line:108:55, endln:108:65
            |vpiStmt:
            \_assignment: , line:442:10, endln:442:25
              |vpiParent:
              \_begin: (work@vscale_ctrl), line:436:18, endln:444:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:442:24, endln:442:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.uses_md_WB), line:442:10, endln:442:20
                |vpiParent:
                \_assignment: , line:442:10, endln:442:25
                |vpiName:uses_md_WB
                |vpiFullName:work@vscale_ctrl.uses_md_WB
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.uses_md_WB), line:110:55, endln:110:65
            |vpiStmt:
            \_assignment: , line:443:3, endln:443:23
              |vpiParent:
              \_begin: (work@vscale_ctrl), line:436:18, endln:444:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:443:22, endln:443:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_ctrl.wfi_unkilled_WB), line:443:3, endln:443:18
                |vpiParent:
                \_assignment: , line:443:3, endln:443:23
                |vpiName:wfi_unkilled_WB
                |vpiFullName:work@vscale_ctrl.wfi_unkilled_WB
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.wfi_unkilled_WB), line:111:20, endln:111:35
          |vpiElseStmt:
          \_if_stmt: , line:444:16, endln:455:10
            |vpiParent:
            \_if_else: , line:436:7, endln:455:10
            |vpiCondition:
            \_operation: , line:444:20, endln:444:29
              |vpiParent:
              \_if_else: , line:436:7, endln:455:10
              |vpiOpType:3
              |vpiOperand:
              \_ref_obj: (work@vscale_ctrl.stall_WB), line:444:21, endln:444:29
                |vpiParent:
                \_operation: , line:444:20, endln:444:29
                |vpiName:stall_WB
                |vpiFullName:work@vscale_ctrl.stall_WB
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.stall_WB), line:48:55, endln:48:63
            |vpiStmt:
            \_begin: (work@vscale_ctrl), line:444:31, endln:455:10
              |vpiParent:
              \_if_stmt: , line:444:16, endln:455:10
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_assignment: , line:445:10, endln:445:37
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_ctrl.killed_DX), line:445:28, endln:445:37
                  |vpiParent:
                  \_assignment: , line:445:10, endln:445:37
                  |vpiName:killed_DX
                  |vpiFullName:work@vscale_ctrl.killed_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.killed_DX), line:96:55, endln:96:64
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.prev_killed_WB), line:445:10, endln:445:24
                  |vpiParent:
                  \_assignment: , line:445:10, endln:445:37
                  |vpiName:prev_killed_WB
                  |vpiFullName:work@vscale_ctrl.prev_killed_WB
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.prev_killed_WB), line:109:55, endln:109:69
              |vpiStmt:
              \_assignment: , line:446:10, endln:446:28
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_ctrl.ex_DX), line:446:23, endln:446:28
                  |vpiParent:
                  \_assignment: , line:446:10, endln:446:28
                  |vpiName:ex_DX
                  |vpiFullName:work@vscale_ctrl.ex_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.ex_DX), line:94:55, endln:94:60
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.had_ex_WB), line:446:10, endln:446:19
                  |vpiParent:
                  \_assignment: , line:446:10, endln:446:28
                  |vpiName:had_ex_WB
                  |vpiFullName:work@vscale_ctrl.had_ex_WB
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.had_ex_WB), line:105:55, endln:105:64
              |vpiStmt:
              \_assignment: , line:447:10, endln:447:41
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_ctrl.wr_reg_DX), line:447:32, endln:447:41
                  |vpiParent:
                  \_assignment: , line:447:10, endln:447:41
                  |vpiName:wr_reg_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wr_reg_DX), line:91:55, endln:91:64
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.wr_reg_unkilled_WB), line:447:10, endln:447:28
                  |vpiParent:
                  \_assignment: , line:447:10, endln:447:41
                  |vpiName:wr_reg_unkilled_WB
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_WB
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_WB), line:104:55, endln:104:73
              |vpiStmt:
              \_assignment: , line:448:10, endln:448:40
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_ctrl.wb_src_sel_DX), line:448:27, endln:448:40
                  |vpiParent:
                  \_assignment: , line:448:10, endln:448:40
                  |vpiName:wb_src_sel_DX
                  |vpiFullName:work@vscale_ctrl.wb_src_sel_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wb_src_sel_DX), line:92:39, endln:92:52
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.wb_src_sel_WB), line:448:10, endln:448:23
                  |vpiParent:
                  \_assignment: , line:448:10, endln:448:40
                  |vpiName:wb_src_sel_WB
                  |vpiFullName:work@vscale_ctrl.wb_src_sel_WB
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wb_src_sel_WB), line:43:39, endln:43:52
              |vpiStmt:
              \_assignment: , line:449:10, endln:449:39
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_ctrl.ex_code_DX), line:449:29, endln:449:39
                  |vpiParent:
                  \_assignment: , line:449:10, endln:449:39
                  |vpiName:ex_code_DX
                  |vpiFullName:work@vscale_ctrl.ex_code_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.ex_code_DX), line:95:44, endln:95:54
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.prev_ex_code_WB), line:449:10, endln:449:25
                  |vpiParent:
                  \_assignment: , line:449:10, endln:449:39
                  |vpiName:prev_ex_code_WB
                  |vpiFullName:work@vscale_ctrl.prev_ex_code_WB
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.prev_ex_code_WB), line:106:44, endln:106:59
              |vpiStmt:
              \_assignment: , line:450:10, endln:450:38
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_ctrl.reg_to_wr_DX), line:450:26, endln:450:38
                  |vpiParent:
                  \_assignment: , line:450:10, endln:450:38
                  |vpiName:reg_to_wr_DX
                  |vpiFullName:work@vscale_ctrl.reg_to_wr_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.reg_to_wr_DX), line:72:41, endln:72:53
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.reg_to_wr_WB), line:450:10, endln:450:22
                  |vpiParent:
                  \_assignment: , line:450:10, endln:450:38
                  |vpiName:reg_to_wr_WB
                  |vpiFullName:work@vscale_ctrl.reg_to_wr_WB
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.reg_to_wr_WB), line:42:41, endln:42:53
              |vpiStmt:
              \_assignment: , line:451:10, endln:451:33
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_ctrl.dmem_wen), line:451:25, endln:451:33
                  |vpiParent:
                  \_assignment: , line:451:10, endln:451:33
                  |vpiName:dmem_wen
                  |vpiFullName:work@vscale_ctrl.dmem_wen
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.dmem_wen), line:25:55, endln:25:63
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.store_in_WB), line:451:10, endln:451:21
                  |vpiParent:
                  \_assignment: , line:451:10, endln:451:33
                  |vpiName:store_in_WB
                  |vpiFullName:work@vscale_ctrl.store_in_WB
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.store_in_WB), line:107:55, endln:107:66
              |vpiStmt:
              \_assignment: , line:452:10, endln:452:31
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_ctrl.dmem_en), line:452:24, endln:452:31
                  |vpiParent:
                  \_assignment: , line:452:10, endln:452:31
                  |vpiName:dmem_en
                  |vpiFullName:work@vscale_ctrl.dmem_en
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.dmem_en), line:24:55, endln:24:62
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.dmem_en_WB), line:452:10, endln:452:20
                  |vpiParent:
                  \_assignment: , line:452:10, endln:452:31
                  |vpiName:dmem_en_WB
                  |vpiFullName:work@vscale_ctrl.dmem_en_WB
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.dmem_en_WB), line:108:55, endln:108:65
              |vpiStmt:
              \_assignment: , line:453:10, endln:453:31
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_ctrl.uses_md), line:453:24, endln:453:31
                  |vpiParent:
                  \_assignment: , line:453:10, endln:453:31
                  |vpiName:uses_md
                  |vpiFullName:work@vscale_ctrl.uses_md
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.uses_md), line:98:55, endln:98:62
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.uses_md_WB), line:453:10, endln:453:20
                  |vpiParent:
                  \_assignment: , line:453:10, endln:453:31
                  |vpiName:uses_md_WB
                  |vpiFullName:work@vscale_ctrl.uses_md_WB
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.uses_md_WB), line:110:55, endln:110:65
              |vpiStmt:
              \_assignment: , line:454:3, endln:454:28
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_ctrl.wfi_DX), line:454:22, endln:454:28
                  |vpiParent:
                  \_assignment: , line:454:3, endln:454:28
                  |vpiName:wfi_DX
                  |vpiFullName:work@vscale_ctrl.wfi_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wfi_DX), line:100:20, endln:100:26
                |vpiLhs:
                \_ref_obj: (work@vscale_ctrl.wfi_unkilled_WB), line:454:3, endln:454:18
                  |vpiParent:
                  \_assignment: , line:454:3, endln:454:28
                  |vpiName:wfi_unkilled_WB
                  |vpiFullName:work@vscale_ctrl.wfi_unkilled_WB
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.wfi_unkilled_WB), line:111:20, endln:111:35
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:469:4, endln:478:7
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_event_control: , line:469:11, endln:469:15
      |vpiParent:
      \_always: , line:469:4, endln:478:7
      |vpiStmt:
      \_begin: (work@vscale_ctrl), line:469:16, endln:478:7
        |vpiParent:
        \_event_control: , line:469:11, endln:469:15
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_assignment: , line:470:7, endln:470:35
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:469:16, endln:478:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@vscale_ctrl.prev_ex_code_WB), line:470:20, endln:470:35
            |vpiParent:
            \_assignment: , line:470:7, endln:470:35
            |vpiName:prev_ex_code_WB
            |vpiFullName:work@vscale_ctrl.prev_ex_code_WB
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.prev_ex_code_WB), line:106:44, endln:106:59
          |vpiLhs:
          \_ref_obj: (work@vscale_ctrl.ex_code_WB), line:470:7, endln:470:17
            |vpiParent:
            \_assignment: , line:470:7, endln:470:35
            |vpiName:ex_code_WB
            |vpiFullName:work@vscale_ctrl.ex_code_WB
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.ex_code_WB), line:115:44, endln:115:54
        |vpiStmt:
        \_if_stmt: , line:471:7, endln:477:10
          |vpiParent:
          \_begin: (work@vscale_ctrl), line:469:16, endln:478:7
          |vpiCondition:
          \_operation: , line:471:11, endln:471:21
            |vpiParent:
            \_begin: (work@vscale_ctrl), line:469:16, endln:478:7
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.had_ex_WB), line:471:12, endln:471:21
              |vpiParent:
              \_operation: , line:471:11, endln:471:21
              |vpiName:had_ex_WB
              |vpiFullName:work@vscale_ctrl.had_ex_WB
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.had_ex_WB), line:105:55, endln:105:64
          |vpiStmt:
          \_begin: (work@vscale_ctrl), line:471:23, endln:477:10
            |vpiParent:
            \_if_stmt: , line:471:7, endln:477:10
            |vpiFullName:work@vscale_ctrl
            |vpiStmt:
            \_if_stmt: , line:472:10, endln:476:13
              |vpiParent:
              \_begin: (work@vscale_ctrl), line:471:23, endln:477:10
              |vpiCondition:
              \_ref_obj: (work@vscale_ctrl.dmem_access_exception), line:472:14, endln:472:35
                |vpiParent:
                \_begin: (work@vscale_ctrl), line:471:23, endln:477:10
                |vpiName:dmem_access_exception
                |vpiFullName:work@vscale_ctrl.dmem_access_exception
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.dmem_access_exception), line:116:55, endln:116:76
              |vpiStmt:
              \_begin: (work@vscale_ctrl), line:472:37, endln:476:13
                |vpiParent:
                \_if_stmt: , line:472:10, endln:476:13
                |vpiFullName:work@vscale_ctrl
                |vpiStmt:
                \_assignment: , line:473:13, endln:475:27
                  |vpiParent:
                  \_begin: (work@vscale_ctrl), line:472:37, endln:476:13
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_operation: , line:473:26, endln:475:27
                    |vpiParent:
                    \_assignment: , line:473:13, endln:475:27
                    |vpiOpType:32
                    |vpiOperand:
                    \_ref_obj: (work@vscale_ctrl.wr_reg_unkilled_WB), line:473:26, endln:473:44
                      |vpiParent:
                      \_operation: , line:473:26, endln:475:27
                      |vpiName:wr_reg_unkilled_WB
                      |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_WB
                      |vpiActual:
                      \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_WB), line:104:55, endln:104:73
                    |vpiOperand:
                    \_constant: , line:474:26, endln:474:27
                      |vpiParent:
                      \_operation: , line:473:26, endln:475:27
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiOperand:
                    \_constant: , line:475:26, endln:475:27
                      |vpiParent:
                      \_operation: , line:473:26, endln:475:27
                      |vpiDecompile:6
                      |vpiSize:64
                      |UINT:6
                      |vpiConstType:9
                  |vpiLhs:
                  \_ref_obj: (work@vscale_ctrl.ex_code_WB), line:473:13, endln:473:23
                    |vpiParent:
                    \_assignment: , line:473:13, endln:475:27
                    |vpiName:ex_code_WB
                    |vpiFullName:work@vscale_ctrl.ex_code_WB
                    |vpiActual:
                    \_logic_net: (work@vscale_ctrl.ex_code_WB), line:115:44, endln:115:54
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:141:11, endln:141:100
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:141:21, endln:141:100
      |vpiParent:
      \_cont_assign: , line:141:11, endln:141:100
      |vpiOpType:27
      |vpiOperand:
      \_operation: , line:141:21, endln:141:81
        |vpiParent:
        \_operation: , line:141:21, endln:141:100
        |vpiOpType:27
        |vpiOperand:
        \_operation: , line:141:21, endln:141:68
          |vpiParent:
          \_operation: , line:141:21, endln:141:81
          |vpiOpType:27
          |vpiOperand:
          \_operation: , line:141:21, endln:141:56
            |vpiParent:
            \_operation: , line:141:21, endln:141:68
            |vpiOpType:27
            |vpiOperand:
            \_operation: , line:141:21, endln:141:47
              |vpiParent:
              \_operation: , line:141:21, endln:141:56
              |vpiOpType:27
              |vpiOperand:
              \_operation: , line:141:21, endln:141:38
                |vpiParent:
                \_operation: , line:141:21, endln:141:47
                |vpiOpType:27
                |vpiOperand:
                \_ref_obj: (work@vscale_ctrl.stall_IF), line:141:21, endln:141:29
                  |vpiParent:
                  \_operation: , line:141:21, endln:141:38
                  |vpiName:stall_IF
                  |vpiFullName:work@vscale_ctrl.stall_IF
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.stall_IF), line:44:55, endln:44:63
                |vpiOperand:
                \_ref_obj: (work@vscale_ctrl.ex_IF), line:141:33, endln:141:38
                  |vpiParent:
                  \_operation: , line:141:21, endln:141:38
                  |vpiName:ex_IF
                  |vpiFullName:work@vscale_ctrl.ex_IF
                  |vpiActual:
                  \_logic_net: (work@vscale_ctrl.ex_IF), line:59:55, endln:59:60
              |vpiOperand:
              \_ref_obj: (work@vscale_ctrl.ex_DX), line:141:42, endln:141:47
                |vpiParent:
                \_operation: , line:141:21, endln:141:47
                |vpiName:ex_DX
                |vpiFullName:work@vscale_ctrl.ex_DX
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.ex_DX), line:94:55, endln:94:60
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.ex_WB), line:141:51, endln:141:56
              |vpiParent:
              \_operation: , line:141:21, endln:141:56
              |vpiName:ex_WB
              |vpiFullName:work@vscale_ctrl.ex_WB
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.redirect), line:141:60, endln:141:68
            |vpiParent:
            \_operation: , line:141:21, endln:141:68
            |vpiName:redirect
            |vpiFullName:work@vscale_ctrl.redirect
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.redirect), line:89:55, endln:89:63
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.replay_IF), line:141:72, endln:141:81
          |vpiParent:
          \_operation: , line:141:21, endln:141:81
          |vpiName:replay_IF
          |vpiFullName:work@vscale_ctrl.replay_IF
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.replay_IF), line:56:55, endln:56:64
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.interrupt_taken), line:141:85, endln:141:100
        |vpiParent:
        \_operation: , line:141:21, endln:141:100
        |vpiName:interrupt_taken
        |vpiFullName:work@vscale_ctrl.interrupt_taken
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.kill_IF), line:141:11, endln:141:18
      |vpiParent:
      \_cont_assign: , line:141:11, endln:141:100
      |vpiName:kill_IF
      |vpiFullName:work@vscale_ctrl.kill_IF
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.kill_IF), line:45:55, endln:45:62
  |vpiContAssign:
  \_cont_assign: , line:142:11, endln:143:79
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:142:22, endln:143:79
      |vpiParent:
      \_cont_assign: , line:142:11, endln:143:79
      |vpiOpType:27
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.stall_DX), line:142:22, endln:142:30
        |vpiParent:
        \_operation: , line:142:22, endln:143:79
        |vpiName:stall_DX
        |vpiFullName:work@vscale_ctrl.stall_DX
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.stall_DX), line:46:55, endln:46:63
      |vpiOperand:
      \_operation: , line:143:23, endln:143:78
        |vpiParent:
        \_operation: , line:142:22, endln:143:79
        |vpiOpType:26
        |vpiOperand:
        \_operation: , line:143:24, endln:143:46
          |vpiParent:
          \_operation: , line:143:23, endln:143:78
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.imem_wait), line:143:24, endln:143:33
            |vpiParent:
            \_operation: , line:143:24, endln:143:46
            |vpiName:imem_wait
            |vpiFullName:work@vscale_ctrl.imem_wait
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.imem_wait), line:11:55, endln:11:64
          |vpiOperand:
          \_operation: , line:143:37, endln:143:46
            |vpiParent:
            \_operation: , line:143:24, endln:143:46
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.redirect), line:143:38, endln:143:46
              |vpiParent:
              \_operation: , line:143:37, endln:143:46
              |vpiName:redirect
              |vpiFullName:work@vscale_ctrl.redirect
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.redirect), line:89:55, endln:89:63
        |vpiOperand:
        \_operation: , line:143:51, endln:143:78
          |vpiParent:
          \_operation: , line:143:23, endln:143:78
          |vpiOpType:3
          |vpiOperand:
          \_operation: , line:143:53, endln:143:77
            |vpiParent:
            \_operation: , line:143:51, endln:143:78
            |vpiOpType:27
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.ex_WB), line:143:53, endln:143:58
              |vpiParent:
              \_operation: , line:143:53, endln:143:77
              |vpiName:ex_WB
              |vpiFullName:work@vscale_ctrl.ex_WB
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.interrupt_taken), line:143:62, endln:143:77
              |vpiParent:
              \_operation: , line:143:53, endln:143:77
              |vpiName:interrupt_taken
              |vpiFullName:work@vscale_ctrl.interrupt_taken
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.stall_IF), line:142:11, endln:142:19
      |vpiParent:
      \_cont_assign: , line:142:11, endln:143:79
      |vpiName:stall_IF
      |vpiFullName:work@vscale_ctrl.stall_IF
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.stall_IF), line:44:55, endln:44:63
  |vpiContAssign:
  \_cont_assign: , line:144:11, endln:144:73
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:144:19, endln:144:73
      |vpiParent:
      \_cont_assign: , line:144:11, endln:144:73
      |vpiOpType:26
      |vpiOperand:
      \_operation: , line:144:19, endln:144:59
        |vpiParent:
        \_operation: , line:144:19, endln:144:73
        |vpiOpType:26
        |vpiOperand:
        \_operation: , line:144:19, endln:144:46
          |vpiParent:
          \_operation: , line:144:19, endln:144:59
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.imem_badmem_e), line:144:19, endln:144:32
            |vpiParent:
            \_operation: , line:144:19, endln:144:46
            |vpiName:imem_badmem_e
            |vpiFullName:work@vscale_ctrl.imem_badmem_e
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.imem_badmem_e), line:12:55, endln:12:68
          |vpiOperand:
          \_operation: , line:144:36, endln:144:46
            |vpiParent:
            \_operation: , line:144:19, endln:144:46
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.imem_wait), line:144:37, endln:144:46
              |vpiParent:
              \_operation: , line:144:36, endln:144:46
              |vpiName:imem_wait
              |vpiFullName:work@vscale_ctrl.imem_wait
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.imem_wait), line:11:55, endln:11:64
        |vpiOperand:
        \_operation: , line:144:50, endln:144:59
          |vpiParent:
          \_operation: , line:144:19, endln:144:59
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.redirect), line:144:51, endln:144:59
            |vpiParent:
            \_operation: , line:144:50, endln:144:59
            |vpiName:redirect
            |vpiFullName:work@vscale_ctrl.redirect
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.redirect), line:89:55, endln:89:63
      |vpiOperand:
      \_operation: , line:144:63, endln:144:73
        |vpiParent:
        \_operation: , line:144:19, endln:144:73
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.replay_IF), line:144:64, endln:144:73
          |vpiParent:
          \_operation: , line:144:63, endln:144:73
          |vpiName:replay_IF
          |vpiFullName:work@vscale_ctrl.replay_IF
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.replay_IF), line:56:55, endln:56:64
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.ex_IF), line:144:11, endln:144:16
      |vpiParent:
      \_cont_assign: , line:144:11, endln:144:73
      |vpiName:ex_IF
      |vpiFullName:work@vscale_ctrl.ex_IF
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.ex_IF), line:59:55, endln:59:60
  |vpiContAssign:
  \_cont_assign: , line:160:11, endln:160:66
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:160:21, endln:160:66
      |vpiParent:
      \_cont_assign: , line:160:11, endln:160:66
      |vpiOpType:27
      |vpiOperand:
      \_operation: , line:160:21, endln:160:47
        |vpiParent:
        \_operation: , line:160:21, endln:160:66
        |vpiOpType:27
        |vpiOperand:
        \_operation: , line:160:21, endln:160:38
          |vpiParent:
          \_operation: , line:160:21, endln:160:47
          |vpiOpType:27
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.stall_DX), line:160:21, endln:160:29
            |vpiParent:
            \_operation: , line:160:21, endln:160:38
            |vpiName:stall_DX
            |vpiFullName:work@vscale_ctrl.stall_DX
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.stall_DX), line:46:55, endln:46:63
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.ex_DX), line:160:33, endln:160:38
            |vpiParent:
            \_operation: , line:160:21, endln:160:38
            |vpiName:ex_DX
            |vpiFullName:work@vscale_ctrl.ex_DX
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.ex_DX), line:94:55, endln:94:60
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.ex_WB), line:160:42, endln:160:47
          |vpiParent:
          \_operation: , line:160:21, endln:160:47
          |vpiName:ex_WB
          |vpiFullName:work@vscale_ctrl.ex_WB
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.interrupt_taken), line:160:51, endln:160:66
        |vpiParent:
        \_operation: , line:160:21, endln:160:66
        |vpiName:interrupt_taken
        |vpiFullName:work@vscale_ctrl.interrupt_taken
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.kill_DX), line:160:11, endln:160:18
      |vpiParent:
      \_cont_assign: , line:160:11, endln:160:66
      |vpiName:kill_DX
      |vpiFullName:work@vscale_ctrl.kill_DX
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
  |vpiContAssign:
  \_cont_assign: , line:161:11, endln:167:67
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:161:22, endln:167:67
      |vpiParent:
      \_cont_assign: , line:161:11, endln:167:67
      |vpiOpType:27
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.stall_WB), line:161:22, endln:161:30
        |vpiParent:
        \_operation: , line:161:22, endln:167:67
        |vpiName:stall_WB
        |vpiFullName:work@vscale_ctrl.stall_WB
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.stall_WB), line:48:55, endln:48:63
      |vpiOperand:
      \_operation: , line:162:23, endln:167:66
        |vpiParent:
        \_operation: , line:161:22, endln:167:67
        |vpiOpType:26
        |vpiOperand:
        \_operation: , line:163:25, endln:166:60
          |vpiParent:
          \_operation: , line:162:23, endln:167:66
          |vpiOpType:27
          |vpiOperand:
          \_operation: , line:163:25, endln:165:49
            |vpiParent:
            \_operation: , line:163:25, endln:166:60
            |vpiOpType:27
            |vpiOperand:
            \_operation: , line:163:25, endln:164:39
              |vpiParent:
              \_operation: , line:163:25, endln:165:49
              |vpiOpType:27
              |vpiOperand:
              \_ref_obj: (work@vscale_ctrl.load_use), line:163:25, endln:163:33
                |vpiParent:
                \_operation: , line:163:25, endln:164:39
                |vpiName:load_use
                |vpiFullName:work@vscale_ctrl.load_use
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.load_use), line:123:55, endln:123:63
              |vpiOperand:
              \_ref_obj: (work@vscale_ctrl.raw_on_busy_md), line:164:25, endln:164:39
                |vpiParent:
                \_operation: , line:163:25, endln:164:39
                |vpiName:raw_on_busy_md
                |vpiFullName:work@vscale_ctrl.raw_on_busy_md
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.raw_on_busy_md), line:128:55, endln:128:69
            |vpiOperand:
            \_operation: , line:165:26, endln:165:48
              |vpiParent:
              \_operation: , line:163:25, endln:165:49
              |vpiOpType:26
              |vpiOperand:
              \_ref_obj: (work@vscale_ctrl.fence_i), line:165:26, endln:165:33
                |vpiParent:
                \_operation: , line:165:26, endln:165:48
                |vpiName:fence_i
                |vpiFullName:work@vscale_ctrl.fence_i
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.fence_i), line:77:55, endln:77:62
              |vpiOperand:
              \_ref_obj: (work@vscale_ctrl.store_in_WB), line:165:37, endln:165:48
                |vpiParent:
                \_operation: , line:165:26, endln:165:48
                |vpiName:store_in_WB
                |vpiFullName:work@vscale_ctrl.store_in_WB
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.store_in_WB), line:107:55, endln:107:66
          |vpiOperand:
          \_operation: , line:166:26, endln:166:59
            |vpiParent:
            \_operation: , line:163:25, endln:166:60
            |vpiOpType:26
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.uses_md_unkilled), line:166:26, endln:166:42
              |vpiParent:
              \_operation: , line:166:26, endln:166:59
              |vpiName:uses_md_unkilled
              |vpiFullName:work@vscale_ctrl.uses_md_unkilled
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.uses_md_unkilled), line:97:55, endln:97:71
            |vpiOperand:
            \_operation: , line:166:46, endln:166:59
              |vpiParent:
              \_operation: , line:166:26, endln:166:59
              |vpiOpType:3
              |vpiOperand:
              \_ref_obj: (work@vscale_ctrl.md_req_ready), line:166:47, endln:166:59
                |vpiParent:
                \_operation: , line:166:46, endln:166:59
                |vpiName:md_req_ready
                |vpiFullName:work@vscale_ctrl.md_req_ready
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.md_req_ready), line:29:55, endln:29:67
        |vpiOperand:
        \_operation: , line:167:30, endln:167:66
          |vpiParent:
          \_operation: , line:162:23, endln:167:66
          |vpiOpType:3
          |vpiOperand:
          \_operation: , line:167:32, endln:167:65
            |vpiParent:
            \_operation: , line:167:30, endln:167:66
            |vpiOpType:27
            |vpiOperand:
            \_operation: , line:167:32, endln:167:46
              |vpiParent:
              \_operation: , line:167:32, endln:167:65
              |vpiOpType:27
              |vpiOperand:
              \_ref_obj: (work@vscale_ctrl.ex_DX), line:167:32, endln:167:37
                |vpiParent:
                \_operation: , line:167:32, endln:167:46
                |vpiName:ex_DX
                |vpiFullName:work@vscale_ctrl.ex_DX
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.ex_DX), line:94:55, endln:94:60
              |vpiOperand:
              \_ref_obj: (work@vscale_ctrl.ex_WB), line:167:41, endln:167:46
                |vpiParent:
                \_operation: , line:167:32, endln:167:46
                |vpiName:ex_WB
                |vpiFullName:work@vscale_ctrl.ex_WB
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.interrupt_taken), line:167:50, endln:167:65
              |vpiParent:
              \_operation: , line:167:32, endln:167:65
              |vpiName:interrupt_taken
              |vpiFullName:work@vscale_ctrl.interrupt_taken
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.stall_DX), line:161:11, endln:161:19
      |vpiParent:
      \_cont_assign: , line:161:11, endln:167:67
      |vpiName:stall_DX
      |vpiFullName:work@vscale_ctrl.stall_DX
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.stall_DX), line:46:55, endln:46:63
  |vpiContAssign:
  \_cont_assign: , line:168:11, endln:168:83
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:168:23, endln:168:83
      |vpiParent:
      \_cont_assign: , line:168:11, endln:168:83
      |vpiOpType:27
      |vpiOperand:
      \_operation: , line:168:23, endln:168:61
        |vpiParent:
        \_operation: , line:168:23, endln:168:83
        |vpiOpType:27
        |vpiOperand:
        \_operation: , line:168:23, endln:168:38
          |vpiParent:
          \_operation: , line:168:23, endln:168:61
          |vpiOpType:27
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.ebreak), line:168:23, endln:168:29
            |vpiParent:
            \_operation: , line:168:23, endln:168:38
            |vpiName:ebreak
            |vpiFullName:work@vscale_ctrl.ebreak
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.ebreak), line:74:55, endln:74:61
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.ecall), line:168:33, endln:168:38
            |vpiParent:
            \_operation: , line:168:23, endln:168:38
            |vpiName:ecall
            |vpiFullName:work@vscale_ctrl.ecall
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.ecall), line:75:55, endln:75:60
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.illegal_instruction), line:168:42, endln:168:61
          |vpiParent:
          \_operation: , line:168:23, endln:168:61
          |vpiName:illegal_instruction
          |vpiFullName:work@vscale_ctrl.illegal_instruction
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.illegal_csr_access), line:168:65, endln:168:83
        |vpiParent:
        \_operation: , line:168:23, endln:168:83
        |vpiName:illegal_csr_access
        |vpiFullName:work@vscale_ctrl.illegal_csr_access
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.illegal_csr_access), line:38:55, endln:38:73
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.new_ex_DX), line:168:11, endln:168:20
      |vpiParent:
      \_cont_assign: , line:168:11, endln:168:83
      |vpiName:new_ex_DX
      |vpiFullName:work@vscale_ctrl.new_ex_DX
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.new_ex_DX), line:93:55, endln:93:64
  |vpiContAssign:
  \_cont_assign: , line:169:11, endln:169:41
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:169:19, endln:169:41
      |vpiParent:
      \_cont_assign: , line:169:11, endln:169:41
      |vpiOpType:27
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.had_ex_DX), line:169:19, endln:169:28
        |vpiParent:
        \_operation: , line:169:19, endln:169:41
        |vpiName:had_ex_DX
        |vpiFullName:work@vscale_ctrl.had_ex_DX
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.had_ex_DX), line:62:55, endln:62:64
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.new_ex_DX), line:169:32, endln:169:41
        |vpiParent:
        \_operation: , line:169:19, endln:169:41
        |vpiName:new_ex_DX
        |vpiFullName:work@vscale_ctrl.new_ex_DX
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.new_ex_DX), line:93:55, endln:93:64
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.ex_DX), line:169:11, endln:169:16
      |vpiParent:
      \_cont_assign: , line:169:11, endln:169:41
      |vpiName:ex_DX
      |vpiFullName:work@vscale_ctrl.ex_DX
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.ex_DX), line:94:55, endln:94:60
  |vpiContAssign:
  \_cont_assign: , line:170:11, endln:170:48
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:170:23, endln:170:48
      |vpiParent:
      \_cont_assign: , line:170:11, endln:170:48
      |vpiOpType:27
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.prev_killed_DX), line:170:23, endln:170:37
        |vpiParent:
        \_operation: , line:170:23, endln:170:48
        |vpiName:prev_killed_DX
        |vpiFullName:work@vscale_ctrl.prev_killed_DX
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.prev_killed_DX), line:63:55, endln:63:69
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.kill_DX), line:170:41, endln:170:48
        |vpiParent:
        \_operation: , line:170:23, endln:170:48
        |vpiName:kill_DX
        |vpiFullName:work@vscale_ctrl.kill_DX
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.killed_DX), line:170:11, endln:170:20
      |vpiParent:
      \_cont_assign: , line:170:11, endln:170:48
      |vpiName:killed_DX
      |vpiFullName:work@vscale_ctrl.killed_DX
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.killed_DX), line:96:55, endln:96:64
  |vpiContAssign:
  \_cont_assign: , line:199:11, endln:199:41
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:199:23, endln:199:41
      |vpiParent:
      \_cont_assign: , line:199:11, endln:199:41
      |vpiOpType:33
      |vpiOperand:
      \_constant: , line:199:24, endln:199:28
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiOperand:
      \_part_select: funct3 (work@vscale_ctrl.funct3), line:199:29, endln:199:40
        |vpiParent:
        \_operation: , line:199:23, endln:199:41
        |vpiName:funct3
        |vpiFullName:work@vscale_ctrl.funct3
        |vpiDefName:funct3
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:199:36, endln:199:37
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:199:38, endln:199:39
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.dmem_size), line:199:11, endln:199:20
      |vpiParent:
      \_cont_assign: , line:199:11, endln:199:41
      |vpiName:dmem_size
      |vpiFullName:work@vscale_ctrl.dmem_size
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.dmem_size), line:26:55, endln:26:64
  |vpiContAssign:
  \_cont_assign: , line:200:11, endln:200:29
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_ref_obj: (work@vscale_ctrl.funct3), line:200:23, endln:200:29
      |vpiParent:
      \_cont_assign: , line:200:11, endln:200:29
      |vpiName:funct3
      |vpiFullName:work@vscale_ctrl.funct3
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.dmem_type), line:200:11, endln:200:20
      |vpiParent:
      \_cont_assign: , line:200:11, endln:200:29
      |vpiName:dmem_type
      |vpiFullName:work@vscale_ctrl.dmem_type
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.dmem_type), line:27:41, endln:27:50
  |vpiContAssign:
  \_cont_assign: , line:343:11, endln:343:78
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:343:24, endln:343:78
      |vpiParent:
      \_cont_assign: , line:343:11, endln:343:78
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:343:25, endln:343:62
        |vpiParent:
        \_operation: , line:343:24, endln:343:78
        |vpiOpType:26
        |vpiOperand:
        \_operation: , line:343:26, endln:343:46
          |vpiParent:
          \_operation: , line:343:25, endln:343:62
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.opcode), line:343:26, endln:343:32
            |vpiParent:
            \_operation: , line:343:26, endln:343:46
            |vpiName:opcode
            |vpiFullName:work@vscale_ctrl.opcode
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.opcode), line:66:55, endln:66:61
          |vpiOperand:
          \_constant: , line:343:36, endln:343:46
            |vpiParent:
            \_operation: , line:343:26, endln:343:46
            |vpiDecompile:7'b0110011
            |vpiSize:7
            |BIN:0110011
            |vpiConstType:3
        |vpiOperand:
        \_bit_select: (work@vscale_ctrl.funct7), line:343:59, endln:343:60
          |vpiParent:
          \_operation: , line:343:25, endln:343:62
          |vpiName:funct7
          |vpiFullName:work@vscale_ctrl.funct7
          |vpiIndex:
          \_constant: , line:343:59, endln:343:60
            |vpiParent:
            \_bit_select: (work@vscale_ctrl.funct7), line:343:59, endln:343:60
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiConstType:9
      |vpiOperand:
      \_constant: , line:343:66, endln:343:71
        |vpiParent:
        \_operation: , line:343:24, endln:343:78
        |vpiDecompile:4'd10
        |vpiSize:4
        |DEC:10
        |vpiConstType:1
      |vpiOperand:
      \_constant: , line:343:74, endln:343:78
        |vpiParent:
        \_operation: , line:343:24, endln:343:78
        |vpiDecompile:4'd0
        |vpiSize:4
        |DEC:0
        |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.add_or_sub), line:343:11, endln:343:21
      |vpiParent:
      \_cont_assign: , line:343:11, endln:343:78
      |vpiName:add_or_sub
      |vpiFullName:work@vscale_ctrl.add_or_sub
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.add_or_sub), line:78:43, endln:78:53
  |vpiContAssign:
  \_cont_assign: , line:344:11, endln:344:50
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:344:24, endln:344:50
      |vpiParent:
      \_cont_assign: , line:344:11, endln:344:50
      |vpiOpType:32
      |vpiOperand:
      \_bit_select: (work@vscale_ctrl.funct7), line:344:32, endln:344:33
        |vpiParent:
        \_operation: , line:344:24, endln:344:50
        |vpiName:funct7
        |vpiFullName:work@vscale_ctrl.funct7
        |vpiIndex:
        \_constant: , line:344:32, endln:344:33
          |vpiParent:
          \_bit_select: (work@vscale_ctrl.funct7), line:344:32, endln:344:33
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:344:38, endln:344:43
        |vpiParent:
        \_operation: , line:344:24, endln:344:50
        |vpiDecompile:4'd11
        |vpiSize:4
        |DEC:11
        |vpiConstType:1
      |vpiOperand:
      \_constant: , line:344:46, endln:344:50
        |vpiParent:
        \_operation: , line:344:24, endln:344:50
        |vpiDecompile:4'd5
        |vpiSize:4
        |DEC:5
        |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.srl_or_sra), line:344:11, endln:344:21
      |vpiParent:
      \_cont_assign: , line:344:11, endln:344:50
      |vpiName:srl_or_sra
      |vpiFullName:work@vscale_ctrl.srl_or_sra
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.srl_or_sra), line:79:43, endln:79:53
  |vpiContAssign:
  \_cont_assign: , line:346:11, endln:346:33
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_ref_obj: (work@vscale_ctrl.uses_md), line:346:26, endln:346:33
      |vpiParent:
      \_cont_assign: , line:346:11, endln:346:33
      |vpiName:uses_md
      |vpiFullName:work@vscale_ctrl.uses_md
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.uses_md), line:98:55, endln:98:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.md_req_valid), line:346:11, endln:346:23
      |vpiParent:
      \_cont_assign: , line:346:11, endln:346:33
      |vpiName:md_req_valid
      |vpiFullName:work@vscale_ctrl.md_req_valid
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.md_req_valid), line:28:55, endln:28:67
  |vpiContAssign:
  \_cont_assign: , line:403:11, endln:403:59
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:403:26, endln:403:59
      |vpiParent:
      \_cont_assign: , line:403:11, endln:403:59
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.branch_taken_unkilled), line:403:26, endln:403:47
        |vpiParent:
        \_operation: , line:403:26, endln:403:59
        |vpiName:branch_taken_unkilled
        |vpiFullName:work@vscale_ctrl.branch_taken_unkilled
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.branch_taken_unkilled), line:81:55, endln:81:76
      |vpiOperand:
      \_operation: , line:403:51, endln:403:59
        |vpiParent:
        \_operation: , line:403:26, endln:403:59
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.kill_DX), line:403:52, endln:403:59
          |vpiParent:
          \_operation: , line:403:51, endln:403:59
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.branch_taken), line:403:11, endln:403:23
      |vpiParent:
      \_cont_assign: , line:403:11, endln:403:59
      |vpiName:branch_taken
      |vpiFullName:work@vscale_ctrl.branch_taken
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.branch_taken), line:82:55, endln:82:67
  |vpiContAssign:
  \_cont_assign: , line:404:11, endln:404:41
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:404:17, endln:404:41
      |vpiParent:
      \_cont_assign: , line:404:11, endln:404:41
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.jal_unkilled), line:404:17, endln:404:29
        |vpiParent:
        \_operation: , line:404:17, endln:404:41
        |vpiName:jal_unkilled
        |vpiFullName:work@vscale_ctrl.jal_unkilled
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.jal_unkilled), line:85:55, endln:85:67
      |vpiOperand:
      \_operation: , line:404:33, endln:404:41
        |vpiParent:
        \_operation: , line:404:17, endln:404:41
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.kill_DX), line:404:34, endln:404:41
          |vpiParent:
          \_operation: , line:404:33, endln:404:41
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.jal), line:404:11, endln:404:14
      |vpiParent:
      \_cont_assign: , line:404:11, endln:404:41
      |vpiName:jal
      |vpiFullName:work@vscale_ctrl.jal
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.jal), line:86:55, endln:86:58
  |vpiContAssign:
  \_cont_assign: , line:405:11, endln:405:43
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:405:18, endln:405:43
      |vpiParent:
      \_cont_assign: , line:405:11, endln:405:43
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.jalr_unkilled), line:405:18, endln:405:31
        |vpiParent:
        \_operation: , line:405:18, endln:405:43
        |vpiName:jalr_unkilled
        |vpiFullName:work@vscale_ctrl.jalr_unkilled
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.jalr_unkilled), line:87:55, endln:87:68
      |vpiOperand:
      \_operation: , line:405:35, endln:405:43
        |vpiParent:
        \_operation: , line:405:18, endln:405:43
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.kill_DX), line:405:36, endln:405:43
          |vpiParent:
          \_operation: , line:405:35, endln:405:43
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.jalr), line:405:11, endln:405:15
      |vpiParent:
      \_cont_assign: , line:405:11, endln:405:43
      |vpiName:jalr
      |vpiFullName:work@vscale_ctrl.jalr
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.jalr), line:88:55, endln:88:59
  |vpiContAssign:
  \_cont_assign: , line:406:11, endln:406:43
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:406:18, endln:406:43
      |vpiParent:
      \_cont_assign: , line:406:11, endln:406:43
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.eret_unkilled), line:406:18, endln:406:31
        |vpiParent:
        \_operation: , line:406:18, endln:406:43
        |vpiName:eret_unkilled
        |vpiFullName:work@vscale_ctrl.eret_unkilled
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.eret_unkilled), line:76:55, endln:76:68
      |vpiOperand:
      \_operation: , line:406:35, endln:406:43
        |vpiParent:
        \_operation: , line:406:18, endln:406:43
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.kill_DX), line:406:36, endln:406:43
          |vpiParent:
          \_operation: , line:406:35, endln:406:43
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.eret), line:406:11, endln:406:15
      |vpiParent:
      \_cont_assign: , line:406:11, endln:406:43
      |vpiName:eret
      |vpiFullName:work@vscale_ctrl.eret
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.eret), line:35:55, endln:35:59
  |vpiContAssign:
  \_cont_assign: , line:407:11, endln:407:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:407:21, endln:407:49
      |vpiParent:
      \_cont_assign: , line:407:11, endln:407:49
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.dmem_en_unkilled), line:407:21, endln:407:37
        |vpiParent:
        \_operation: , line:407:21, endln:407:49
        |vpiName:dmem_en_unkilled
        |vpiFullName:work@vscale_ctrl.dmem_en_unkilled
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.dmem_en_unkilled), line:83:55, endln:83:71
      |vpiOperand:
      \_operation: , line:407:41, endln:407:49
        |vpiParent:
        \_operation: , line:407:21, endln:407:49
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.kill_DX), line:407:42, endln:407:49
          |vpiParent:
          \_operation: , line:407:41, endln:407:49
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.dmem_en), line:407:11, endln:407:18
      |vpiParent:
      \_cont_assign: , line:407:11, endln:407:49
      |vpiName:dmem_en
      |vpiFullName:work@vscale_ctrl.dmem_en
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.dmem_en), line:24:55, endln:24:62
  |vpiContAssign:
  \_cont_assign: , line:408:11, endln:408:51
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:408:22, endln:408:51
      |vpiParent:
      \_cont_assign: , line:408:11, endln:408:51
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.dmem_wen_unkilled), line:408:22, endln:408:39
        |vpiParent:
        \_operation: , line:408:22, endln:408:51
        |vpiName:dmem_wen_unkilled
        |vpiFullName:work@vscale_ctrl.dmem_wen_unkilled
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.dmem_wen_unkilled), line:84:55, endln:84:72
      |vpiOperand:
      \_operation: , line:408:43, endln:408:51
        |vpiParent:
        \_operation: , line:408:22, endln:408:51
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.kill_DX), line:408:44, endln:408:51
          |vpiParent:
          \_operation: , line:408:43, endln:408:51
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.dmem_wen), line:408:11, endln:408:19
      |vpiParent:
      \_cont_assign: , line:408:11, endln:408:51
      |vpiName:dmem_wen
      |vpiFullName:work@vscale_ctrl.dmem_wen
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.dmem_wen), line:25:55, endln:25:63
  |vpiContAssign:
  \_cont_assign: , line:409:11, endln:409:53
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:409:23, endln:409:53
      |vpiParent:
      \_cont_assign: , line:409:11, endln:409:53
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:409:23, endln:409:41
        |vpiParent:
        \_operation: , line:409:23, endln:409:53
        |vpiName:wr_reg_unkilled_DX
        |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
      |vpiOperand:
      \_operation: , line:409:45, endln:409:53
        |vpiParent:
        \_operation: , line:409:23, endln:409:53
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.kill_DX), line:409:46, endln:409:53
          |vpiParent:
          \_operation: , line:409:45, endln:409:53
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.wr_reg_DX), line:409:11, endln:409:20
      |vpiParent:
      \_cont_assign: , line:409:11, endln:409:53
      |vpiName:wr_reg_DX
      |vpiFullName:work@vscale_ctrl.wr_reg_DX
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.wr_reg_DX), line:91:55, endln:91:64
  |vpiContAssign:
  \_cont_assign: , line:410:11, endln:410:49
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:410:21, endln:410:49
      |vpiParent:
      \_cont_assign: , line:410:11, endln:410:49
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.uses_md_unkilled), line:410:21, endln:410:37
        |vpiParent:
        \_operation: , line:410:21, endln:410:49
        |vpiName:uses_md_unkilled
        |vpiFullName:work@vscale_ctrl.uses_md_unkilled
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.uses_md_unkilled), line:97:55, endln:97:71
      |vpiOperand:
      \_operation: , line:410:41, endln:410:49
        |vpiParent:
        \_operation: , line:410:21, endln:410:49
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.kill_DX), line:410:42, endln:410:49
          |vpiParent:
          \_operation: , line:410:41, endln:410:49
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.uses_md), line:410:11, endln:410:18
      |vpiParent:
      \_cont_assign: , line:410:11, endln:410:49
      |vpiName:uses_md
      |vpiFullName:work@vscale_ctrl.uses_md
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.uses_md), line:98:55, endln:98:62
  |vpiContAssign:
  \_cont_assign: , line:411:11, endln:411:47
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:411:20, endln:411:47
      |vpiParent:
      \_cont_assign: , line:411:11, endln:411:47
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.wfi_unkilled_DX), line:411:20, endln:411:35
        |vpiParent:
        \_operation: , line:411:20, endln:411:47
        |vpiName:wfi_unkilled_DX
        |vpiFullName:work@vscale_ctrl.wfi_unkilled_DX
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.wfi_unkilled_DX), line:99:20, endln:99:35
      |vpiOperand:
      \_operation: , line:411:39, endln:411:47
        |vpiParent:
        \_operation: , line:411:20, endln:411:47
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.kill_DX), line:411:40, endln:411:47
          |vpiParent:
          \_operation: , line:411:39, endln:411:47
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.wfi_DX), line:411:11, endln:411:17
      |vpiParent:
      \_cont_assign: , line:411:11, endln:411:47
      |vpiName:wfi_DX
      |vpiFullName:work@vscale_ctrl.wfi_DX
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.wfi_DX), line:100:20, endln:100:26
  |vpiContAssign:
  \_cont_assign: , line:412:11, endln:412:53
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:412:21, endln:412:53
      |vpiParent:
      \_cont_assign: , line:412:11, endln:412:53
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.kill_DX), line:412:22, endln:412:29
        |vpiParent:
        \_operation: , line:412:21, endln:412:53
        |vpiName:kill_DX
        |vpiFullName:work@vscale_ctrl.kill_DX
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
      |vpiOperand:
      \_constant: , line:412:33, endln:412:34
        |vpiParent:
        \_operation: , line:412:21, endln:412:53
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.csr_cmd_unkilled), line:412:37, endln:412:53
        |vpiParent:
        \_operation: , line:412:21, endln:412:53
        |vpiName:csr_cmd_unkilled
        |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:42, endln:101:58
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.csr_cmd), line:412:11, endln:412:18
      |vpiParent:
      \_cont_assign: , line:412:11, endln:412:53
      |vpiName:csr_cmd
      |vpiFullName:work@vscale_ctrl.csr_cmd
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.csr_cmd), line:36:42, endln:36:49
  |vpiContAssign:
  \_cont_assign: , line:413:11, endln:413:57
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:413:22, endln:413:57
      |vpiParent:
      \_cont_assign: , line:413:11, endln:413:57
      |vpiOpType:27
      |vpiOperand:
      \_operation: , line:413:22, endln:413:49
        |vpiParent:
        \_operation: , line:413:22, endln:413:57
        |vpiOpType:27
        |vpiOperand:
        \_operation: , line:413:22, endln:413:41
          |vpiParent:
          \_operation: , line:413:22, endln:413:49
          |vpiOpType:27
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.branch_taken), line:413:22, endln:413:34
            |vpiParent:
            \_operation: , line:413:22, endln:413:41
            |vpiName:branch_taken
            |vpiFullName:work@vscale_ctrl.branch_taken
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.branch_taken), line:82:55, endln:82:67
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.jal), line:413:38, endln:413:41
            |vpiParent:
            \_operation: , line:413:22, endln:413:41
            |vpiName:jal
            |vpiFullName:work@vscale_ctrl.jal
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.jal), line:86:55, endln:86:58
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.jalr), line:413:45, endln:413:49
          |vpiParent:
          \_operation: , line:413:22, endln:413:49
          |vpiName:jalr
          |vpiFullName:work@vscale_ctrl.jalr
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.jalr), line:88:55, endln:88:59
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.eret), line:413:53, endln:413:57
        |vpiParent:
        \_operation: , line:413:22, endln:413:57
        |vpiName:eret
        |vpiFullName:work@vscale_ctrl.eret
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.eret), line:35:55, endln:35:59
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.redirect), line:413:11, endln:413:19
      |vpiParent:
      \_cont_assign: , line:413:11, endln:413:57
      |vpiName:redirect
      |vpiFullName:work@vscale_ctrl.redirect
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.redirect), line:89:55, endln:89:63
  |vpiContAssign:
  \_cont_assign: , line:460:11, endln:461:48
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:460:27, endln:461:48
      |vpiParent:
      \_cont_assign: , line:460:11, endln:461:48
      |vpiOpType:26
      |vpiOperand:
      \_operation: , line:460:27, endln:460:61
        |vpiParent:
        \_operation: , line:460:27, endln:461:48
        |vpiOpType:26
        |vpiOperand:
        \_operation: , line:460:27, endln:460:42
          |vpiParent:
          \_operation: , line:460:27, endln:460:61
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.prev_killed_WB), line:460:28, endln:460:42
            |vpiParent:
            \_operation: , line:460:27, endln:460:42
            |vpiName:prev_killed_WB
            |vpiFullName:work@vscale_ctrl.prev_killed_WB
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.prev_killed_WB), line:109:55, endln:109:69
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.wfi_unkilled_WB), line:460:46, endln:460:61
          |vpiParent:
          \_operation: , line:460:27, endln:460:61
          |vpiName:wfi_unkilled_WB
          |vpiFullName:work@vscale_ctrl.wfi_unkilled_WB
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.wfi_unkilled_WB), line:111:20, endln:111:35
      |vpiOperand:
      \_operation: , line:461:9, endln:461:48
        |vpiParent:
        \_operation: , line:460:27, endln:461:48
        |vpiOpType:3
        |vpiOperand:
        \_operation: , line:461:11, endln:461:47
          |vpiParent:
          \_operation: , line:461:9, endln:461:48
          |vpiOpType:27
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.interrupt_taken), line:461:11, endln:461:26
            |vpiParent:
            \_operation: , line:461:11, endln:461:47
            |vpiName:interrupt_taken
            |vpiFullName:work@vscale_ctrl.interrupt_taken
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.interrupt_pending), line:461:30, endln:461:47
            |vpiParent:
            \_operation: , line:461:11, endln:461:47
            |vpiName:interrupt_pending
            |vpiFullName:work@vscale_ctrl.interrupt_pending
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.interrupt_pending), line:39:41, endln:39:58
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.active_wfi_WB), line:460:11, endln:460:24
      |vpiParent:
      \_cont_assign: , line:460:11, endln:461:48
      |vpiName:active_wfi_WB
      |vpiFullName:work@vscale_ctrl.active_wfi_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.active_wfi_WB), line:120:20, endln:120:33
  |vpiContAssign:
  \_cont_assign: , line:463:11, endln:463:38
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:463:21, endln:463:38
      |vpiParent:
      \_cont_assign: , line:463:11, endln:463:38
      |vpiOpType:27
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.stall_WB), line:463:21, endln:463:29
        |vpiParent:
        \_operation: , line:463:21, endln:463:38
        |vpiName:stall_WB
        |vpiFullName:work@vscale_ctrl.stall_WB
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.stall_WB), line:48:55, endln:48:63
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.ex_WB), line:463:33, endln:463:38
        |vpiParent:
        \_operation: , line:463:21, endln:463:38
        |vpiName:ex_WB
        |vpiFullName:work@vscale_ctrl.ex_WB
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.kill_WB), line:463:11, endln:463:18
      |vpiParent:
      \_cont_assign: , line:463:11, endln:463:38
      |vpiName:kill_WB
      |vpiFullName:work@vscale_ctrl.kill_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.kill_WB), line:49:55, endln:49:62
  |vpiContAssign:
  \_cont_assign: , line:464:11, endln:464:114
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:464:22, endln:464:114
      |vpiParent:
      \_cont_assign: , line:464:11, endln:464:114
      |vpiOpType:26
      |vpiOperand:
      \_operation: , line:464:23, endln:464:99
        |vpiParent:
        \_operation: , line:464:22, endln:464:114
        |vpiOpType:27
        |vpiOperand:
        \_operation: , line:464:23, endln:464:82
          |vpiParent:
          \_operation: , line:464:23, endln:464:99
          |vpiOpType:27
          |vpiOperand:
          \_operation: , line:464:24, endln:464:47
            |vpiParent:
            \_operation: , line:464:23, endln:464:82
            |vpiOpType:26
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.dmem_wait), line:464:24, endln:464:33
              |vpiParent:
              \_operation: , line:464:24, endln:464:47
              |vpiName:dmem_wait
              |vpiFullName:work@vscale_ctrl.dmem_wait
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.dmem_wait), line:13:55, endln:13:64
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.dmem_en_WB), line:464:37, endln:464:47
              |vpiParent:
              \_operation: , line:464:24, endln:464:47
              |vpiName:dmem_en_WB
              |vpiFullName:work@vscale_ctrl.dmem_en_WB
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.dmem_en_WB), line:108:55, endln:108:65
          |vpiOperand:
          \_operation: , line:464:53, endln:464:81
            |vpiParent:
            \_operation: , line:464:23, endln:464:82
            |vpiOpType:26
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.uses_md_WB), line:464:53, endln:464:63
              |vpiParent:
              \_operation: , line:464:53, endln:464:81
              |vpiName:uses_md_WB
              |vpiFullName:work@vscale_ctrl.uses_md_WB
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.uses_md_WB), line:110:55, endln:110:65
            |vpiOperand:
            \_operation: , line:464:67, endln:464:81
              |vpiParent:
              \_operation: , line:464:53, endln:464:81
              |vpiOpType:3
              |vpiOperand:
              \_ref_obj: (work@vscale_ctrl.md_resp_valid), line:464:68, endln:464:81
                |vpiParent:
                \_operation: , line:464:67, endln:464:81
                |vpiName:md_resp_valid
                |vpiFullName:work@vscale_ctrl.md_resp_valid
                |vpiActual:
                \_logic_net: (work@vscale_ctrl.md_resp_valid), line:34:55, endln:34:68
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.active_wfi_WB), line:464:86, endln:464:99
          |vpiParent:
          \_operation: , line:464:23, endln:464:99
          |vpiName:active_wfi_WB
          |vpiFullName:work@vscale_ctrl.active_wfi_WB
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.active_wfi_WB), line:120:20, endln:120:33
      |vpiOperand:
      \_operation: , line:464:104, endln:464:114
        |vpiParent:
        \_operation: , line:464:22, endln:464:114
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.exception), line:464:105, endln:464:114
          |vpiParent:
          \_operation: , line:464:104, endln:464:114
          |vpiName:exception
          |vpiFullName:work@vscale_ctrl.exception
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.exception), line:117:55, endln:117:64
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.stall_WB), line:464:11, endln:464:19
      |vpiParent:
      \_cont_assign: , line:464:11, endln:464:114
      |vpiName:stall_WB
      |vpiFullName:work@vscale_ctrl.stall_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.stall_WB), line:48:55, endln:48:63
  |vpiContAssign:
  \_cont_assign: , line:465:11, endln:465:48
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_ref_obj: (work@vscale_ctrl.dmem_badmem_e), line:465:35, endln:465:48
      |vpiParent:
      \_cont_assign: , line:465:11, endln:465:48
      |vpiName:dmem_badmem_e
      |vpiFullName:work@vscale_ctrl.dmem_badmem_e
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.dmem_badmem_e), line:14:55, endln:14:68
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.dmem_access_exception), line:465:11, endln:465:32
      |vpiParent:
      \_cont_assign: , line:465:11, endln:465:48
      |vpiName:dmem_access_exception
      |vpiFullName:work@vscale_ctrl.dmem_access_exception
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.dmem_access_exception), line:116:55, endln:116:76
  |vpiContAssign:
  \_cont_assign: , line:466:11, endln:466:53
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:466:19, endln:466:53
      |vpiParent:
      \_cont_assign: , line:466:11, endln:466:53
      |vpiOpType:27
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.had_ex_WB), line:466:19, endln:466:28
        |vpiParent:
        \_operation: , line:466:19, endln:466:53
        |vpiName:had_ex_WB
        |vpiFullName:work@vscale_ctrl.had_ex_WB
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.had_ex_WB), line:105:55, endln:105:64
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.dmem_access_exception), line:466:32, endln:466:53
        |vpiParent:
        \_operation: , line:466:19, endln:466:53
        |vpiName:dmem_access_exception
        |vpiFullName:work@vscale_ctrl.dmem_access_exception
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.dmem_access_exception), line:116:55, endln:116:76
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.ex_WB), line:466:11, endln:466:16
      |vpiParent:
      \_cont_assign: , line:466:11, endln:466:53
      |vpiName:ex_WB
      |vpiFullName:work@vscale_ctrl.ex_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
  |vpiContAssign:
  \_cont_assign: , line:467:11, endln:467:48
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:467:23, endln:467:48
      |vpiParent:
      \_cont_assign: , line:467:11, endln:467:48
      |vpiOpType:27
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.prev_killed_WB), line:467:23, endln:467:37
        |vpiParent:
        \_operation: , line:467:23, endln:467:48
        |vpiName:prev_killed_WB
        |vpiFullName:work@vscale_ctrl.prev_killed_WB
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.prev_killed_WB), line:109:55, endln:109:69
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.kill_WB), line:467:41, endln:467:48
        |vpiParent:
        \_operation: , line:467:23, endln:467:48
        |vpiName:kill_WB
        |vpiFullName:work@vscale_ctrl.kill_WB
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.kill_WB), line:49:55, endln:49:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.killed_WB), line:467:11, endln:467:20
      |vpiParent:
      \_cont_assign: , line:467:11, endln:467:48
      |vpiName:killed_WB
      |vpiFullName:work@vscale_ctrl.killed_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.killed_WB), line:118:55, endln:118:64
  |vpiContAssign:
  \_cont_assign: , line:480:11, endln:480:31
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_ref_obj: (work@vscale_ctrl.ex_WB), line:480:26, endln:480:31
      |vpiParent:
      \_cont_assign: , line:480:11, endln:480:31
      |vpiName:ex_WB
      |vpiFullName:work@vscale_ctrl.ex_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.exception_WB), line:480:11, endln:480:23
      |vpiParent:
      \_cont_assign: , line:480:11, endln:480:31
      |vpiName:exception_WB
      |vpiFullName:work@vscale_ctrl.exception_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.exception_WB), line:50:55, endln:50:67
  |vpiContAssign:
  \_cont_assign: , line:481:11, endln:481:41
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_ref_obj: (work@vscale_ctrl.ex_code_WB), line:481:31, endln:481:41
      |vpiParent:
      \_cont_assign: , line:481:11, endln:481:41
      |vpiName:ex_code_WB
      |vpiFullName:work@vscale_ctrl.ex_code_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.ex_code_WB), line:115:44, endln:115:54
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.exception_code_WB), line:481:11, endln:481:28
      |vpiParent:
      \_cont_assign: , line:481:11, endln:481:41
      |vpiName:exception_code_WB
      |vpiFullName:work@vscale_ctrl.exception_code_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.exception_code_WB), line:51:44, endln:51:61
  |vpiContAssign:
  \_cont_assign: , line:482:11, endln:482:53
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:482:23, endln:482:53
      |vpiParent:
      \_cont_assign: , line:482:11, endln:482:53
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.wr_reg_unkilled_WB), line:482:23, endln:482:41
        |vpiParent:
        \_operation: , line:482:23, endln:482:53
        |vpiName:wr_reg_unkilled_WB
        |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_WB
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.wr_reg_unkilled_WB), line:104:55, endln:104:73
      |vpiOperand:
      \_operation: , line:482:45, endln:482:53
        |vpiParent:
        \_operation: , line:482:23, endln:482:53
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.kill_WB), line:482:46, endln:482:53
          |vpiParent:
          \_operation: , line:482:45, endln:482:53
          |vpiName:kill_WB
          |vpiFullName:work@vscale_ctrl.kill_WB
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.kill_WB), line:49:55, endln:49:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.wr_reg_WB), line:482:11, endln:482:20
      |vpiParent:
      \_cont_assign: , line:482:11, endln:482:53
      |vpiName:wr_reg_WB
      |vpiFullName:work@vscale_ctrl.wr_reg_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.wr_reg_WB), line:41:55, endln:41:64
  |vpiContAssign:
  \_cont_assign: , line:483:11, endln:483:46
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:483:23, endln:483:46
      |vpiParent:
      \_cont_assign: , line:483:11, endln:483:46
      |vpiOpType:3
      |vpiOperand:
      \_operation: , line:483:25, endln:483:45
        |vpiParent:
        \_operation: , line:483:23, endln:483:46
        |vpiOpType:27
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.kill_WB), line:483:25, endln:483:32
          |vpiParent:
          \_operation: , line:483:25, endln:483:45
          |vpiName:kill_WB
          |vpiFullName:work@vscale_ctrl.kill_WB
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.kill_WB), line:49:55, endln:49:62
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.killed_WB), line:483:36, endln:483:45
          |vpiParent:
          \_operation: , line:483:25, endln:483:45
          |vpiName:killed_WB
          |vpiFullName:work@vscale_ctrl.killed_WB
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.killed_WB), line:118:55, endln:118:64
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.retire_WB), line:483:11, endln:483:20
      |vpiParent:
      \_cont_assign: , line:483:11, endln:483:46
      |vpiName:retire_WB
      |vpiFullName:work@vscale_ctrl.retire_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.retire_WB), line:52:55, endln:52:64
  |vpiContAssign:
  \_cont_assign: , line:487:11, endln:487:50
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:487:24, endln:487:50
      |vpiParent:
      \_cont_assign: , line:487:11, endln:487:50
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.dmem_en_WB), line:487:24, endln:487:34
        |vpiParent:
        \_operation: , line:487:24, endln:487:50
        |vpiName:dmem_en_WB
        |vpiFullName:work@vscale_ctrl.dmem_en_WB
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.dmem_en_WB), line:108:55, endln:108:65
      |vpiOperand:
      \_operation: , line:487:38, endln:487:50
        |vpiParent:
        \_operation: , line:487:24, endln:487:50
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.store_in_WB), line:487:39, endln:487:50
          |vpiParent:
          \_operation: , line:487:38, endln:487:50
          |vpiName:store_in_WB
          |vpiFullName:work@vscale_ctrl.store_in_WB
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.store_in_WB), line:107:55, endln:107:66
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.load_in_WB), line:487:11, endln:487:21
      |vpiParent:
      \_cont_assign: , line:487:11, endln:487:50
      |vpiName:load_in_WB
      |vpiFullName:work@vscale_ctrl.load_in_WB
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.load_in_WB), line:119:55, endln:119:65
  |vpiContAssign:
  \_cont_assign: , line:489:11, endln:490:36
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:489:21, endln:490:36
      |vpiParent:
      \_cont_assign: , line:489:11, endln:490:36
      |vpiOpType:26
      |vpiOperand:
      \_operation: , line:489:21, endln:490:24
        |vpiParent:
        \_operation: , line:489:21, endln:490:36
        |vpiOpType:26
        |vpiOperand:
        \_operation: , line:489:21, endln:489:60
          |vpiParent:
          \_operation: , line:489:21, endln:490:24
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.wr_reg_WB), line:489:21, endln:489:30
            |vpiParent:
            \_operation: , line:489:21, endln:489:60
            |vpiName:wr_reg_WB
            |vpiFullName:work@vscale_ctrl.wr_reg_WB
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.wr_reg_WB), line:41:55, endln:41:64
          |vpiOperand:
          \_operation: , line:489:35, endln:489:59
            |vpiParent:
            \_operation: , line:489:21, endln:489:60
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.rs1_addr), line:489:35, endln:489:43
              |vpiParent:
              \_operation: , line:489:35, endln:489:59
              |vpiName:rs1_addr
              |vpiFullName:work@vscale_ctrl.rs1_addr
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.rs1_addr), line:70:41, endln:70:49
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.reg_to_wr_WB), line:489:47, endln:489:59
              |vpiParent:
              \_operation: , line:489:35, endln:489:59
              |vpiName:reg_to_wr_WB
              |vpiFullName:work@vscale_ctrl.reg_to_wr_WB
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.reg_to_wr_WB), line:42:41, endln:42:53
        |vpiOperand:
        \_operation: , line:490:10, endln:490:23
          |vpiParent:
          \_operation: , line:489:21, endln:490:24
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.rs1_addr), line:490:10, endln:490:18
            |vpiParent:
            \_operation: , line:490:10, endln:490:23
            |vpiName:rs1_addr
            |vpiFullName:work@vscale_ctrl.rs1_addr
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.rs1_addr), line:70:41, endln:70:49
          |vpiOperand:
          \_constant: , line:490:22, endln:490:23
            |vpiParent:
            \_operation: , line:490:10, endln:490:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.uses_rs1), line:490:28, endln:490:36
        |vpiParent:
        \_operation: , line:489:21, endln:490:36
        |vpiName:uses_rs1
        |vpiFullName:work@vscale_ctrl.uses_rs1
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.uses_rs1), line:124:55, endln:124:63
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.raw_rs1), line:489:11, endln:489:18
      |vpiParent:
      \_cont_assign: , line:489:11, endln:490:36
      |vpiName:raw_rs1
      |vpiFullName:work@vscale_ctrl.raw_rs1
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.raw_rs1), line:126:55, endln:126:62
  |vpiContAssign:
  \_cont_assign: , line:491:11, endln:491:46
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:491:24, endln:491:46
      |vpiParent:
      \_cont_assign: , line:491:11, endln:491:46
      |vpiOpType:26
      |vpiOperand:
      \_operation: , line:491:24, endln:491:35
        |vpiParent:
        \_operation: , line:491:24, endln:491:46
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.load_in_WB), line:491:25, endln:491:35
          |vpiParent:
          \_operation: , line:491:24, endln:491:35
          |vpiName:load_in_WB
          |vpiFullName:work@vscale_ctrl.load_in_WB
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.load_in_WB), line:119:55, endln:119:65
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.raw_rs1), line:491:39, endln:491:46
        |vpiParent:
        \_operation: , line:491:24, endln:491:46
        |vpiName:raw_rs1
        |vpiFullName:work@vscale_ctrl.raw_rs1
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.raw_rs1), line:126:55, endln:126:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.bypass_rs1), line:491:11, endln:491:21
      |vpiParent:
      \_cont_assign: , line:491:11, endln:491:46
      |vpiName:bypass_rs1
      |vpiFullName:work@vscale_ctrl.bypass_rs1
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.bypass_rs1), line:19:55, endln:19:65
  |vpiContAssign:
  \_cont_assign: , line:493:11, endln:494:36
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:493:21, endln:494:36
      |vpiParent:
      \_cont_assign: , line:493:11, endln:494:36
      |vpiOpType:26
      |vpiOperand:
      \_operation: , line:493:21, endln:494:24
        |vpiParent:
        \_operation: , line:493:21, endln:494:36
        |vpiOpType:26
        |vpiOperand:
        \_operation: , line:493:21, endln:493:60
          |vpiParent:
          \_operation: , line:493:21, endln:494:24
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.wr_reg_WB), line:493:21, endln:493:30
            |vpiParent:
            \_operation: , line:493:21, endln:493:60
            |vpiName:wr_reg_WB
            |vpiFullName:work@vscale_ctrl.wr_reg_WB
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.wr_reg_WB), line:41:55, endln:41:64
          |vpiOperand:
          \_operation: , line:493:35, endln:493:59
            |vpiParent:
            \_operation: , line:493:21, endln:493:60
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.rs2_addr), line:493:35, endln:493:43
              |vpiParent:
              \_operation: , line:493:35, endln:493:59
              |vpiName:rs2_addr
              |vpiFullName:work@vscale_ctrl.rs2_addr
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.rs2_addr), line:71:41, endln:71:49
            |vpiOperand:
            \_ref_obj: (work@vscale_ctrl.reg_to_wr_WB), line:493:47, endln:493:59
              |vpiParent:
              \_operation: , line:493:35, endln:493:59
              |vpiName:reg_to_wr_WB
              |vpiFullName:work@vscale_ctrl.reg_to_wr_WB
              |vpiActual:
              \_logic_net: (work@vscale_ctrl.reg_to_wr_WB), line:42:41, endln:42:53
        |vpiOperand:
        \_operation: , line:494:10, endln:494:23
          |vpiParent:
          \_operation: , line:493:21, endln:494:24
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.rs2_addr), line:494:10, endln:494:18
            |vpiParent:
            \_operation: , line:494:10, endln:494:23
            |vpiName:rs2_addr
            |vpiFullName:work@vscale_ctrl.rs2_addr
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.rs2_addr), line:71:41, endln:71:49
          |vpiOperand:
          \_constant: , line:494:22, endln:494:23
            |vpiParent:
            \_operation: , line:494:10, endln:494:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.uses_rs2), line:494:28, endln:494:36
        |vpiParent:
        \_operation: , line:493:21, endln:494:36
        |vpiName:uses_rs2
        |vpiFullName:work@vscale_ctrl.uses_rs2
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.uses_rs2), line:125:55, endln:125:63
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.raw_rs2), line:493:11, endln:493:18
      |vpiParent:
      \_cont_assign: , line:493:11, endln:494:36
      |vpiName:raw_rs2
      |vpiFullName:work@vscale_ctrl.raw_rs2
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.raw_rs2), line:127:55, endln:127:62
  |vpiContAssign:
  \_cont_assign: , line:495:11, endln:495:46
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:495:24, endln:495:46
      |vpiParent:
      \_cont_assign: , line:495:11, endln:495:46
      |vpiOpType:26
      |vpiOperand:
      \_operation: , line:495:24, endln:495:35
        |vpiParent:
        \_operation: , line:495:24, endln:495:46
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.load_in_WB), line:495:25, endln:495:35
          |vpiParent:
          \_operation: , line:495:24, endln:495:35
          |vpiName:load_in_WB
          |vpiFullName:work@vscale_ctrl.load_in_WB
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.load_in_WB), line:119:55, endln:119:65
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.raw_rs2), line:495:39, endln:495:46
        |vpiParent:
        \_operation: , line:495:24, endln:495:46
        |vpiName:raw_rs2
        |vpiFullName:work@vscale_ctrl.raw_rs2
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.raw_rs2), line:127:55, endln:127:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.bypass_rs2), line:495:11, endln:495:21
      |vpiParent:
      \_cont_assign: , line:495:11, endln:495:46
      |vpiName:bypass_rs2
      |vpiFullName:work@vscale_ctrl.bypass_rs2
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.bypass_rs2), line:20:55, endln:20:65
  |vpiContAssign:
  \_cont_assign: , line:497:11, endln:497:80
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:497:28, endln:497:80
      |vpiParent:
      \_cont_assign: , line:497:11, endln:497:80
      |vpiOpType:26
      |vpiOperand:
      \_operation: , line:497:28, endln:497:62
        |vpiParent:
        \_operation: , line:497:28, endln:497:80
        |vpiOpType:26
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.uses_md_WB), line:497:28, endln:497:38
          |vpiParent:
          \_operation: , line:497:28, endln:497:62
          |vpiName:uses_md_WB
          |vpiFullName:work@vscale_ctrl.uses_md_WB
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.uses_md_WB), line:110:55, endln:110:65
        |vpiOperand:
        \_operation: , line:497:43, endln:497:61
          |vpiParent:
          \_operation: , line:497:28, endln:497:62
          |vpiOpType:27
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.raw_rs1), line:497:43, endln:497:50
            |vpiParent:
            \_operation: , line:497:43, endln:497:61
            |vpiName:raw_rs1
            |vpiFullName:work@vscale_ctrl.raw_rs1
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.raw_rs1), line:126:55, endln:126:62
          |vpiOperand:
          \_ref_obj: (work@vscale_ctrl.raw_rs2), line:497:54, endln:497:61
            |vpiParent:
            \_operation: , line:497:43, endln:497:61
            |vpiName:raw_rs2
            |vpiFullName:work@vscale_ctrl.raw_rs2
            |vpiActual:
            \_logic_net: (work@vscale_ctrl.raw_rs2), line:127:55, endln:127:62
      |vpiOperand:
      \_operation: , line:497:66, endln:497:80
        |vpiParent:
        \_operation: , line:497:28, endln:497:80
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.md_resp_valid), line:497:67, endln:497:80
          |vpiParent:
          \_operation: , line:497:66, endln:497:80
          |vpiName:md_resp_valid
          |vpiFullName:work@vscale_ctrl.md_resp_valid
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.md_resp_valid), line:34:55, endln:34:68
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.raw_on_busy_md), line:497:11, endln:497:25
      |vpiParent:
      \_cont_assign: , line:497:11, endln:497:80
      |vpiName:raw_on_busy_md
      |vpiFullName:work@vscale_ctrl.raw_on_busy_md
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.raw_on_busy_md), line:128:55, endln:128:69
  |vpiContAssign:
  \_cont_assign: , line:498:11, endln:498:56
    |vpiParent:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_operation: , line:498:22, endln:498:56
      |vpiParent:
      \_cont_assign: , line:498:11, endln:498:56
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_ctrl.load_in_WB), line:498:22, endln:498:32
        |vpiParent:
        \_operation: , line:498:22, endln:498:56
        |vpiName:load_in_WB
        |vpiFullName:work@vscale_ctrl.load_in_WB
        |vpiActual:
        \_logic_net: (work@vscale_ctrl.load_in_WB), line:119:55, endln:119:65
      |vpiOperand:
      \_operation: , line:498:37, endln:498:55
        |vpiParent:
        \_operation: , line:498:22, endln:498:56
        |vpiOpType:27
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.raw_rs1), line:498:37, endln:498:44
          |vpiParent:
          \_operation: , line:498:37, endln:498:55
          |vpiName:raw_rs1
          |vpiFullName:work@vscale_ctrl.raw_rs1
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.raw_rs1), line:126:55, endln:126:62
        |vpiOperand:
        \_ref_obj: (work@vscale_ctrl.raw_rs2), line:498:48, endln:498:55
          |vpiParent:
          \_operation: , line:498:37, endln:498:55
          |vpiName:raw_rs2
          |vpiFullName:work@vscale_ctrl.raw_rs2
          |vpiActual:
          \_logic_net: (work@vscale_ctrl.raw_rs2), line:127:55, endln:127:62
    |vpiLhs:
    \_ref_obj: (work@vscale_ctrl.load_use), line:498:11, endln:498:19
      |vpiParent:
      \_cont_assign: , line:498:11, endln:498:56
      |vpiName:load_use
      |vpiFullName:work@vscale_ctrl.load_use
      |vpiActual:
      \_logic_net: (work@vscale_ctrl.load_use), line:123:55, endln:123:63
|uhdmallModules:
\_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@vscale_dp_hasti_sram
  |vpiParameter:
  \_parameter: (work@vscale_dp_hasti_sram.nwords), line:30:14, endln:30:20
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |UINT:65536
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.nwords)
      |vpiParent:
      \_parameter: (work@vscale_dp_hasti_sram.nwords), line:30:14, endln:30:20
      |vpiFullName:work@vscale_dp_hasti_sram.nwords
      |vpiActual:
      \_int_typespec: , line:30:4, endln:30:28
    |vpiName:nwords
    |vpiFullName:work@vscale_dp_hasti_sram.nwords
  |vpiParameter:
  \_parameter: (work@vscale_dp_hasti_sram.s_w1), line:32:15, endln:32:19
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.s_w1)
      |vpiParent:
      \_parameter: (work@vscale_dp_hasti_sram.s_w1), line:32:15, endln:32:19
      |vpiFullName:work@vscale_dp_hasti_sram.s_w1
      |vpiActual:
      \_int_typespec: , line:32:4, endln:32:23
    |vpiLocalParam:1
    |vpiName:s_w1
    |vpiFullName:work@vscale_dp_hasti_sram.s_w1
  |vpiParameter:
  \_parameter: (work@vscale_dp_hasti_sram.s_w2), line:33:15, endln:33:19
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.s_w2)
      |vpiParent:
      \_parameter: (work@vscale_dp_hasti_sram.s_w2), line:33:15, endln:33:19
      |vpiFullName:work@vscale_dp_hasti_sram.s_w2
      |vpiActual:
      \_int_typespec: , line:33:4, endln:33:23
    |vpiLocalParam:1
    |vpiName:s_w2
    |vpiFullName:work@vscale_dp_hasti_sram.s_w2
  |vpiParamAssign:
  \_param_assign: , line:30:14, endln:30:28
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_constant: , line:30:23, endln:30:28
      |vpiParent:
      \_param_assign: , line:30:14, endln:30:28
      |vpiDecompile:65536
      |vpiSize:64
      |UINT:65536
      |vpiTypespec:
      \_ref_typespec: (work@vscale_dp_hasti_sram)
        |vpiParent:
        \_constant: , line:30:23, endln:30:28
        |vpiFullName:work@vscale_dp_hasti_sram
        |vpiActual:
        \_int_typespec: , line:30:4, endln:30:28
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@vscale_dp_hasti_sram.nwords), line:30:14, endln:30:20
  |vpiParamAssign:
  \_param_assign: , line:32:15, endln:32:23
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_constant: , line:32:22, endln:32:23
      |vpiParent:
      \_param_assign: , line:32:15, endln:32:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@vscale_dp_hasti_sram)
        |vpiParent:
        \_constant: , line:32:22, endln:32:23
        |vpiFullName:work@vscale_dp_hasti_sram
        |vpiActual:
        \_int_typespec: , line:32:4, endln:32:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@vscale_dp_hasti_sram.s_w1), line:32:15, endln:32:19
  |vpiParamAssign:
  \_param_assign: , line:33:15, endln:33:23
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_constant: , line:33:22, endln:33:23
      |vpiParent:
      \_param_assign: , line:33:15, endln:33:23
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@vscale_dp_hasti_sram)
        |vpiParent:
        \_constant: , line:33:22, endln:33:23
        |vpiFullName:work@vscale_dp_hasti_sram
        |vpiActual:
        \_int_typespec: , line:33:4, endln:33:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@vscale_dp_hasti_sram.s_w2), line:33:15, endln:33:19
  |vpiDefName:work@vscale_dp_hasti_sram
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.hclk), line:4:60, endln:4:64
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:hclk
    |vpiFullName:work@vscale_dp_hasti_sram.hclk
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.hresetn), line:5:60, endln:5:67
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:hresetn
    |vpiFullName:work@vscale_dp_hasti_sram.hresetn
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_haddr), line:6:45, endln:6:53
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_haddr
    |vpiFullName:work@vscale_dp_hasti_sram.p0_haddr
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_hwrite), line:7:60, endln:7:69
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hwrite
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hwrite
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_hsize), line:8:44, endln:8:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hsize
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hsize
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_hburst), line:9:43, endln:9:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hburst
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hburst
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_hmastlock), line:10:60, endln:10:72
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hmastlock
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hmastlock
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_hprot), line:11:44, endln:11:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hprot
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hprot
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_htrans), line:12:43, endln:12:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_htrans
    |vpiFullName:work@vscale_dp_hasti_sram.p0_htrans
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_hwdata), line:13:46, endln:13:55
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hwdata
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hwdata
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_hrdata), line:14:46, endln:14:55
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hrdata
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hrdata
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_hready), line:15:60, endln:15:69
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hready
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hready
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_hresp), line:16:60, endln:16:68
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hresp
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hresp
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_haddr), line:17:45, endln:17:53
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_haddr
    |vpiFullName:work@vscale_dp_hasti_sram.p1_haddr
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_hwrite), line:18:60, endln:18:69
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hwrite
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hwrite
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_hsize), line:19:44, endln:19:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hsize
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hsize
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_hburst), line:20:43, endln:20:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hburst
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hburst
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_hmastlock), line:21:60, endln:21:72
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hmastlock
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hmastlock
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_hprot), line:22:44, endln:22:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hprot
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hprot
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_htrans), line:23:43, endln:23:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_htrans
    |vpiFullName:work@vscale_dp_hasti_sram.p1_htrans
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_hwdata), line:24:46, endln:24:55
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hwdata
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hwdata
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_hrdata), line:25:46, endln:25:55
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hrdata
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hrdata
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_hready), line:26:60, endln:26:69
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hready
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hready
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_hresp), line:27:60, endln:27:68
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hresp
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hresp
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.mem), line:35:46, endln:35:49
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.mem)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.mem), line:35:46, endln:35:49
      |vpiFullName:work@vscale_dp_hasti_sram.mem
      |vpiActual:
      \_logic_typespec: , line:35:4, endln:35:62
    |vpiName:mem
    |vpiFullName:work@vscale_dp_hasti_sram.mem
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_waddr), line:40:45, endln:40:53
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_waddr)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_waddr), line:40:45, endln:40:53
      |vpiFullName:work@vscale_dp_hasti_sram.p0_waddr
      |vpiActual:
      \_logic_typespec: , line:40:4, endln:40:16
    |vpiName:p0_waddr
    |vpiFullName:work@vscale_dp_hasti_sram.p0_waddr
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_wdata), line:41:46, endln:41:54
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_wdata)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_wdata), line:41:46, endln:41:54
      |vpiFullName:work@vscale_dp_hasti_sram.p0_wdata
      |vpiActual:
      \_logic_typespec: , line:41:4, endln:41:16
    |vpiName:p0_wdata
    |vpiFullName:work@vscale_dp_hasti_sram.p0_wdata
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:60, endln:42:69
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_wvalid)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:60, endln:42:69
      |vpiFullName:work@vscale_dp_hasti_sram.p0_wvalid
      |vpiActual:
      \_logic_typespec: , line:42:4, endln:42:7
    |vpiName:p0_wvalid
    |vpiFullName:work@vscale_dp_hasti_sram.p0_wvalid
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_wsize), line:43:44, endln:43:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_wsize)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_wsize), line:43:44, endln:43:52
      |vpiFullName:work@vscale_dp_hasti_sram.p0_wsize
      |vpiActual:
      \_logic_typespec: , line:43:4, endln:43:15
    |vpiName:p0_wsize
    |vpiFullName:work@vscale_dp_hasti_sram.p0_wsize
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_state), line:44:60, endln:44:68
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_state)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_state), line:44:60, endln:44:68
      |vpiFullName:work@vscale_dp_hasti_sram.p0_state
      |vpiActual:
      \_logic_typespec: , line:44:4, endln:44:7
    |vpiName:p0_state
    |vpiFullName:work@vscale_dp_hasti_sram.p0_state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_wmask_lut), line:46:44, endln:46:56
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_wmask_lut)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_wmask_lut), line:46:44, endln:46:56
      |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask_lut
      |vpiActual:
      \_logic_typespec: , line:46:4, endln:46:16
    |vpiName:p0_wmask_lut
    |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask_lut
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_wmask_shift), line:47:44, endln:47:58
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_wmask_shift)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_wmask_shift), line:47:44, endln:47:58
      |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask_shift
      |vpiActual:
      \_logic_typespec: , line:47:4, endln:47:16
    |vpiName:p0_wmask_shift
    |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask_shift
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_wmask), line:48:46, endln:48:54
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_wmask)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_wmask), line:48:46, endln:48:54
      |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask
      |vpiActual:
      \_logic_typespec: , line:48:4, endln:48:17
    |vpiName:p0_wmask
    |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_word_waddr), line:49:45, endln:49:58
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_word_waddr)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_word_waddr), line:49:45, endln:49:58
      |vpiFullName:work@vscale_dp_hasti_sram.p0_word_waddr
      |vpiActual:
      \_logic_typespec: , line:49:4, endln:49:17
    |vpiName:p0_word_waddr
    |vpiFullName:work@vscale_dp_hasti_sram.p0_word_waddr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_raddr), line:51:45, endln:51:53
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_raddr)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_raddr), line:51:45, endln:51:53
      |vpiFullName:work@vscale_dp_hasti_sram.p0_raddr
      |vpiActual:
      \_logic_typespec: , line:51:4, endln:51:17
    |vpiName:p0_raddr
    |vpiFullName:work@vscale_dp_hasti_sram.p0_raddr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_ren), line:52:60, endln:52:66
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_ren)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_ren), line:52:60, endln:52:66
      |vpiFullName:work@vscale_dp_hasti_sram.p0_ren
      |vpiActual:
      \_logic_typespec: , line:52:4, endln:52:8
    |vpiName:p0_ren
    |vpiFullName:work@vscale_dp_hasti_sram.p0_ren
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_bypass), line:53:60, endln:53:69
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_bypass)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_bypass), line:53:60, endln:53:69
      |vpiFullName:work@vscale_dp_hasti_sram.p0_bypass
      |vpiActual:
      \_logic_typespec: , line:53:4, endln:53:7
    |vpiName:p0_bypass
    |vpiFullName:work@vscale_dp_hasti_sram.p0_bypass
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_reg_raddr), line:54:45, endln:54:57
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_reg_raddr)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_reg_raddr), line:54:45, endln:54:57
      |vpiFullName:work@vscale_dp_hasti_sram.p0_reg_raddr
      |vpiActual:
      \_logic_typespec: , line:54:4, endln:54:16
    |vpiName:p0_reg_raddr
    |vpiFullName:work@vscale_dp_hasti_sram.p0_reg_raddr
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_rdata), line:86:18, endln:86:26
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_rdata)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_rdata), line:86:18, endln:86:26
      |vpiFullName:work@vscale_dp_hasti_sram.p0_rdata
      |vpiActual:
      \_logic_typespec: , line:86:4, endln:86:17
    |vpiName:p0_rdata
    |vpiFullName:work@vscale_dp_hasti_sram.p0_rdata
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p0_rmask), line:87:18, endln:87:26
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_rmask)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_rmask), line:87:18, endln:87:26
      |vpiFullName:work@vscale_dp_hasti_sram.p0_rmask
      |vpiActual:
      \_logic_typespec: , line:87:4, endln:87:17
    |vpiName:p0_rmask
    |vpiFullName:work@vscale_dp_hasti_sram.p0_rmask
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_raddr), line:96:18, endln:96:26
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_raddr)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_raddr), line:96:18, endln:96:26
      |vpiFullName:work@vscale_dp_hasti_sram.p1_raddr
      |vpiActual:
      \_logic_typespec: , line:96:4, endln:96:17
    |vpiName:p1_raddr
    |vpiFullName:work@vscale_dp_hasti_sram.p1_raddr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_ren), line:97:33, endln:97:39
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_ren)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_ren), line:97:33, endln:97:39
      |vpiFullName:work@vscale_dp_hasti_sram.p1_ren
      |vpiActual:
      \_logic_typespec: , line:97:4, endln:97:8
    |vpiName:p1_ren
    |vpiFullName:work@vscale_dp_hasti_sram.p1_ren
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_bypass), line:98:33, endln:98:42
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_bypass)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_bypass), line:98:33, endln:98:42
      |vpiFullName:work@vscale_dp_hasti_sram.p1_bypass
      |vpiActual:
      \_logic_typespec: , line:98:4, endln:98:7
    |vpiName:p1_bypass
    |vpiFullName:work@vscale_dp_hasti_sram.p1_bypass
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_reg_raddr), line:99:18, endln:99:30
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_reg_raddr)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_reg_raddr), line:99:18, endln:99:30
      |vpiFullName:work@vscale_dp_hasti_sram.p1_reg_raddr
      |vpiActual:
      \_logic_typespec: , line:99:4, endln:99:16
    |vpiName:p1_reg_raddr
    |vpiFullName:work@vscale_dp_hasti_sram.p1_reg_raddr
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_rdata), line:115:18, endln:115:26
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_rdata)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_rdata), line:115:18, endln:115:26
      |vpiFullName:work@vscale_dp_hasti_sram.p1_rdata
      |vpiActual:
      \_logic_typespec: , line:115:4, endln:115:17
    |vpiName:p1_rdata
    |vpiFullName:work@vscale_dp_hasti_sram.p1_rdata
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_dp_hasti_sram.p1_rmask), line:116:18, endln:116:26
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_rmask)
      |vpiParent:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_rmask), line:116:18, endln:116:26
      |vpiFullName:work@vscale_dp_hasti_sram.p1_rmask
      |vpiActual:
      \_logic_typespec: , line:116:4, endln:116:17
    |vpiName:p1_rmask
    |vpiFullName:work@vscale_dp_hasti_sram.p1_rmask
    |vpiNetType:1
  |vpiPort:
  \_port: (hclk), line:4:60, endln:4:64
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:hclk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.hclk.hclk), line:4:60, endln:4:64
      |vpiParent:
      \_port: (hclk), line:4:60, endln:4:64
      |vpiName:hclk
      |vpiFullName:work@vscale_dp_hasti_sram.hclk.hclk
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.hclk), line:4:60, endln:4:64
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.hclk)
      |vpiParent:
      \_port: (hclk), line:4:60, endln:4:64
      |vpiFullName:work@vscale_dp_hasti_sram.hclk
      |vpiActual:
      \_logic_typespec: , line:4:60, endln:4:60
  |vpiPort:
  \_port: (hresetn), line:5:60, endln:5:67
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:hresetn
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.hresetn.hresetn), line:5:60, endln:5:67
      |vpiParent:
      \_port: (hresetn), line:5:60, endln:5:67
      |vpiName:hresetn
      |vpiFullName:work@vscale_dp_hasti_sram.hresetn.hresetn
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.hresetn), line:5:60, endln:5:67
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.hresetn)
      |vpiParent:
      \_port: (hresetn), line:5:60, endln:5:67
      |vpiFullName:work@vscale_dp_hasti_sram.hresetn
      |vpiActual:
      \_logic_typespec: , line:5:60, endln:5:60
  |vpiPort:
  \_port: (p0_haddr), line:6:45, endln:6:53
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_haddr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p0_haddr.p0_haddr), line:6:45, endln:6:53
      |vpiParent:
      \_port: (p0_haddr), line:6:45, endln:6:53
      |vpiName:p0_haddr
      |vpiFullName:work@vscale_dp_hasti_sram.p0_haddr.p0_haddr
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_haddr), line:6:45, endln:6:53
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_haddr)
      |vpiParent:
      \_port: (p0_haddr), line:6:45, endln:6:53
      |vpiFullName:work@vscale_dp_hasti_sram.p0_haddr
      |vpiActual:
      \_logic_typespec: , line:6:35, endln:6:43
  |vpiPort:
  \_port: (p0_hwrite), line:7:60, endln:7:69
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hwrite
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p0_hwrite.p0_hwrite), line:7:60, endln:7:69
      |vpiParent:
      \_port: (p0_hwrite), line:7:60, endln:7:69
      |vpiName:p0_hwrite
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hwrite.p0_hwrite
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_hwrite), line:7:60, endln:7:69
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_hwrite)
      |vpiParent:
      \_port: (p0_hwrite), line:7:60, endln:7:69
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hwrite
      |vpiActual:
      \_logic_typespec: , line:7:60, endln:7:60
  |vpiPort:
  \_port: (p0_hsize), line:8:44, endln:8:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hsize
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p0_hsize.p0_hsize), line:8:44, endln:8:52
      |vpiParent:
      \_port: (p0_hsize), line:8:44, endln:8:52
      |vpiName:p0_hsize
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hsize.p0_hsize
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_hsize), line:8:44, endln:8:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_hsize)
      |vpiParent:
      \_port: (p0_hsize), line:8:44, endln:8:52
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hsize
      |vpiActual:
      \_logic_typespec: , line:8:35, endln:8:42
  |vpiPort:
  \_port: (p0_hburst), line:9:43, endln:9:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hburst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p0_hburst.p0_hburst), line:9:43, endln:9:52
      |vpiParent:
      \_port: (p0_hburst), line:9:43, endln:9:52
      |vpiName:p0_hburst
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hburst.p0_hburst
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_hburst), line:9:43, endln:9:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_hburst)
      |vpiParent:
      \_port: (p0_hburst), line:9:43, endln:9:52
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hburst
      |vpiActual:
      \_logic_typespec: , line:9:35, endln:9:42
  |vpiPort:
  \_port: (p0_hmastlock), line:10:60, endln:10:72
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hmastlock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p0_hmastlock.p0_hmastlock), line:10:60, endln:10:72
      |vpiParent:
      \_port: (p0_hmastlock), line:10:60, endln:10:72
      |vpiName:p0_hmastlock
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hmastlock.p0_hmastlock
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_hmastlock), line:10:60, endln:10:72
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_hmastlock)
      |vpiParent:
      \_port: (p0_hmastlock), line:10:60, endln:10:72
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hmastlock
      |vpiActual:
      \_logic_typespec: , line:10:60, endln:10:60
  |vpiPort:
  \_port: (p0_hprot), line:11:44, endln:11:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hprot
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p0_hprot.p0_hprot), line:11:44, endln:11:52
      |vpiParent:
      \_port: (p0_hprot), line:11:44, endln:11:52
      |vpiName:p0_hprot
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hprot.p0_hprot
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_hprot), line:11:44, endln:11:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_hprot)
      |vpiParent:
      \_port: (p0_hprot), line:11:44, endln:11:52
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hprot
      |vpiActual:
      \_logic_typespec: , line:11:35, endln:11:42
  |vpiPort:
  \_port: (p0_htrans), line:12:43, endln:12:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_htrans
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p0_htrans.p0_htrans), line:12:43, endln:12:52
      |vpiParent:
      \_port: (p0_htrans), line:12:43, endln:12:52
      |vpiName:p0_htrans
      |vpiFullName:work@vscale_dp_hasti_sram.p0_htrans.p0_htrans
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_htrans), line:12:43, endln:12:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_htrans)
      |vpiParent:
      \_port: (p0_htrans), line:12:43, endln:12:52
      |vpiFullName:work@vscale_dp_hasti_sram.p0_htrans
      |vpiActual:
      \_logic_typespec: , line:12:35, endln:12:42
  |vpiPort:
  \_port: (p0_hwdata), line:13:46, endln:13:55
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hwdata
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p0_hwdata.p0_hwdata), line:13:46, endln:13:55
      |vpiParent:
      \_port: (p0_hwdata), line:13:46, endln:13:55
      |vpiName:p0_hwdata
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hwdata.p0_hwdata
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_hwdata), line:13:46, endln:13:55
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_hwdata)
      |vpiParent:
      \_port: (p0_hwdata), line:13:46, endln:13:55
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hwdata
      |vpiActual:
      \_logic_typespec: , line:13:35, endln:13:43
  |vpiPort:
  \_port: (p0_hrdata), line:14:46, endln:14:55
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hrdata
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p0_hrdata.p0_hrdata), line:14:46, endln:14:55
      |vpiParent:
      \_port: (p0_hrdata), line:14:46, endln:14:55
      |vpiName:p0_hrdata
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hrdata.p0_hrdata
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_hrdata), line:14:46, endln:14:55
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_hrdata)
      |vpiParent:
      \_port: (p0_hrdata), line:14:46, endln:14:55
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hrdata
      |vpiActual:
      \_logic_typespec: , line:14:36, endln:14:44
  |vpiPort:
  \_port: (p0_hready), line:15:60, endln:15:69
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hready
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p0_hready.p0_hready), line:15:60, endln:15:69
      |vpiParent:
      \_port: (p0_hready), line:15:60, endln:15:69
      |vpiName:p0_hready
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hready.p0_hready
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_hready), line:15:60, endln:15:69
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_hready)
      |vpiParent:
      \_port: (p0_hready), line:15:60, endln:15:69
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hready
      |vpiActual:
      \_logic_typespec: , line:15:60, endln:15:60
  |vpiPort:
  \_port: (p0_hresp), line:16:60, endln:16:68
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hresp
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p0_hresp.p0_hresp), line:16:60, endln:16:68
      |vpiParent:
      \_port: (p0_hresp), line:16:60, endln:16:68
      |vpiName:p0_hresp
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hresp.p0_hresp
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_hresp), line:16:60, endln:16:68
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p0_hresp)
      |vpiParent:
      \_port: (p0_hresp), line:16:60, endln:16:68
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hresp
      |vpiActual:
      \_logic_typespec: , line:16:60, endln:16:60
  |vpiPort:
  \_port: (p1_haddr), line:17:45, endln:17:53
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_haddr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p1_haddr.p1_haddr), line:17:45, endln:17:53
      |vpiParent:
      \_port: (p1_haddr), line:17:45, endln:17:53
      |vpiName:p1_haddr
      |vpiFullName:work@vscale_dp_hasti_sram.p1_haddr.p1_haddr
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_haddr), line:17:45, endln:17:53
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_haddr)
      |vpiParent:
      \_port: (p1_haddr), line:17:45, endln:17:53
      |vpiFullName:work@vscale_dp_hasti_sram.p1_haddr
      |vpiActual:
      \_logic_typespec: , line:17:35, endln:17:43
  |vpiPort:
  \_port: (p1_hwrite), line:18:60, endln:18:69
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hwrite
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p1_hwrite.p1_hwrite), line:18:60, endln:18:69
      |vpiParent:
      \_port: (p1_hwrite), line:18:60, endln:18:69
      |vpiName:p1_hwrite
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hwrite.p1_hwrite
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_hwrite), line:18:60, endln:18:69
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_hwrite)
      |vpiParent:
      \_port: (p1_hwrite), line:18:60, endln:18:69
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hwrite
      |vpiActual:
      \_logic_typespec: , line:18:60, endln:18:60
  |vpiPort:
  \_port: (p1_hsize), line:19:44, endln:19:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hsize
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p1_hsize.p1_hsize), line:19:44, endln:19:52
      |vpiParent:
      \_port: (p1_hsize), line:19:44, endln:19:52
      |vpiName:p1_hsize
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hsize.p1_hsize
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_hsize), line:19:44, endln:19:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_hsize)
      |vpiParent:
      \_port: (p1_hsize), line:19:44, endln:19:52
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hsize
      |vpiActual:
      \_logic_typespec: , line:19:35, endln:19:42
  |vpiPort:
  \_port: (p1_hburst), line:20:43, endln:20:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hburst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p1_hburst.p1_hburst), line:20:43, endln:20:52
      |vpiParent:
      \_port: (p1_hburst), line:20:43, endln:20:52
      |vpiName:p1_hburst
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hburst.p1_hburst
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_hburst), line:20:43, endln:20:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_hburst)
      |vpiParent:
      \_port: (p1_hburst), line:20:43, endln:20:52
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hburst
      |vpiActual:
      \_logic_typespec: , line:20:35, endln:20:42
  |vpiPort:
  \_port: (p1_hmastlock), line:21:60, endln:21:72
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hmastlock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p1_hmastlock.p1_hmastlock), line:21:60, endln:21:72
      |vpiParent:
      \_port: (p1_hmastlock), line:21:60, endln:21:72
      |vpiName:p1_hmastlock
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hmastlock.p1_hmastlock
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_hmastlock), line:21:60, endln:21:72
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_hmastlock)
      |vpiParent:
      \_port: (p1_hmastlock), line:21:60, endln:21:72
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hmastlock
      |vpiActual:
      \_logic_typespec: , line:21:60, endln:21:60
  |vpiPort:
  \_port: (p1_hprot), line:22:44, endln:22:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hprot
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p1_hprot.p1_hprot), line:22:44, endln:22:52
      |vpiParent:
      \_port: (p1_hprot), line:22:44, endln:22:52
      |vpiName:p1_hprot
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hprot.p1_hprot
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_hprot), line:22:44, endln:22:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_hprot)
      |vpiParent:
      \_port: (p1_hprot), line:22:44, endln:22:52
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hprot
      |vpiActual:
      \_logic_typespec: , line:22:35, endln:22:42
  |vpiPort:
  \_port: (p1_htrans), line:23:43, endln:23:52
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_htrans
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p1_htrans.p1_htrans), line:23:43, endln:23:52
      |vpiParent:
      \_port: (p1_htrans), line:23:43, endln:23:52
      |vpiName:p1_htrans
      |vpiFullName:work@vscale_dp_hasti_sram.p1_htrans.p1_htrans
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_htrans), line:23:43, endln:23:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_htrans)
      |vpiParent:
      \_port: (p1_htrans), line:23:43, endln:23:52
      |vpiFullName:work@vscale_dp_hasti_sram.p1_htrans
      |vpiActual:
      \_logic_typespec: , line:23:35, endln:23:42
  |vpiPort:
  \_port: (p1_hwdata), line:24:46, endln:24:55
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hwdata
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p1_hwdata.p1_hwdata), line:24:46, endln:24:55
      |vpiParent:
      \_port: (p1_hwdata), line:24:46, endln:24:55
      |vpiName:p1_hwdata
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hwdata.p1_hwdata
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_hwdata), line:24:46, endln:24:55
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_hwdata)
      |vpiParent:
      \_port: (p1_hwdata), line:24:46, endln:24:55
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hwdata
      |vpiActual:
      \_logic_typespec: , line:24:35, endln:24:43
  |vpiPort:
  \_port: (p1_hrdata), line:25:46, endln:25:55
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hrdata
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p1_hrdata.p1_hrdata), line:25:46, endln:25:55
      |vpiParent:
      \_port: (p1_hrdata), line:25:46, endln:25:55
      |vpiName:p1_hrdata
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hrdata.p1_hrdata
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_hrdata), line:25:46, endln:25:55
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_hrdata)
      |vpiParent:
      \_port: (p1_hrdata), line:25:46, endln:25:55
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hrdata
      |vpiActual:
      \_logic_typespec: , line:25:36, endln:25:44
  |vpiPort:
  \_port: (p1_hready), line:26:60, endln:26:69
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hready
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p1_hready.p1_hready), line:26:60, endln:26:69
      |vpiParent:
      \_port: (p1_hready), line:26:60, endln:26:69
      |vpiName:p1_hready
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hready.p1_hready
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_hready), line:26:60, endln:26:69
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_hready)
      |vpiParent:
      \_port: (p1_hready), line:26:60, endln:26:69
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hready
      |vpiActual:
      \_logic_typespec: , line:26:60, endln:26:60
  |vpiPort:
  \_port: (p1_hresp), line:27:60, endln:27:68
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hresp
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_dp_hasti_sram.p1_hresp.p1_hresp), line:27:60, endln:27:68
      |vpiParent:
      \_port: (p1_hresp), line:27:60, endln:27:68
      |vpiName:p1_hresp
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hresp.p1_hresp
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_hresp), line:27:60, endln:27:68
    |vpiTypedef:
    \_ref_typespec: (work@vscale_dp_hasti_sram.p1_hresp)
      |vpiParent:
      \_port: (p1_hresp), line:27:60, endln:27:68
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hresp
      |vpiActual:
      \_logic_typespec: , line:27:60, endln:27:60
  |vpiProcess:
  \_always: , line:56:4, endln:84:7
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiStmt:
    \_event_control: , line:56:11, endln:56:26
      |vpiParent:
      \_always: , line:56:4, endln:84:7
      |vpiCondition:
      \_operation: , line:56:13, endln:56:25
        |vpiParent:
        \_event_control: , line:56:11, endln:56:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_dp_hasti_sram.hclk), line:56:21, endln:56:25
          |vpiParent:
          \_operation: , line:56:13, endln:56:25
          |vpiName:hclk
          |vpiFullName:work@vscale_dp_hasti_sram.hclk
          |vpiActual:
          \_logic_net: (work@vscale_dp_hasti_sram.hclk), line:4:60, endln:4:64
      |vpiStmt:
      \_begin: (work@vscale_dp_hasti_sram), line:56:27, endln:84:7
        |vpiParent:
        \_event_control: , line:56:11, endln:56:26
        |vpiFullName:work@vscale_dp_hasti_sram
        |vpiStmt:
        \_assignment: , line:57:7, endln:57:31
          |vpiParent:
          \_begin: (work@vscale_dp_hasti_sram), line:56:27, endln:84:7
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@vscale_dp_hasti_sram.p0_raddr), line:57:23, endln:57:31
            |vpiParent:
            \_assignment: , line:57:7, endln:57:31
            |vpiName:p0_raddr
            |vpiFullName:work@vscale_dp_hasti_sram.p0_raddr
            |vpiActual:
            \_logic_net: (work@vscale_dp_hasti_sram.p0_raddr), line:51:45, endln:51:53
          |vpiLhs:
          \_ref_obj: (work@vscale_dp_hasti_sram.p0_reg_raddr), line:57:7, endln:57:19
            |vpiParent:
            \_assignment: , line:57:7, endln:57:31
            |vpiName:p0_reg_raddr
            |vpiFullName:work@vscale_dp_hasti_sram.p0_reg_raddr
            |vpiActual:
            \_logic_net: (work@vscale_dp_hasti_sram.p0_reg_raddr), line:54:45, endln:54:57
        |vpiStmt:
        \_if_else: , line:58:7, endln:83:10
          |vpiParent:
          \_begin: (work@vscale_dp_hasti_sram), line:56:27, endln:84:7
          |vpiCondition:
          \_operation: , line:58:11, endln:58:19
            |vpiParent:
            \_begin: (work@vscale_dp_hasti_sram), line:56:27, endln:84:7
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@vscale_dp_hasti_sram.hresetn), line:58:12, endln:58:19
              |vpiParent:
              \_operation: , line:58:11, endln:58:19
              |vpiName:hresetn
              |vpiFullName:work@vscale_dp_hasti_sram.hresetn
              |vpiActual:
              \_logic_net: (work@vscale_dp_hasti_sram.hresetn), line:5:60, endln:5:67
          |vpiStmt:
          \_begin: (work@vscale_dp_hasti_sram), line:58:21, endln:65:10
            |vpiParent:
            \_if_else: , line:58:7, endln:83:10
            |vpiFullName:work@vscale_dp_hasti_sram
            |vpiStmt:
            \_assignment: , line:59:10, endln:59:26
              |vpiParent:
              \_begin: (work@vscale_dp_hasti_sram), line:58:21, endln:65:10
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@vscale_dp_hasti_sram.s_w1), line:59:22, endln:59:26
                |vpiParent:
                \_assignment: , line:59:10, endln:59:26
                |vpiName:s_w1
                |vpiFullName:work@vscale_dp_hasti_sram.s_w1
              |vpiLhs:
              \_ref_obj: (work@vscale_dp_hasti_sram.p0_state), line:59:10, endln:59:18
                |vpiParent:
                \_assignment: , line:59:10, endln:59:26
                |vpiName:p0_state
                |vpiFullName:work@vscale_dp_hasti_sram.p0_state
                |vpiActual:
                \_logic_net: (work@vscale_dp_hasti_sram.p0_state), line:44:60, endln:44:68
            |vpiStmt:
            \_assignment: , line:60:10, endln:60:27
              |vpiParent:
              \_begin: (work@vscale_dp_hasti_sram), line:58:21, endln:65:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:60:23, endln:60:27
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@vscale_dp_hasti_sram.p0_wvalid), line:60:10, endln:60:19
                |vpiParent:
                \_assignment: , line:60:10, endln:60:27
                |vpiName:p0_wvalid
                |vpiFullName:work@vscale_dp_hasti_sram.p0_wvalid
                |vpiActual:
                \_logic_net: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:60, endln:42:69
            |vpiStmt:
            \_assignment: , line:61:10, endln:61:27
              |vpiParent:
              \_begin: (work@vscale_dp_hasti_sram), line:58:21, endln:65:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:61:23, endln:61:27
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@vscale_dp_hasti_sram.p0_bypass), line:61:10, endln:61:19
                |vpiParent:
                \_assignment: , line:61:10, endln:61:27
                |vpiName:p0_bypass
                |vpiFullName:work@vscale_dp_hasti_sram.p0_bypass
                |vpiActual:
                \_logic_net: (work@vscale_dp_hasti_sram.p0_bypass), line:53:60, endln:53:69
            |vpiStmt:
            \_assignment: , line:62:10, endln:62:23
              |vpiParent:
              \_begin: (work@vscale_dp_hasti_sram), line:58:21, endln:65:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:62:22, endln:62:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_dp_hasti_sram.p0_waddr), line:62:10, endln:62:18
                |vpiParent:
                \_assignment: , line:62:10, endln:62:23
                |vpiName:p0_waddr
                |vpiFullName:work@vscale_dp_hasti_sram.p0_waddr
                |vpiActual:
                \_logic_net: (work@vscale_dp_hasti_sram.p0_waddr), line:40:45, endln:40:53
            |vpiStmt:
            \_assignment: , line:63:10, endln:63:23
              |vpiParent:
              \_begin: (work@vscale_dp_hasti_sram), line:58:21, endln:65:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:63:22, endln:63:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_dp_hasti_sram.p0_wdata), line:63:10, endln:63:18
                |vpiParent:
                \_assignment: , line:63:10, endln:63:23
                |vpiName:p0_wdata
                |vpiFullName:work@vscale_dp_hasti_sram.p0_wdata
                |vpiActual:
                \_logic_net: (work@vscale_dp_hasti_sram.p0_wdata), line:41:46, endln:41:54
            |vpiStmt:
            \_assignment: , line:64:10, endln:64:27
              |vpiParent:
              \_begin: (work@vscale_dp_hasti_sram), line:58:21, endln:65:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:64:26, endln:64:27
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_dp_hasti_sram.p0_reg_raddr), line:64:10, endln:64:22
                |vpiParent:
                \_assignment: , line:64:10, endln:64:27
                |vpiName:p0_reg_raddr
                |vpiFullName:work@vscale_dp_hasti_sram.p0_reg_raddr
                |vpiActual:
                \_logic_net: (work@vscale_dp_hasti_sram.p0_reg_raddr), line:54:45, endln:54:57
          |vpiElseStmt:
          \_begin: (work@vscale_dp_hasti_sram), line:65:16, endln:83:10
            |vpiParent:
            \_if_else: , line:58:7, endln:83:10
            |vpiFullName:work@vscale_dp_hasti_sram
            |vpiStmt:
            \_if_stmt: , line:66:10, endln:69:13
              |vpiParent:
              \_begin: (work@vscale_dp_hasti_sram), line:65:16, endln:83:10
              |vpiCondition:
              \_operation: , line:66:14, endln:66:30
                |vpiParent:
                \_begin: (work@vscale_dp_hasti_sram), line:65:16, endln:83:10
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@vscale_dp_hasti_sram.p0_state), line:66:14, endln:66:22
                  |vpiParent:
                  \_operation: , line:66:14, endln:66:30
                  |vpiName:p0_state
                  |vpiFullName:work@vscale_dp_hasti_sram.p0_state
                  |vpiActual:
                  \_logic_net: (work@vscale_dp_hasti_sram.p0_state), line:44:60, endln:44:68
                |vpiOperand:
                \_ref_obj: (work@vscale_dp_hasti_sram.s_w2), line:66:26, endln:66:30
                  |vpiParent:
                  \_operation: , line:66:14, endln:66:30
                  |vpiName:s_w2
                  |vpiFullName:work@vscale_dp_hasti_sram.s_w2
              |vpiStmt:
              \_begin: (work@vscale_dp_hasti_sram), line:66:32, endln:69:13
                |vpiParent:
                \_if_stmt: , line:66:10, endln:69:13
                |vpiFullName:work@vscale_dp_hasti_sram
                |vpiStmt:
                \_assignment: , line:67:13, endln:67:34
                  |vpiParent:
                  \_begin: (work@vscale_dp_hasti_sram), line:66:32, endln:69:13
                  |vpiOpType:82
                  |vpiRhs:
                  \_ref_obj: (work@vscale_dp_hasti_sram.p0_hwdata), line:67:25, endln:67:34
                    |vpiParent:
                    \_assignment: , line:67:13, endln:67:34
                    |vpiName:p0_hwdata
                    |vpiFullName:work@vscale_dp_hasti_sram.p0_hwdata
                    |vpiActual:
                    \_logic_net: (work@vscale_dp_hasti_sram.p0_hwdata), line:13:46, endln:13:55
                  |vpiLhs:
                  \_ref_obj: (work@vscale_dp_hasti_sram.p0_wdata), line:67:13, endln:67:21
                    |vpiParent:
                    \_assignment: , line:67:13, endln:67:34
                    |vpiName:p0_wdata
                    |vpiFullName:work@vscale_dp_hasti_sram.p0_wdata
                    |vpiActual:
                    \_logic_net: (work@vscale_dp_hasti_sram.p0_wdata), line:41:46, endln:41:54
                |vpiStmt:
                \_assignment: , line:68:13, endln:68:29
                  |vpiParent:
                  \_begin: (work@vscale_dp_hasti_sram), line:66:32, endln:69:13
                  |vpiOpType:82
                  |vpiRhs:
                  \_ref_obj: (work@vscale_dp_hasti_sram.s_w1), line:68:25, endln:68:29
                    |vpiParent:
                    \_assignment: , line:68:13, endln:68:29
                    |vpiName:s_w1
                    |vpiFullName:work@vscale_dp_hasti_sram.s_w1
                  |vpiLhs:
                  \_ref_obj: (work@vscale_dp_hasti_sram.p0_state), line:68:13, endln:68:21
                    |vpiParent:
                    \_assignment: , line:68:13, endln:68:29
                    |vpiName:p0_state
                    |vpiFullName:work@vscale_dp_hasti_sram.p0_state
                    |vpiActual:
                    \_logic_net: (work@vscale_dp_hasti_sram.p0_state), line:44:60, endln:44:68
            |vpiStmt:
            \_if_stmt: , line:70:10, endln:82:13
              |vpiParent:
              \_begin: (work@vscale_dp_hasti_sram), line:65:16, endln:83:10
              |vpiCondition:
              \_operation: , line:70:14, endln:70:31
                |vpiParent:
                \_begin: (work@vscale_dp_hasti_sram), line:65:16, endln:83:10
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@vscale_dp_hasti_sram.p0_htrans), line:70:14, endln:70:23
                  |vpiParent:
                  \_operation: , line:70:14, endln:70:31
                  |vpiName:p0_htrans
                  |vpiFullName:work@vscale_dp_hasti_sram.p0_htrans
                  |vpiActual:
                  \_logic_net: (work@vscale_dp_hasti_sram.p0_htrans), line:12:43, endln:12:52
                |vpiOperand:
                \_constant: , line:70:27, endln:70:31
                  |vpiParent:
                  \_operation: , line:70:14, endln:70:31
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
              |vpiStmt:
              \_begin: (work@vscale_dp_hasti_sram), line:70:33, endln:82:13
                |vpiParent:
                \_if_stmt: , line:70:10, endln:82:13
                |vpiFullName:work@vscale_dp_hasti_sram
                |vpiStmt:
                \_if_else: , line:71:13, endln:81:16
                  |vpiParent:
                  \_begin: (work@vscale_dp_hasti_sram), line:70:33, endln:82:13
                  |vpiCondition:
                  \_ref_obj: (work@vscale_dp_hasti_sram.p0_hwrite), line:71:17, endln:71:26
                    |vpiParent:
                    \_begin: (work@vscale_dp_hasti_sram), line:70:33, endln:82:13
                    |vpiName:p0_hwrite
                    |vpiFullName:work@vscale_dp_hasti_sram.p0_hwrite
                    |vpiActual:
                    \_logic_net: (work@vscale_dp_hasti_sram.p0_hwrite), line:7:60, endln:7:69
                  |vpiStmt:
                  \_begin: (work@vscale_dp_hasti_sram), line:71:28, endln:79:16
                    |vpiParent:
                    \_if_else: , line:71:13, endln:81:16
                    |vpiFullName:work@vscale_dp_hasti_sram
                    |vpiStmt:
                    \_assignment: , line:72:16, endln:72:36
                      |vpiParent:
                      \_begin: (work@vscale_dp_hasti_sram), line:71:28, endln:79:16
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_dp_hasti_sram.p0_haddr), line:72:28, endln:72:36
                        |vpiParent:
                        \_assignment: , line:72:16, endln:72:36
                        |vpiName:p0_haddr
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_haddr
                        |vpiActual:
                        \_logic_net: (work@vscale_dp_hasti_sram.p0_haddr), line:6:45, endln:6:53
                      |vpiLhs:
                      \_ref_obj: (work@vscale_dp_hasti_sram.p0_waddr), line:72:16, endln:72:24
                        |vpiParent:
                        \_assignment: , line:72:16, endln:72:36
                        |vpiName:p0_waddr
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_waddr
                        |vpiActual:
                        \_logic_net: (work@vscale_dp_hasti_sram.p0_waddr), line:40:45, endln:40:53
                    |vpiStmt:
                    \_assignment: , line:73:16, endln:73:36
                      |vpiParent:
                      \_begin: (work@vscale_dp_hasti_sram), line:71:28, endln:79:16
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_dp_hasti_sram.p0_hsize), line:73:28, endln:73:36
                        |vpiParent:
                        \_assignment: , line:73:16, endln:73:36
                        |vpiName:p0_hsize
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_hsize
                        |vpiActual:
                        \_logic_net: (work@vscale_dp_hasti_sram.p0_hsize), line:8:44, endln:8:52
                      |vpiLhs:
                      \_ref_obj: (work@vscale_dp_hasti_sram.p0_wsize), line:73:16, endln:73:24
                        |vpiParent:
                        \_assignment: , line:73:16, endln:73:36
                        |vpiName:p0_wsize
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_wsize
                        |vpiActual:
                        \_logic_net: (work@vscale_dp_hasti_sram.p0_wsize), line:43:44, endln:43:52
                    |vpiStmt:
                    \_assignment: , line:74:16, endln:74:33
                      |vpiParent:
                      \_begin: (work@vscale_dp_hasti_sram), line:71:28, endln:79:16
                      |vpiOpType:82
                      |vpiRhs:
                      \_constant: , line:74:29, endln:74:33
                        |vpiDecompile:1'b1
                        |vpiSize:1
                        |BIN:1
                        |vpiConstType:3
                      |vpiLhs:
                      \_ref_obj: (work@vscale_dp_hasti_sram.p0_wvalid), line:74:16, endln:74:25
                        |vpiParent:
                        \_assignment: , line:74:16, endln:74:33
                        |vpiName:p0_wvalid
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_wvalid
                        |vpiActual:
                        \_logic_net: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:60, endln:42:69
                    |vpiStmt:
                    \_if_stmt: , line:75:16, endln:77:19
                      |vpiParent:
                      \_begin: (work@vscale_dp_hasti_sram), line:71:28, endln:79:16
                      |vpiCondition:
                      \_ref_obj: (work@vscale_dp_hasti_sram.p0_wvalid), line:75:20, endln:75:29
                        |vpiParent:
                        \_begin: (work@vscale_dp_hasti_sram), line:71:28, endln:79:16
                        |vpiName:p0_wvalid
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_wvalid
                        |vpiActual:
                        \_logic_net: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:60, endln:42:69
                      |vpiStmt:
                      \_begin: (work@vscale_dp_hasti_sram), line:75:31, endln:77:19
                        |vpiParent:
                        \_if_stmt: , line:75:16, endln:77:19
                        |vpiFullName:work@vscale_dp_hasti_sram
                        |vpiStmt:
                        \_assignment: , line:76:19, endln:76:97
                          |vpiParent:
                          \_begin: (work@vscale_dp_hasti_sram), line:75:31, endln:77:19
                          |vpiOpType:82
                          |vpiRhs:
                          \_operation: , line:76:41, endln:76:97
                            |vpiParent:
                            \_assignment: , line:76:19, endln:76:97
                            |vpiOpType:29
                            |vpiOperand:
                            \_operation: , line:76:42, endln:76:72
                              |vpiParent:
                              \_operation: , line:76:41, endln:76:97
                              |vpiOpType:28
                              |vpiOperand:
                              \_bit_select: (work@vscale_dp_hasti_sram.mem), line:76:46, endln:76:59
                                |vpiParent:
                                \_operation: , line:76:42, endln:76:72
                                |vpiName:mem
                                |vpiFullName:work@vscale_dp_hasti_sram.mem
                                |vpiIndex:
                                \_ref_obj: (work@vscale_dp_hasti_sram.p0_word_waddr), line:76:46, endln:76:59
                                  |vpiParent:
                                  \_bit_select: (work@vscale_dp_hasti_sram.mem), line:76:46, endln:76:59
                                  |vpiName:p0_word_waddr
                                  |vpiFullName:work@vscale_dp_hasti_sram.p0_word_waddr
                                  |vpiActual:
                                  \_logic_net: (work@vscale_dp_hasti_sram.p0_word_waddr), line:49:45, endln:49:58
                              |vpiOperand:
                              \_operation: , line:76:63, endln:76:72
                                |vpiParent:
                                \_operation: , line:76:42, endln:76:72
                                |vpiOpType:4
                                |vpiOperand:
                                \_ref_obj: (work@vscale_dp_hasti_sram.p0_wmask), line:76:64, endln:76:72
                                  |vpiParent:
                                  \_operation: , line:76:63, endln:76:72
                                  |vpiName:p0_wmask
                                  |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask
                                  |vpiActual:
                                  \_logic_net: (work@vscale_dp_hasti_sram.p0_wmask), line:48:46, endln:48:54
                            |vpiOperand:
                            \_operation: , line:76:77, endln:76:96
                              |vpiParent:
                              \_operation: , line:76:41, endln:76:97
                              |vpiOpType:28
                              |vpiOperand:
                              \_ref_obj: (work@vscale_dp_hasti_sram.p0_wdata), line:76:77, endln:76:85
                                |vpiParent:
                                \_operation: , line:76:77, endln:76:96
                                |vpiName:p0_wdata
                                |vpiFullName:work@vscale_dp_hasti_sram.p0_wdata
                                |vpiActual:
                                \_logic_net: (work@vscale_dp_hasti_sram.p0_wdata), line:41:46, endln:41:54
                              |vpiOperand:
                              \_ref_obj: (work@vscale_dp_hasti_sram.p0_wmask), line:76:88, endln:76:96
                                |vpiParent:
                                \_operation: , line:76:77, endln:76:96
                                |vpiName:p0_wmask
                                |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask
                                |vpiActual:
                                \_logic_net: (work@vscale_dp_hasti_sram.p0_wmask), line:48:46, endln:48:54
                          |vpiLhs:
                          \_bit_select: (work@vscale_dp_hasti_sram.mem), line:76:19, endln:76:37
                            |vpiParent:
                            \_assignment: , line:76:19, endln:76:97
                            |vpiName:mem
                            |vpiFullName:work@vscale_dp_hasti_sram.mem
                            |vpiIndex:
                            \_ref_obj: (work@vscale_dp_hasti_sram.p0_word_waddr), line:76:23, endln:76:36
                              |vpiParent:
                              \_bit_select: (work@vscale_dp_hasti_sram.mem), line:76:19, endln:76:37
                              |vpiName:p0_word_waddr
                              |vpiFullName:work@vscale_dp_hasti_sram.p0_word_waddr
                              |vpiActual:
                              \_logic_net: (work@vscale_dp_hasti_sram.p0_word_waddr), line:49:45, endln:49:58
                    |vpiStmt:
                    \_assignment: , line:78:16, endln:78:32
                      |vpiParent:
                      \_begin: (work@vscale_dp_hasti_sram), line:71:28, endln:79:16
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@vscale_dp_hasti_sram.s_w2), line:78:28, endln:78:32
                        |vpiParent:
                        \_assignment: , line:78:16, endln:78:32
                        |vpiName:s_w2
                        |vpiFullName:work@vscale_dp_hasti_sram.s_w2
                      |vpiLhs:
                      \_ref_obj: (work@vscale_dp_hasti_sram.p0_state), line:78:16, endln:78:24
                        |vpiParent:
                        \_assignment: , line:78:16, endln:78:32
                        |vpiName:p0_state
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_state
                        |vpiActual:
                        \_logic_net: (work@vscale_dp_hasti_sram.p0_state), line:44:60, endln:44:68
                  |vpiElseStmt:
                  \_begin: (work@vscale_dp_hasti_sram), line:79:22, endln:81:16
                    |vpiParent:
                    \_if_else: , line:71:13, endln:81:16
                    |vpiFullName:work@vscale_dp_hasti_sram
                    |vpiStmt:
                    \_assignment: , line:80:16, endln:80:67
                      |vpiParent:
                      \_begin: (work@vscale_dp_hasti_sram), line:79:22, endln:81:16
                      |vpiOpType:82
                      |vpiRhs:
                      \_operation: , line:80:29, endln:80:67
                        |vpiParent:
                        \_assignment: , line:80:16, endln:80:67
                        |vpiOpType:26
                        |vpiOperand:
                        \_ref_obj: (work@vscale_dp_hasti_sram.p0_wvalid), line:80:29, endln:80:38
                          |vpiParent:
                          \_operation: , line:80:29, endln:80:67
                          |vpiName:p0_wvalid
                          |vpiFullName:work@vscale_dp_hasti_sram.p0_wvalid
                          |vpiActual:
                          \_logic_net: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:60, endln:42:69
                        |vpiOperand:
                        \_operation: , line:80:42, endln:80:67
                          |vpiParent:
                          \_operation: , line:80:29, endln:80:67
                          |vpiOpType:14
                          |vpiOperand:
                          \_ref_obj: (work@vscale_dp_hasti_sram.p0_word_waddr), line:80:42, endln:80:55
                            |vpiParent:
                            \_operation: , line:80:42, endln:80:67
                            |vpiName:p0_word_waddr
                            |vpiFullName:work@vscale_dp_hasti_sram.p0_word_waddr
                            |vpiActual:
                            \_logic_net: (work@vscale_dp_hasti_sram.p0_word_waddr), line:49:45, endln:49:58
                          |vpiOperand:
                          \_ref_obj: (work@vscale_dp_hasti_sram.p0_raddr), line:80:59, endln:80:67
                            |vpiParent:
                            \_operation: , line:80:42, endln:80:67
                            |vpiName:p0_raddr
                            |vpiFullName:work@vscale_dp_hasti_sram.p0_raddr
                            |vpiActual:
                            \_logic_net: (work@vscale_dp_hasti_sram.p0_raddr), line:51:45, endln:51:53
                      |vpiLhs:
                      \_ref_obj: (work@vscale_dp_hasti_sram.p0_bypass), line:80:16, endln:80:25
                        |vpiParent:
                        \_assignment: , line:80:16, endln:80:67
                        |vpiName:p0_bypass
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_bypass
                        |vpiActual:
                        \_logic_net: (work@vscale_dp_hasti_sram.p0_bypass), line:53:60, endln:53:69
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:101:4, endln:113:7
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiStmt:
    \_event_control: , line:101:11, endln:101:26
      |vpiParent:
      \_always: , line:101:4, endln:113:7
      |vpiCondition:
      \_operation: , line:101:13, endln:101:25
        |vpiParent:
        \_event_control: , line:101:11, endln:101:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_dp_hasti_sram.hclk), line:101:21, endln:101:25
          |vpiParent:
          \_operation: , line:101:13, endln:101:25
          |vpiName:hclk
          |vpiFullName:work@vscale_dp_hasti_sram.hclk
          |vpiActual:
          \_logic_net: (work@vscale_dp_hasti_sram.hclk), line:4:60, endln:4:64
      |vpiStmt:
      \_begin: (work@vscale_dp_hasti_sram), line:101:27, endln:113:7
        |vpiParent:
        \_event_control: , line:101:11, endln:101:26
        |vpiFullName:work@vscale_dp_hasti_sram
        |vpiStmt:
        \_assignment: , line:102:7, endln:102:31
          |vpiParent:
          \_begin: (work@vscale_dp_hasti_sram), line:101:27, endln:113:7
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@vscale_dp_hasti_sram.p1_raddr), line:102:23, endln:102:31
            |vpiParent:
            \_assignment: , line:102:7, endln:102:31
            |vpiName:p1_raddr
            |vpiFullName:work@vscale_dp_hasti_sram.p1_raddr
            |vpiActual:
            \_logic_net: (work@vscale_dp_hasti_sram.p1_raddr), line:96:18, endln:96:26
          |vpiLhs:
          \_ref_obj: (work@vscale_dp_hasti_sram.p1_reg_raddr), line:102:7, endln:102:19
            |vpiParent:
            \_assignment: , line:102:7, endln:102:31
            |vpiName:p1_reg_raddr
            |vpiFullName:work@vscale_dp_hasti_sram.p1_reg_raddr
            |vpiActual:
            \_logic_net: (work@vscale_dp_hasti_sram.p1_reg_raddr), line:99:18, endln:99:30
        |vpiStmt:
        \_if_else: , line:103:7, endln:112:10
          |vpiParent:
          \_begin: (work@vscale_dp_hasti_sram), line:101:27, endln:113:7
          |vpiCondition:
          \_operation: , line:103:11, endln:103:19
            |vpiParent:
            \_begin: (work@vscale_dp_hasti_sram), line:101:27, endln:113:7
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@vscale_dp_hasti_sram.hresetn), line:103:12, endln:103:19
              |vpiParent:
              \_operation: , line:103:11, endln:103:19
              |vpiName:hresetn
              |vpiFullName:work@vscale_dp_hasti_sram.hresetn
              |vpiActual:
              \_logic_net: (work@vscale_dp_hasti_sram.hresetn), line:5:60, endln:5:67
          |vpiStmt:
          \_begin: (work@vscale_dp_hasti_sram), line:103:21, endln:105:10
            |vpiParent:
            \_if_else: , line:103:7, endln:112:10
            |vpiFullName:work@vscale_dp_hasti_sram
            |vpiStmt:
            \_assignment: , line:104:10, endln:104:24
              |vpiParent:
              \_begin: (work@vscale_dp_hasti_sram), line:103:21, endln:105:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:104:23, endln:104:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_dp_hasti_sram.p1_bypass), line:104:10, endln:104:19
                |vpiParent:
                \_assignment: , line:104:10, endln:104:24
                |vpiName:p1_bypass
                |vpiFullName:work@vscale_dp_hasti_sram.p1_bypass
                |vpiActual:
                \_logic_net: (work@vscale_dp_hasti_sram.p1_bypass), line:98:33, endln:98:42
          |vpiElseStmt:
          \_begin: (work@vscale_dp_hasti_sram), line:105:16, endln:112:10
            |vpiParent:
            \_if_else: , line:103:7, endln:112:10
            |vpiFullName:work@vscale_dp_hasti_sram
            |vpiStmt:
            \_if_stmt: , line:106:10, endln:111:13
              |vpiParent:
              \_begin: (work@vscale_dp_hasti_sram), line:105:16, endln:112:10
              |vpiCondition:
              \_operation: , line:106:14, endln:106:31
                |vpiParent:
                \_begin: (work@vscale_dp_hasti_sram), line:105:16, endln:112:10
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@vscale_dp_hasti_sram.p1_htrans), line:106:14, endln:106:23
                  |vpiParent:
                  \_operation: , line:106:14, endln:106:31
                  |vpiName:p1_htrans
                  |vpiFullName:work@vscale_dp_hasti_sram.p1_htrans
                  |vpiActual:
                  \_logic_net: (work@vscale_dp_hasti_sram.p1_htrans), line:23:43, endln:23:52
                |vpiOperand:
                \_constant: , line:106:27, endln:106:31
                  |vpiParent:
                  \_operation: , line:106:14, endln:106:31
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
              |vpiStmt:
              \_begin: (work@vscale_dp_hasti_sram), line:106:33, endln:111:13
                |vpiParent:
                \_if_stmt: , line:106:10, endln:111:13
                |vpiFullName:work@vscale_dp_hasti_sram
                |vpiStmt:
                \_if_else: , line:107:13, endln:110:16
                  |vpiParent:
                  \_begin: (work@vscale_dp_hasti_sram), line:106:33, endln:111:13
                  |vpiCondition:
                  \_ref_obj: (work@vscale_dp_hasti_sram.p1_hwrite), line:107:17, endln:107:26
                    |vpiParent:
                    \_begin: (work@vscale_dp_hasti_sram), line:106:33, endln:111:13
                    |vpiName:p1_hwrite
                    |vpiFullName:work@vscale_dp_hasti_sram.p1_hwrite
                    |vpiActual:
                    \_logic_net: (work@vscale_dp_hasti_sram.p1_hwrite), line:18:60, endln:18:69
                  |vpiStmt:
                  \_begin: (work@vscale_dp_hasti_sram), line:107:28, endln:108:16
                    |vpiParent:
                    \_if_else: , line:107:13, endln:110:16
                    |vpiFullName:work@vscale_dp_hasti_sram
                  |vpiElseStmt:
                  \_begin: (work@vscale_dp_hasti_sram), line:108:22, endln:110:16
                    |vpiParent:
                    \_if_else: , line:107:13, endln:110:16
                    |vpiFullName:work@vscale_dp_hasti_sram
                    |vpiStmt:
                    \_assignment: , line:109:16, endln:109:67
                      |vpiParent:
                      \_begin: (work@vscale_dp_hasti_sram), line:108:22, endln:110:16
                      |vpiOpType:82
                      |vpiRhs:
                      \_operation: , line:109:29, endln:109:67
                        |vpiParent:
                        \_assignment: , line:109:16, endln:109:67
                        |vpiOpType:26
                        |vpiOperand:
                        \_ref_obj: (work@vscale_dp_hasti_sram.p0_wvalid), line:109:29, endln:109:38
                          |vpiParent:
                          \_operation: , line:109:29, endln:109:67
                          |vpiName:p0_wvalid
                          |vpiFullName:work@vscale_dp_hasti_sram.p0_wvalid
                          |vpiActual:
                          \_logic_net: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:60, endln:42:69
                        |vpiOperand:
                        \_operation: , line:109:42, endln:109:67
                          |vpiParent:
                          \_operation: , line:109:29, endln:109:67
                          |vpiOpType:14
                          |vpiOperand:
                          \_ref_obj: (work@vscale_dp_hasti_sram.p0_word_waddr), line:109:42, endln:109:55
                            |vpiParent:
                            \_operation: , line:109:42, endln:109:67
                            |vpiName:p0_word_waddr
                            |vpiFullName:work@vscale_dp_hasti_sram.p0_word_waddr
                            |vpiActual:
                            \_logic_net: (work@vscale_dp_hasti_sram.p0_word_waddr), line:49:45, endln:49:58
                          |vpiOperand:
                          \_ref_obj: (work@vscale_dp_hasti_sram.p1_raddr), line:109:59, endln:109:67
                            |vpiParent:
                            \_operation: , line:109:42, endln:109:67
                            |vpiName:p1_raddr
                            |vpiFullName:work@vscale_dp_hasti_sram.p1_raddr
                            |vpiActual:
                            \_logic_net: (work@vscale_dp_hasti_sram.p1_raddr), line:96:18, endln:96:26
                      |vpiLhs:
                      \_ref_obj: (work@vscale_dp_hasti_sram.p1_bypass), line:109:16, endln:109:25
                        |vpiParent:
                        \_assignment: , line:109:16, endln:109:67
                        |vpiName:p1_bypass
                        |vpiFullName:work@vscale_dp_hasti_sram.p1_bypass
                        |vpiActual:
                        \_logic_net: (work@vscale_dp_hasti_sram.p1_bypass), line:98:33, endln:98:42
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:88:11, endln:88:69
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_operation: , line:88:23, endln:88:69
      |vpiParent:
      \_cont_assign: , line:88:11, endln:88:69
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:88:24, endln:88:43
        |vpiParent:
        \_operation: , line:88:23, endln:88:69
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@vscale_dp_hasti_sram.p0_wdata), line:88:24, endln:88:32
          |vpiParent:
          \_operation: , line:88:24, endln:88:43
          |vpiName:p0_wdata
          |vpiFullName:work@vscale_dp_hasti_sram.p0_wdata
          |vpiActual:
          \_logic_net: (work@vscale_dp_hasti_sram.p0_wdata), line:41:46, endln:41:54
        |vpiOperand:
        \_ref_obj: (work@vscale_dp_hasti_sram.p0_rmask), line:88:35, endln:88:43
          |vpiParent:
          \_operation: , line:88:24, endln:88:43
          |vpiName:p0_rmask
          |vpiFullName:work@vscale_dp_hasti_sram.p0_rmask
          |vpiActual:
          \_logic_net: (work@vscale_dp_hasti_sram.p0_rmask), line:87:18, endln:87:26
      |vpiOperand:
      \_operation: , line:88:48, endln:88:68
        |vpiParent:
        \_operation: , line:88:23, endln:88:69
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@vscale_dp_hasti_sram.p0_rdata), line:88:48, endln:88:56
          |vpiParent:
          \_operation: , line:88:48, endln:88:68
          |vpiName:p0_rdata
          |vpiFullName:work@vscale_dp_hasti_sram.p0_rdata
          |vpiActual:
          \_logic_net: (work@vscale_dp_hasti_sram.p0_rdata), line:86:18, endln:86:26
        |vpiOperand:
        \_operation: , line:88:59, endln:88:68
          |vpiParent:
          \_operation: , line:88:48, endln:88:68
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@vscale_dp_hasti_sram.p0_rmask), line:88:60, endln:88:68
            |vpiParent:
            \_operation: , line:88:59, endln:88:68
            |vpiName:p0_rmask
            |vpiFullName:work@vscale_dp_hasti_sram.p0_rmask
            |vpiActual:
            \_logic_net: (work@vscale_dp_hasti_sram.p0_rmask), line:87:18, endln:87:26
    |vpiLhs:
    \_ref_obj: (work@vscale_dp_hasti_sram.p0_hrdata), line:88:11, endln:88:20
      |vpiParent:
      \_cont_assign: , line:88:11, endln:88:69
      |vpiName:p0_hrdata
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hrdata
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_hrdata), line:14:46, endln:14:55
  |vpiContAssign:
  \_cont_assign: , line:89:11, endln:89:27
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_constant: , line:89:23, endln:89:27
      |vpiParent:
      \_cont_assign: , line:89:11, endln:89:27
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@vscale_dp_hasti_sram.p0_hready), line:89:11, endln:89:20
      |vpiParent:
      \_cont_assign: , line:89:11, endln:89:27
      |vpiName:p0_hready
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hready
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_hready), line:15:60, endln:15:69
  |vpiContAssign:
  \_cont_assign: , line:90:11, endln:90:26
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_constant: , line:90:22, endln:90:26
      |vpiParent:
      \_cont_assign: , line:90:11, endln:90:26
      |vpiDecompile:1'd0
      |vpiSize:1
      |DEC:0
      |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@vscale_dp_hasti_sram.p0_hresp), line:90:11, endln:90:19
      |vpiParent:
      \_cont_assign: , line:90:11, endln:90:26
      |vpiName:p0_hresp
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hresp
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p0_hresp), line:16:60, endln:16:68
  |vpiContAssign:
  \_cont_assign: , line:117:11, endln:117:69
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_operation: , line:117:23, endln:117:69
      |vpiParent:
      \_cont_assign: , line:117:11, endln:117:69
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:117:24, endln:117:43
        |vpiParent:
        \_operation: , line:117:23, endln:117:69
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@vscale_dp_hasti_sram.p0_wdata), line:117:24, endln:117:32
          |vpiParent:
          \_operation: , line:117:24, endln:117:43
          |vpiName:p0_wdata
          |vpiFullName:work@vscale_dp_hasti_sram.p0_wdata
          |vpiActual:
          \_logic_net: (work@vscale_dp_hasti_sram.p0_wdata), line:41:46, endln:41:54
        |vpiOperand:
        \_ref_obj: (work@vscale_dp_hasti_sram.p1_rmask), line:117:35, endln:117:43
          |vpiParent:
          \_operation: , line:117:24, endln:117:43
          |vpiName:p1_rmask
          |vpiFullName:work@vscale_dp_hasti_sram.p1_rmask
          |vpiActual:
          \_logic_net: (work@vscale_dp_hasti_sram.p1_rmask), line:116:18, endln:116:26
      |vpiOperand:
      \_operation: , line:117:48, endln:117:68
        |vpiParent:
        \_operation: , line:117:23, endln:117:69
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@vscale_dp_hasti_sram.p1_rdata), line:117:48, endln:117:56
          |vpiParent:
          \_operation: , line:117:48, endln:117:68
          |vpiName:p1_rdata
          |vpiFullName:work@vscale_dp_hasti_sram.p1_rdata
          |vpiActual:
          \_logic_net: (work@vscale_dp_hasti_sram.p1_rdata), line:115:18, endln:115:26
        |vpiOperand:
        \_operation: , line:117:59, endln:117:68
          |vpiParent:
          \_operation: , line:117:48, endln:117:68
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@vscale_dp_hasti_sram.p1_rmask), line:117:60, endln:117:68
            |vpiParent:
            \_operation: , line:117:59, endln:117:68
            |vpiName:p1_rmask
            |vpiFullName:work@vscale_dp_hasti_sram.p1_rmask
            |vpiActual:
            \_logic_net: (work@vscale_dp_hasti_sram.p1_rmask), line:116:18, endln:116:26
    |vpiLhs:
    \_ref_obj: (work@vscale_dp_hasti_sram.p1_hrdata), line:117:11, endln:117:20
      |vpiParent:
      \_cont_assign: , line:117:11, endln:117:69
      |vpiName:p1_hrdata
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hrdata
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_hrdata), line:25:46, endln:25:55
  |vpiContAssign:
  \_cont_assign: , line:118:11, endln:118:27
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_constant: , line:118:23, endln:118:27
      |vpiParent:
      \_cont_assign: , line:118:11, endln:118:27
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@vscale_dp_hasti_sram.p1_hready), line:118:11, endln:118:20
      |vpiParent:
      \_cont_assign: , line:118:11, endln:118:27
      |vpiName:p1_hready
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hready
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_hready), line:26:60, endln:26:69
  |vpiContAssign:
  \_cont_assign: , line:119:11, endln:119:26
    |vpiParent:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_constant: , line:119:22, endln:119:26
      |vpiParent:
      \_cont_assign: , line:119:11, endln:119:26
      |vpiDecompile:1'd0
      |vpiSize:1
      |DEC:0
      |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@vscale_dp_hasti_sram.p1_hresp), line:119:11, endln:119:19
      |vpiParent:
      \_cont_assign: , line:119:11, endln:119:26
      |vpiName:p1_hresp
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hresp
      |vpiActual:
      \_logic_net: (work@vscale_dp_hasti_sram.p1_hresp), line:27:60, endln:27:68
|uhdmallModules:
\_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@vscale_hasti_bridge
  |vpiDefName:work@vscale_hasti_bridge
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.haddr), line:4:45, endln:4:50
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:haddr
    |vpiFullName:work@vscale_hasti_bridge.haddr
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.hwrite), line:5:60, endln:5:66
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hwrite
    |vpiFullName:work@vscale_hasti_bridge.hwrite
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.hsize), line:6:44, endln:6:49
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hsize
    |vpiFullName:work@vscale_hasti_bridge.hsize
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.hburst), line:7:43, endln:7:49
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hburst
    |vpiFullName:work@vscale_hasti_bridge.hburst
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.hmastlock), line:8:60, endln:8:69
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hmastlock
    |vpiFullName:work@vscale_hasti_bridge.hmastlock
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.hprot), line:9:44, endln:9:49
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hprot
    |vpiFullName:work@vscale_hasti_bridge.hprot
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.htrans), line:10:43, endln:10:49
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:htrans
    |vpiFullName:work@vscale_hasti_bridge.htrans
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.hwdata), line:11:46, endln:11:52
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hwdata
    |vpiFullName:work@vscale_hasti_bridge.hwdata
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.hrdata), line:12:46, endln:12:52
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hrdata
    |vpiFullName:work@vscale_hasti_bridge.hrdata
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.hready), line:13:60, endln:13:66
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hready
    |vpiFullName:work@vscale_hasti_bridge.hready
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.hresp), line:14:44, endln:14:49
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hresp
    |vpiFullName:work@vscale_hasti_bridge.hresp
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.core_mem_en), line:15:60, endln:15:71
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_en
    |vpiFullName:work@vscale_hasti_bridge.core_mem_en
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.core_mem_wen), line:16:60, endln:16:72
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_wen
    |vpiFullName:work@vscale_hasti_bridge.core_mem_wen
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.core_mem_size), line:17:44, endln:17:57
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_size
    |vpiFullName:work@vscale_hasti_bridge.core_mem_size
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.core_mem_addr), line:18:45, endln:18:58
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_addr
    |vpiFullName:work@vscale_hasti_bridge.core_mem_addr
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.core_mem_wdata_delayed), line:19:46, endln:19:68
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_wdata_delayed
    |vpiFullName:work@vscale_hasti_bridge.core_mem_wdata_delayed
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.core_mem_rdata), line:20:46, endln:20:60
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_rdata
    |vpiFullName:work@vscale_hasti_bridge.core_mem_rdata
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.core_mem_wait), line:21:60, endln:21:73
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_wait
    |vpiFullName:work@vscale_hasti_bridge.core_mem_wait
  |vpiNet:
  \_logic_net: (work@vscale_hasti_bridge.core_badmem_e), line:22:60, endln:22:73
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_badmem_e
    |vpiFullName:work@vscale_hasti_bridge.core_badmem_e
  |vpiPort:
  \_port: (haddr), line:4:45, endln:4:50
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:haddr
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.haddr.haddr), line:4:45, endln:4:50
      |vpiParent:
      \_port: (haddr), line:4:45, endln:4:50
      |vpiName:haddr
      |vpiFullName:work@vscale_hasti_bridge.haddr.haddr
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.haddr), line:4:45, endln:4:50
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.haddr)
      |vpiParent:
      \_port: (haddr), line:4:45, endln:4:50
      |vpiFullName:work@vscale_hasti_bridge.haddr
      |vpiActual:
      \_logic_typespec: , line:4:35, endln:4:43
  |vpiPort:
  \_port: (hwrite), line:5:60, endln:5:66
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hwrite
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.hwrite.hwrite), line:5:60, endln:5:66
      |vpiParent:
      \_port: (hwrite), line:5:60, endln:5:66
      |vpiName:hwrite
      |vpiFullName:work@vscale_hasti_bridge.hwrite.hwrite
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hwrite), line:5:60, endln:5:66
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.hwrite)
      |vpiParent:
      \_port: (hwrite), line:5:60, endln:5:66
      |vpiFullName:work@vscale_hasti_bridge.hwrite
      |vpiActual:
      \_logic_typespec: , line:5:60, endln:5:60
  |vpiPort:
  \_port: (hsize), line:6:44, endln:6:49
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hsize
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.hsize.hsize), line:6:44, endln:6:49
      |vpiParent:
      \_port: (hsize), line:6:44, endln:6:49
      |vpiName:hsize
      |vpiFullName:work@vscale_hasti_bridge.hsize.hsize
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hsize), line:6:44, endln:6:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.hsize)
      |vpiParent:
      \_port: (hsize), line:6:44, endln:6:49
      |vpiFullName:work@vscale_hasti_bridge.hsize
      |vpiActual:
      \_logic_typespec: , line:6:35, endln:6:42
  |vpiPort:
  \_port: (hburst), line:7:43, endln:7:49
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hburst
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.hburst.hburst), line:7:43, endln:7:49
      |vpiParent:
      \_port: (hburst), line:7:43, endln:7:49
      |vpiName:hburst
      |vpiFullName:work@vscale_hasti_bridge.hburst.hburst
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hburst), line:7:43, endln:7:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.hburst)
      |vpiParent:
      \_port: (hburst), line:7:43, endln:7:49
      |vpiFullName:work@vscale_hasti_bridge.hburst
      |vpiActual:
      \_logic_typespec: , line:7:35, endln:7:42
  |vpiPort:
  \_port: (hmastlock), line:8:60, endln:8:69
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hmastlock
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.hmastlock.hmastlock), line:8:60, endln:8:69
      |vpiParent:
      \_port: (hmastlock), line:8:60, endln:8:69
      |vpiName:hmastlock
      |vpiFullName:work@vscale_hasti_bridge.hmastlock.hmastlock
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hmastlock), line:8:60, endln:8:69
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.hmastlock)
      |vpiParent:
      \_port: (hmastlock), line:8:60, endln:8:69
      |vpiFullName:work@vscale_hasti_bridge.hmastlock
      |vpiActual:
      \_logic_typespec: , line:8:60, endln:8:60
  |vpiPort:
  \_port: (hprot), line:9:44, endln:9:49
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hprot
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.hprot.hprot), line:9:44, endln:9:49
      |vpiParent:
      \_port: (hprot), line:9:44, endln:9:49
      |vpiName:hprot
      |vpiFullName:work@vscale_hasti_bridge.hprot.hprot
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hprot), line:9:44, endln:9:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.hprot)
      |vpiParent:
      \_port: (hprot), line:9:44, endln:9:49
      |vpiFullName:work@vscale_hasti_bridge.hprot
      |vpiActual:
      \_logic_typespec: , line:9:35, endln:9:42
  |vpiPort:
  \_port: (htrans), line:10:43, endln:10:49
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:htrans
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.htrans.htrans), line:10:43, endln:10:49
      |vpiParent:
      \_port: (htrans), line:10:43, endln:10:49
      |vpiName:htrans
      |vpiFullName:work@vscale_hasti_bridge.htrans.htrans
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.htrans), line:10:43, endln:10:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.htrans)
      |vpiParent:
      \_port: (htrans), line:10:43, endln:10:49
      |vpiFullName:work@vscale_hasti_bridge.htrans
      |vpiActual:
      \_logic_typespec: , line:10:35, endln:10:42
  |vpiPort:
  \_port: (hwdata), line:11:46, endln:11:52
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hwdata
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.hwdata.hwdata), line:11:46, endln:11:52
      |vpiParent:
      \_port: (hwdata), line:11:46, endln:11:52
      |vpiName:hwdata
      |vpiFullName:work@vscale_hasti_bridge.hwdata.hwdata
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hwdata), line:11:46, endln:11:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.hwdata)
      |vpiParent:
      \_port: (hwdata), line:11:46, endln:11:52
      |vpiFullName:work@vscale_hasti_bridge.hwdata
      |vpiActual:
      \_logic_typespec: , line:11:35, endln:11:43
  |vpiPort:
  \_port: (hrdata), line:12:46, endln:12:52
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hrdata
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.hrdata.hrdata), line:12:46, endln:12:52
      |vpiParent:
      \_port: (hrdata), line:12:46, endln:12:52
      |vpiName:hrdata
      |vpiFullName:work@vscale_hasti_bridge.hrdata.hrdata
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hrdata), line:12:46, endln:12:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.hrdata)
      |vpiParent:
      \_port: (hrdata), line:12:46, endln:12:52
      |vpiFullName:work@vscale_hasti_bridge.hrdata
      |vpiActual:
      \_logic_typespec: , line:12:34, endln:12:42
  |vpiPort:
  \_port: (hready), line:13:60, endln:13:66
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hready
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.hready.hready), line:13:60, endln:13:66
      |vpiParent:
      \_port: (hready), line:13:60, endln:13:66
      |vpiName:hready
      |vpiFullName:work@vscale_hasti_bridge.hready.hready
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hready), line:13:60, endln:13:66
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.hready)
      |vpiParent:
      \_port: (hready), line:13:60, endln:13:66
      |vpiFullName:work@vscale_hasti_bridge.hready
      |vpiActual:
      \_logic_typespec: , line:13:60, endln:13:60
  |vpiPort:
  \_port: (hresp), line:14:44, endln:14:49
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hresp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.hresp.hresp), line:14:44, endln:14:49
      |vpiParent:
      \_port: (hresp), line:14:44, endln:14:49
      |vpiName:hresp
      |vpiFullName:work@vscale_hasti_bridge.hresp.hresp
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hresp), line:14:44, endln:14:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.hresp)
      |vpiParent:
      \_port: (hresp), line:14:44, endln:14:49
      |vpiFullName:work@vscale_hasti_bridge.hresp
      |vpiActual:
      \_logic_typespec: , line:14:34, endln:14:41
  |vpiPort:
  \_port: (core_mem_en), line:15:60, endln:15:71
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_en
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.core_mem_en.core_mem_en), line:15:60, endln:15:71
      |vpiParent:
      \_port: (core_mem_en), line:15:60, endln:15:71
      |vpiName:core_mem_en
      |vpiFullName:work@vscale_hasti_bridge.core_mem_en.core_mem_en
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.core_mem_en), line:15:60, endln:15:71
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.core_mem_en)
      |vpiParent:
      \_port: (core_mem_en), line:15:60, endln:15:71
      |vpiFullName:work@vscale_hasti_bridge.core_mem_en
      |vpiActual:
      \_logic_typespec: , line:15:60, endln:15:60
  |vpiPort:
  \_port: (core_mem_wen), line:16:60, endln:16:72
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_wen
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.core_mem_wen.core_mem_wen), line:16:60, endln:16:72
      |vpiParent:
      \_port: (core_mem_wen), line:16:60, endln:16:72
      |vpiName:core_mem_wen
      |vpiFullName:work@vscale_hasti_bridge.core_mem_wen.core_mem_wen
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.core_mem_wen), line:16:60, endln:16:72
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.core_mem_wen)
      |vpiParent:
      \_port: (core_mem_wen), line:16:60, endln:16:72
      |vpiFullName:work@vscale_hasti_bridge.core_mem_wen
      |vpiActual:
      \_logic_typespec: , line:16:60, endln:16:60
  |vpiPort:
  \_port: (core_mem_size), line:17:44, endln:17:57
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_size
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.core_mem_size.core_mem_size), line:17:44, endln:17:57
      |vpiParent:
      \_port: (core_mem_size), line:17:44, endln:17:57
      |vpiName:core_mem_size
      |vpiFullName:work@vscale_hasti_bridge.core_mem_size.core_mem_size
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.core_mem_size), line:17:44, endln:17:57
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.core_mem_size)
      |vpiParent:
      \_port: (core_mem_size), line:17:44, endln:17:57
      |vpiFullName:work@vscale_hasti_bridge.core_mem_size
      |vpiActual:
      \_logic_typespec: , line:17:34, endln:17:41
  |vpiPort:
  \_port: (core_mem_addr), line:18:45, endln:18:58
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_addr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.core_mem_addr.core_mem_addr), line:18:45, endln:18:58
      |vpiParent:
      \_port: (core_mem_addr), line:18:45, endln:18:58
      |vpiName:core_mem_addr
      |vpiFullName:work@vscale_hasti_bridge.core_mem_addr.core_mem_addr
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.core_mem_addr), line:18:45, endln:18:58
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.core_mem_addr)
      |vpiParent:
      \_port: (core_mem_addr), line:18:45, endln:18:58
      |vpiFullName:work@vscale_hasti_bridge.core_mem_addr
      |vpiActual:
      \_logic_typespec: , line:18:34, endln:18:42
  |vpiPort:
  \_port: (core_mem_wdata_delayed), line:19:46, endln:19:68
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_wdata_delayed
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.core_mem_wdata_delayed.core_mem_wdata_delayed), line:19:46, endln:19:68
      |vpiParent:
      \_port: (core_mem_wdata_delayed), line:19:46, endln:19:68
      |vpiName:core_mem_wdata_delayed
      |vpiFullName:work@vscale_hasti_bridge.core_mem_wdata_delayed.core_mem_wdata_delayed
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.core_mem_wdata_delayed), line:19:46, endln:19:68
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.core_mem_wdata_delayed)
      |vpiParent:
      \_port: (core_mem_wdata_delayed), line:19:46, endln:19:68
      |vpiFullName:work@vscale_hasti_bridge.core_mem_wdata_delayed
      |vpiActual:
      \_logic_typespec: , line:19:34, endln:19:42
  |vpiPort:
  \_port: (core_mem_rdata), line:20:46, endln:20:60
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_rdata
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.core_mem_rdata.core_mem_rdata), line:20:46, endln:20:60
      |vpiParent:
      \_port: (core_mem_rdata), line:20:46, endln:20:60
      |vpiName:core_mem_rdata
      |vpiFullName:work@vscale_hasti_bridge.core_mem_rdata.core_mem_rdata
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.core_mem_rdata), line:20:46, endln:20:60
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.core_mem_rdata)
      |vpiParent:
      \_port: (core_mem_rdata), line:20:46, endln:20:60
      |vpiFullName:work@vscale_hasti_bridge.core_mem_rdata
      |vpiActual:
      \_logic_typespec: , line:20:35, endln:20:43
  |vpiPort:
  \_port: (core_mem_wait), line:21:60, endln:21:73
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_wait
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.core_mem_wait.core_mem_wait), line:21:60, endln:21:73
      |vpiParent:
      \_port: (core_mem_wait), line:21:60, endln:21:73
      |vpiName:core_mem_wait
      |vpiFullName:work@vscale_hasti_bridge.core_mem_wait.core_mem_wait
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.core_mem_wait), line:21:60, endln:21:73
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.core_mem_wait)
      |vpiParent:
      \_port: (core_mem_wait), line:21:60, endln:21:73
      |vpiFullName:work@vscale_hasti_bridge.core_mem_wait
      |vpiActual:
      \_logic_typespec: , line:21:60, endln:21:60
  |vpiPort:
  \_port: (core_badmem_e), line:22:60, endln:22:73
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_badmem_e
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_hasti_bridge.core_badmem_e.core_badmem_e), line:22:60, endln:22:73
      |vpiParent:
      \_port: (core_badmem_e), line:22:60, endln:22:73
      |vpiName:core_badmem_e
      |vpiFullName:work@vscale_hasti_bridge.core_badmem_e.core_badmem_e
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.core_badmem_e), line:22:60, endln:22:73
    |vpiTypedef:
    \_ref_typespec: (work@vscale_hasti_bridge.core_badmem_e)
      |vpiParent:
      \_port: (core_badmem_e), line:22:60, endln:22:73
      |vpiFullName:work@vscale_hasti_bridge.core_badmem_e
      |vpiActual:
      \_logic_typespec: , line:22:60, endln:22:60
  |vpiContAssign:
  \_cont_assign: , line:26:11, endln:26:32
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_ref_obj: (work@vscale_hasti_bridge.core_mem_addr), line:26:19, endln:26:32
      |vpiParent:
      \_cont_assign: , line:26:11, endln:26:32
      |vpiName:core_mem_addr
      |vpiFullName:work@vscale_hasti_bridge.core_mem_addr
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.core_mem_addr), line:18:45, endln:18:58
    |vpiLhs:
    \_ref_obj: (work@vscale_hasti_bridge.haddr), line:26:11, endln:26:16
      |vpiParent:
      \_cont_assign: , line:26:11, endln:26:32
      |vpiName:haddr
      |vpiFullName:work@vscale_hasti_bridge.haddr
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.haddr), line:4:45, endln:4:50
  |vpiContAssign:
  \_cont_assign: , line:27:11, endln:27:47
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_operation: , line:27:20, endln:27:47
      |vpiParent:
      \_cont_assign: , line:27:11, endln:27:47
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_hasti_bridge.core_mem_en), line:27:20, endln:27:31
        |vpiParent:
        \_operation: , line:27:20, endln:27:47
        |vpiName:core_mem_en
        |vpiFullName:work@vscale_hasti_bridge.core_mem_en
        |vpiActual:
        \_logic_net: (work@vscale_hasti_bridge.core_mem_en), line:15:60, endln:15:71
      |vpiOperand:
      \_ref_obj: (work@vscale_hasti_bridge.core_mem_wen), line:27:35, endln:27:47
        |vpiParent:
        \_operation: , line:27:20, endln:27:47
        |vpiName:core_mem_wen
        |vpiFullName:work@vscale_hasti_bridge.core_mem_wen
        |vpiActual:
        \_logic_net: (work@vscale_hasti_bridge.core_mem_wen), line:16:60, endln:16:72
    |vpiLhs:
    \_ref_obj: (work@vscale_hasti_bridge.hwrite), line:27:11, endln:27:17
      |vpiParent:
      \_cont_assign: , line:27:11, endln:27:47
      |vpiName:hwrite
      |vpiFullName:work@vscale_hasti_bridge.hwrite
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hwrite), line:5:60, endln:5:66
  |vpiContAssign:
  \_cont_assign: , line:28:11, endln:28:32
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_ref_obj: (work@vscale_hasti_bridge.core_mem_size), line:28:19, endln:28:32
      |vpiParent:
      \_cont_assign: , line:28:11, endln:28:32
      |vpiName:core_mem_size
      |vpiFullName:work@vscale_hasti_bridge.core_mem_size
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.core_mem_size), line:17:44, endln:17:57
    |vpiLhs:
    \_ref_obj: (work@vscale_hasti_bridge.hsize), line:28:11, endln:28:16
      |vpiParent:
      \_cont_assign: , line:28:11, endln:28:32
      |vpiName:hsize
      |vpiFullName:work@vscale_hasti_bridge.hsize
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hsize), line:6:44, endln:6:49
  |vpiContAssign:
  \_cont_assign: , line:29:11, endln:29:24
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_constant: , line:29:20, endln:29:24
      |vpiParent:
      \_cont_assign: , line:29:11, endln:29:24
      |vpiDecompile:3'd0
      |vpiSize:3
      |DEC:0
      |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@vscale_hasti_bridge.hburst), line:29:11, endln:29:17
      |vpiParent:
      \_cont_assign: , line:29:11, endln:29:24
      |vpiName:hburst
      |vpiFullName:work@vscale_hasti_bridge.hburst
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hburst), line:7:43, endln:7:49
  |vpiContAssign:
  \_cont_assign: , line:30:11, endln:30:27
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_constant: , line:30:23, endln:30:27
      |vpiParent:
      \_cont_assign: , line:30:11, endln:30:27
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@vscale_hasti_bridge.hmastlock), line:30:11, endln:30:20
      |vpiParent:
      \_cont_assign: , line:30:11, endln:30:27
      |vpiName:hmastlock
      |vpiFullName:work@vscale_hasti_bridge.hmastlock
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hmastlock), line:8:60, endln:8:69
  |vpiContAssign:
  \_cont_assign: , line:31:11, endln:31:23
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_constant: , line:31:19, endln:31:23
      |vpiParent:
      \_cont_assign: , line:31:11, endln:31:23
      |vpiDecompile:4'd0
      |vpiSize:4
      |DEC:0
      |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@vscale_hasti_bridge.hprot), line:31:11, endln:31:16
      |vpiParent:
      \_cont_assign: , line:31:11, endln:31:23
      |vpiName:hprot
      |vpiFullName:work@vscale_hasti_bridge.hprot
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hprot), line:9:44, endln:9:49
  |vpiContAssign:
  \_cont_assign: , line:32:11, endln:32:45
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_operation: , line:32:20, endln:32:45
      |vpiParent:
      \_cont_assign: , line:32:11, endln:32:45
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@vscale_hasti_bridge.core_mem_en), line:32:20, endln:32:31
        |vpiParent:
        \_operation: , line:32:20, endln:32:45
        |vpiName:core_mem_en
        |vpiFullName:work@vscale_hasti_bridge.core_mem_en
        |vpiActual:
        \_logic_net: (work@vscale_hasti_bridge.core_mem_en), line:15:60, endln:15:71
      |vpiOperand:
      \_constant: , line:32:34, endln:32:38
        |vpiParent:
        \_operation: , line:32:20, endln:32:45
        |vpiDecompile:2'd2
        |vpiSize:2
        |DEC:2
        |vpiConstType:1
      |vpiOperand:
      \_constant: , line:32:41, endln:32:45
        |vpiParent:
        \_operation: , line:32:20, endln:32:45
        |vpiDecompile:2'd0
        |vpiSize:2
        |DEC:0
        |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@vscale_hasti_bridge.htrans), line:32:11, endln:32:17
      |vpiParent:
      \_cont_assign: , line:32:11, endln:32:45
      |vpiName:htrans
      |vpiFullName:work@vscale_hasti_bridge.htrans
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.htrans), line:10:43, endln:10:49
  |vpiContAssign:
  \_cont_assign: , line:33:11, endln:33:42
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_ref_obj: (work@vscale_hasti_bridge.core_mem_wdata_delayed), line:33:20, endln:33:42
      |vpiParent:
      \_cont_assign: , line:33:11, endln:33:42
      |vpiName:core_mem_wdata_delayed
      |vpiFullName:work@vscale_hasti_bridge.core_mem_wdata_delayed
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.core_mem_wdata_delayed), line:19:46, endln:19:68
    |vpiLhs:
    \_ref_obj: (work@vscale_hasti_bridge.hwdata), line:33:11, endln:33:17
      |vpiParent:
      \_cont_assign: , line:33:11, endln:33:42
      |vpiName:hwdata
      |vpiFullName:work@vscale_hasti_bridge.hwdata
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hwdata), line:11:46, endln:11:52
  |vpiContAssign:
  \_cont_assign: , line:34:11, endln:34:34
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_ref_obj: (work@vscale_hasti_bridge.hrdata), line:34:28, endln:34:34
      |vpiParent:
      \_cont_assign: , line:34:11, endln:34:34
      |vpiName:hrdata
      |vpiFullName:work@vscale_hasti_bridge.hrdata
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.hrdata), line:12:46, endln:12:52
    |vpiLhs:
    \_ref_obj: (work@vscale_hasti_bridge.core_mem_rdata), line:34:11, endln:34:25
      |vpiParent:
      \_cont_assign: , line:34:11, endln:34:34
      |vpiName:core_mem_rdata
      |vpiFullName:work@vscale_hasti_bridge.core_mem_rdata
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.core_mem_rdata), line:20:46, endln:20:60
  |vpiContAssign:
  \_cont_assign: , line:35:11, endln:35:34
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_operation: , line:35:27, endln:35:34
      |vpiParent:
      \_cont_assign: , line:35:11, endln:35:34
      |vpiOpType:4
      |vpiOperand:
      \_ref_obj: (work@vscale_hasti_bridge.hready), line:35:28, endln:35:34
        |vpiParent:
        \_operation: , line:35:27, endln:35:34
        |vpiName:hready
        |vpiFullName:work@vscale_hasti_bridge.hready
        |vpiActual:
        \_logic_net: (work@vscale_hasti_bridge.hready), line:13:60, endln:13:66
    |vpiLhs:
    \_ref_obj: (work@vscale_hasti_bridge.core_mem_wait), line:35:11, endln:35:24
      |vpiParent:
      \_cont_assign: , line:35:11, endln:35:34
      |vpiName:core_mem_wait
      |vpiFullName:work@vscale_hasti_bridge.core_mem_wait
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.core_mem_wait), line:21:60, endln:21:73
  |vpiContAssign:
  \_cont_assign: , line:36:11, endln:36:40
    |vpiParent:
    \_module_inst: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_operation: , line:36:27, endln:36:40
      |vpiParent:
      \_cont_assign: , line:36:11, endln:36:40
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@vscale_hasti_bridge.hresp), line:36:27, endln:36:32
        |vpiParent:
        \_operation: , line:36:27, endln:36:40
        |vpiName:hresp
        |vpiFullName:work@vscale_hasti_bridge.hresp
        |vpiActual:
        \_logic_net: (work@vscale_hasti_bridge.hresp), line:14:44, endln:14:49
      |vpiOperand:
      \_constant: , line:36:36, endln:36:40
        |vpiParent:
        \_operation: , line:36:27, endln:36:40
        |vpiDecompile:1'd1
        |vpiSize:1
        |DEC:1
        |vpiConstType:1
    |vpiLhs:
    \_ref_obj: (work@vscale_hasti_bridge.core_badmem_e), line:36:11, endln:36:24
      |vpiParent:
      \_cont_assign: , line:36:11, endln:36:40
      |vpiName:core_badmem_e
      |vpiFullName:work@vscale_hasti_bridge.core_badmem_e
      |vpiActual:
      \_logic_net: (work@vscale_hasti_bridge.core_badmem_e), line:22:60, endln:22:73
|uhdmallModules:
\_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@vscale_hex_tb
  |vpiParameter:
  \_parameter: (work@vscale_hex_tb.hexfile_words), line:6:15, endln:6:28
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |UINT:8192
    |vpiTypespec:
    \_ref_typespec: (work@vscale_hex_tb.hexfile_words)
      |vpiParent:
      \_parameter: (work@vscale_hex_tb.hexfile_words), line:6:15, endln:6:28
      |vpiFullName:work@vscale_hex_tb.hexfile_words
      |vpiActual:
      \_int_typespec: , line:6:4, endln:6:35
    |vpiLocalParam:1
    |vpiName:hexfile_words
    |vpiFullName:work@vscale_hex_tb.hexfile_words
  |vpiParamAssign:
  \_param_assign: , line:6:15, endln:6:35
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiRhs:
    \_constant: , line:6:31, endln:6:35
      |vpiParent:
      \_param_assign: , line:6:15, endln:6:35
      |vpiDecompile:8192
      |vpiSize:64
      |UINT:8192
      |vpiTypespec:
      \_ref_typespec: (work@vscale_hex_tb)
        |vpiParent:
        \_constant: , line:6:31, endln:6:35
        |vpiFullName:work@vscale_hex_tb
        |vpiActual:
        \_int_typespec: , line:6:4, endln:6:35
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@vscale_hex_tb.hexfile_words), line:6:15, endln:6:28
  |vpiDefName:work@vscale_hex_tb
  |vpiNet:
  \_logic_net: (work@vscale_hex_tb.clk), line:8:8, endln:8:11
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_hex_tb.clk)
      |vpiParent:
      \_logic_net: (work@vscale_hex_tb.clk), line:8:8, endln:8:11
      |vpiFullName:work@vscale_hex_tb.clk
      |vpiActual:
      \_logic_typespec: , line:8:4, endln:8:7
    |vpiName:clk
    |vpiFullName:work@vscale_hex_tb.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_hex_tb.reset), line:9:8, endln:9:13
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_hex_tb.reset)
      |vpiParent:
      \_logic_net: (work@vscale_hex_tb.reset), line:9:8, endln:9:13
      |vpiFullName:work@vscale_hex_tb.reset
      |vpiActual:
      \_logic_typespec: , line:9:4, endln:9:7
    |vpiName:reset
    |vpiFullName:work@vscale_hex_tb.reset
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_hex_tb.htif_pcr_resp_valid), line:11:9, endln:11:28
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_hex_tb.htif_pcr_resp_valid)
      |vpiParent:
      \_logic_net: (work@vscale_hex_tb.htif_pcr_resp_valid), line:11:9, endln:11:28
      |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_valid
      |vpiActual:
      \_logic_typespec: , line:11:4, endln:11:8
    |vpiName:htif_pcr_resp_valid
    |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_valid
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_hex_tb.htif_pcr_resp_data), line:12:18, endln:12:36
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_hex_tb.htif_pcr_resp_data)
      |vpiParent:
      \_logic_net: (work@vscale_hex_tb.htif_pcr_resp_data), line:12:18, endln:12:36
      |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_data
      |vpiActual:
      \_logic_typespec: , line:12:4, endln:12:17
    |vpiName:htif_pcr_resp_data
    |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_data
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_hex_tb.reason), line:14:31, endln:14:37
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_hex_tb.reason)
      |vpiParent:
      \_logic_net: (work@vscale_hex_tb.reason), line:14:31, endln:14:37
      |vpiFullName:work@vscale_hex_tb.reason
      |vpiActual:
      \_logic_typespec: , line:14:4, endln:14:41
    |vpiName:reason
    |vpiFullName:work@vscale_hex_tb.reason
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_hex_tb.loadmem), line:15:31, endln:15:38
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_hex_tb.loadmem)
      |vpiParent:
      \_logic_net: (work@vscale_hex_tb.loadmem), line:15:31, endln:15:38
      |vpiFullName:work@vscale_hex_tb.loadmem
      |vpiActual:
      \_logic_typespec: , line:15:4, endln:15:42
    |vpiName:loadmem
    |vpiFullName:work@vscale_hex_tb.loadmem
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_hex_tb.vpdfile), line:16:31, endln:16:38
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_hex_tb.vpdfile)
      |vpiParent:
      \_logic_net: (work@vscale_hex_tb.vpdfile), line:16:31, endln:16:38
      |vpiFullName:work@vscale_hex_tb.vpdfile
      |vpiActual:
      \_logic_typespec: , line:16:4, endln:16:42
    |vpiName:vpdfile
    |vpiFullName:work@vscale_hex_tb.vpdfile
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_hex_tb.max_cycles), line:17:31, endln:17:41
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_hex_tb.max_cycles)
      |vpiParent:
      \_logic_net: (work@vscale_hex_tb.max_cycles), line:17:31, endln:17:41
      |vpiFullName:work@vscale_hex_tb.max_cycles
      |vpiActual:
      \_logic_typespec: , line:17:4, endln:17:45
    |vpiName:max_cycles
    |vpiFullName:work@vscale_hex_tb.max_cycles
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_hex_tb.trace_count), line:18:31, endln:18:42
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_hex_tb.trace_count)
      |vpiParent:
      \_logic_net: (work@vscale_hex_tb.trace_count), line:18:31, endln:18:42
      |vpiFullName:work@vscale_hex_tb.trace_count
      |vpiActual:
      \_logic_typespec: , line:18:4, endln:18:46
    |vpiName:trace_count
    |vpiFullName:work@vscale_hex_tb.trace_count
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_hex_tb.stderr), line:19:31, endln:19:37
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_hex_tb.stderr)
      |vpiParent:
      \_logic_net: (work@vscale_hex_tb.stderr), line:19:31, endln:19:37
      |vpiFullName:work@vscale_hex_tb.stderr
      |vpiActual:
      \_integer_typespec: , line:19:4, endln:19:52
    |vpiName:stderr
    |vpiFullName:work@vscale_hex_tb.stderr
  |vpiNet:
  \_logic_net: (work@vscale_hex_tb.hexfile), line:21:31, endln:21:38
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_hex_tb.hexfile)
      |vpiParent:
      \_logic_net: (work@vscale_hex_tb.hexfile), line:21:31, endln:21:38
      |vpiFullName:work@vscale_hex_tb.hexfile
      |vpiActual:
      \_logic_typespec: , line:21:4, endln:21:58
    |vpiName:hexfile
    |vpiFullName:work@vscale_hex_tb.hexfile
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_hex_tb.i)
      |vpiParent:
      \_logic_net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
      |vpiFullName:work@vscale_hex_tb.i
      |vpiActual:
      \_integer_typespec: , line:43:4, endln:43:17
    |vpiName:i
    |vpiFullName:work@vscale_hex_tb.i
  |vpiNet:
  \_logic_net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_hex_tb.j)
      |vpiParent:
      \_logic_net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
      |vpiFullName:work@vscale_hex_tb.j
      |vpiActual:
      \_integer_typespec: , line:44:4, endln:44:17
    |vpiName:j
    |vpiFullName:work@vscale_hex_tb.j
  |vpiProcess:
  \_initial: , line:36:4, endln:39:7
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiStmt:
    \_begin: (work@vscale_hex_tb), line:36:12, endln:39:7
      |vpiParent:
      \_initial: , line:36:4, endln:39:7
      |vpiFullName:work@vscale_hex_tb
      |vpiStmt:
      \_assignment: , line:37:7, endln:37:14
        |vpiParent:
        \_begin: (work@vscale_hex_tb), line:36:12, endln:39:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:37:13, endln:37:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@vscale_hex_tb.clk), line:37:7, endln:37:10
          |vpiParent:
          \_assignment: , line:37:7, endln:37:14
          |vpiName:clk
          |vpiFullName:work@vscale_hex_tb.clk
          |vpiActual:
          \_logic_net: (work@vscale_hex_tb.clk), line:8:8, endln:8:11
      |vpiStmt:
      \_assignment: , line:38:7, endln:38:16
        |vpiParent:
        \_begin: (work@vscale_hex_tb), line:36:12, endln:39:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:38:15, endln:38:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@vscale_hex_tb.reset), line:38:7, endln:38:12
          |vpiParent:
          \_assignment: , line:38:7, endln:38:16
          |vpiName:reset
          |vpiFullName:work@vscale_hex_tb.reset
          |vpiActual:
          \_logic_net: (work@vscale_hex_tb.reset), line:9:8, endln:9:13
  |vpiProcess:
  \_always: , line:41:4, endln:41:25
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiStmt:
    \_delay_control: , line:41:11, endln:41:13
      |vpiParent:
      \_always: , line:41:4, endln:41:25
      |#5
      |vpiStmt:
      \_assignment: , line:41:14, endln:41:24
        |vpiParent:
        \_delay_control: , line:41:11, endln:41:13
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:41:20, endln:41:24
          |vpiParent:
          \_assignment: , line:41:14, endln:41:24
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@vscale_hex_tb.clk), line:41:21, endln:41:24
            |vpiParent:
            \_operation: , line:41:20, endln:41:24
            |vpiName:clk
            |vpiFullName:work@vscale_hex_tb.clk
            |vpiActual:
            \_logic_net: (work@vscale_hex_tb.clk), line:8:8, endln:8:11
        |vpiLhs:
        \_ref_obj: (work@vscale_hex_tb.clk), line:41:14, endln:41:17
          |vpiParent:
          \_assignment: , line:41:14, endln:41:24
          |vpiName:clk
          |vpiFullName:work@vscale_hex_tb.clk
          |vpiActual:
          \_logic_net: (work@vscale_hex_tb.clk), line:8:8, endln:8:11
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:46:4, endln:62:7
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiStmt:
    \_begin: (work@vscale_hex_tb), line:46:12, endln:62:7
      |vpiParent:
      \_initial: , line:46:4, endln:62:7
      |vpiFullName:work@vscale_hex_tb
      |vpiStmt:
      \_sys_func_call: ($value$plusargs), line:47:7, endln:47:51
        |vpiParent:
        \_begin: (work@vscale_hex_tb), line:46:12, endln:62:7
        |vpiArgument:
        \_constant: , line:47:23, endln:47:38
          |vpiParent:
          \_sys_func_call: ($value$plusargs), line:47:7, endln:47:51
          |vpiDecompile:"max-cycles=%d"
          |vpiSize:104
          |STRING:max-cycles=%d
          |vpiConstType:6
        |vpiArgument:
        \_ref_obj: (work@vscale_hex_tb.max_cycles), line:47:40, endln:47:50
          |vpiParent:
          \_sys_func_call: ($value$plusargs), line:47:7, endln:47:51
          |vpiName:max_cycles
          |vpiFullName:work@vscale_hex_tb.max_cycles
          |vpiActual:
          \_logic_net: (work@vscale_hex_tb.max_cycles), line:17:31, endln:17:41
        |vpiName:$value$plusargs
      |vpiStmt:
      \_sys_func_call: ($value$plusargs), line:48:7, endln:48:45
        |vpiParent:
        \_begin: (work@vscale_hex_tb), line:46:12, endln:62:7
        |vpiArgument:
        \_constant: , line:48:23, endln:48:35
          |vpiParent:
          \_sys_func_call: ($value$plusargs), line:48:7, endln:48:45
          |vpiDecompile:"loadmem=%s"
          |vpiSize:80
          |STRING:loadmem=%s
          |vpiConstType:6
        |vpiArgument:
        \_ref_obj: (work@vscale_hex_tb.loadmem), line:48:37, endln:48:44
          |vpiParent:
          \_sys_func_call: ($value$plusargs), line:48:7, endln:48:45
          |vpiName:loadmem
          |vpiFullName:work@vscale_hex_tb.loadmem
          |vpiActual:
          \_logic_net: (work@vscale_hex_tb.loadmem), line:15:31, endln:15:38
        |vpiName:$value$plusargs
      |vpiStmt:
      \_sys_func_call: ($value$plusargs), line:49:7, endln:49:45
        |vpiParent:
        \_begin: (work@vscale_hex_tb), line:46:12, endln:62:7
        |vpiArgument:
        \_constant: , line:49:23, endln:49:35
          |vpiParent:
          \_sys_func_call: ($value$plusargs), line:49:7, endln:49:45
          |vpiDecompile:"vpdfile=%s"
          |vpiSize:80
          |STRING:vpdfile=%s
          |vpiConstType:6
        |vpiArgument:
        \_ref_obj: (work@vscale_hex_tb.vpdfile), line:49:37, endln:49:44
          |vpiParent:
          \_sys_func_call: ($value$plusargs), line:49:7, endln:49:45
          |vpiName:vpdfile
          |vpiFullName:work@vscale_hex_tb.vpdfile
          |vpiActual:
          \_logic_net: (work@vscale_hex_tb.vpdfile), line:16:31, endln:16:38
        |vpiName:$value$plusargs
      |vpiStmt:
      \_if_stmt: , line:50:7, endln:57:10
        |vpiParent:
        \_begin: (work@vscale_hex_tb), line:46:12, endln:62:7
        |vpiCondition:
        \_ref_obj: (work@vscale_hex_tb.loadmem), line:50:11, endln:50:18
          |vpiParent:
          \_begin: (work@vscale_hex_tb), line:46:12, endln:62:7
          |vpiName:loadmem
          |vpiFullName:work@vscale_hex_tb.loadmem
          |vpiActual:
          \_logic_net: (work@vscale_hex_tb.loadmem), line:15:31, endln:15:38
        |vpiStmt:
        \_begin: (work@vscale_hex_tb), line:50:20, endln:57:10
          |vpiParent:
          \_if_stmt: , line:50:7, endln:57:10
          |vpiFullName:work@vscale_hex_tb
          |vpiStmt:
          \_sys_func_call: ($readmemh), line:51:10, endln:51:37
            |vpiParent:
            \_begin: (work@vscale_hex_tb), line:50:20, endln:57:10
            |vpiArgument:
            \_ref_obj: (work@vscale_hex_tb.loadmem), line:51:20, endln:51:27
              |vpiParent:
              \_sys_func_call: ($readmemh), line:51:10, endln:51:37
              |vpiName:loadmem
              |vpiFullName:work@vscale_hex_tb.loadmem
              |vpiActual:
              \_logic_net: (work@vscale_hex_tb.loadmem), line:15:31, endln:15:38
            |vpiArgument:
            \_ref_obj: (work@vscale_hex_tb.hexfile), line:51:29, endln:51:36
              |vpiParent:
              \_sys_func_call: ($readmemh), line:51:10, endln:51:37
              |vpiName:hexfile
              |vpiFullName:work@vscale_hex_tb.hexfile
              |vpiActual:
              \_logic_net: (work@vscale_hex_tb.hexfile), line:21:31, endln:21:38
            |vpiName:$readmemh
          |vpiStmt:
          \_for_stmt: (work@vscale_hex_tb), line:52:10, endln:52:13
            |vpiParent:
            \_begin: (work@vscale_hex_tb), line:50:20, endln:57:10
            |vpiFullName:work@vscale_hex_tb
            |vpiForInitStmt:
            \_assignment: , line:52:15, endln:52:20
              |vpiParent:
              \_for_stmt: (work@vscale_hex_tb), line:52:10, endln:52:13
              |vpiRhs:
              \_constant: , line:52:19, endln:52:20
                |vpiParent:
                \_assignment: , line:52:15, endln:52:20
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_var: (work@vscale_hex_tb.i), line:52:15, endln:52:16
                |vpiParent:
                \_assignment: , line:52:15, endln:52:20
                |vpiName:i
                |vpiFullName:work@vscale_hex_tb.i
            |vpiForIncStmt:
            \_assignment: , line:52:41, endln:52:50
              |vpiParent:
              \_for_stmt: (work@vscale_hex_tb), line:52:10, endln:52:13
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:52:45, endln:52:50
                |vpiParent:
                \_assignment: , line:52:41, endln:52:50
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@vscale_hex_tb.i), line:52:45, endln:52:46
                  |vpiParent:
                  \_operation: , line:52:45, endln:52:50
                  |vpiName:i
                  |vpiFullName:work@vscale_hex_tb.i
                  |vpiActual:
                  \_logic_net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
                |vpiOperand:
                \_constant: , line:52:49, endln:52:50
                  |vpiParent:
                  \_operation: , line:52:45, endln:52:50
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_hex_tb.i), line:52:41, endln:52:42
                |vpiParent:
                \_assignment: , line:52:41, endln:52:50
                |vpiName:i
                |vpiFullName:work@vscale_hex_tb.i
                |vpiActual:
                \_logic_net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
            |vpiCondition:
            \_operation: , line:52:22, endln:52:39
              |vpiParent:
              \_for_stmt: (work@vscale_hex_tb), line:52:10, endln:52:13
              |vpiOpType:20
              |vpiOperand:
              \_ref_obj: (work@vscale_hex_tb.i), line:52:22, endln:52:23
                |vpiParent:
                \_operation: , line:52:22, endln:52:39
                |vpiName:i
                |vpiFullName:work@vscale_hex_tb.i
                |vpiActual:
                \_logic_net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
              |vpiOperand:
              \_ref_obj: (work@vscale_hex_tb.hexfile_words), line:52:26, endln:52:39
                |vpiParent:
                \_operation: , line:52:22, endln:52:39
                |vpiName:hexfile_words
                |vpiFullName:work@vscale_hex_tb.hexfile_words
            |vpiStmt:
            \_begin: (work@vscale_hex_tb), line:52:52, endln:56:13
              |vpiParent:
              \_for_stmt: (work@vscale_hex_tb), line:52:10, endln:52:13
              |vpiFullName:work@vscale_hex_tb
              |vpiStmt:
              \_for_stmt: (work@vscale_hex_tb), line:53:13, endln:53:16
                |vpiParent:
                \_begin: (work@vscale_hex_tb), line:52:52, endln:56:13
                |vpiFullName:work@vscale_hex_tb
                |vpiForInitStmt:
                \_assignment: , line:53:18, endln:53:23
                  |vpiParent:
                  \_for_stmt: (work@vscale_hex_tb), line:53:13, endln:53:16
                  |vpiRhs:
                  \_constant: , line:53:22, endln:53:23
                    |vpiParent:
                    \_assignment: , line:53:18, endln:53:23
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiLhs:
                  \_ref_var: (work@vscale_hex_tb.j), line:53:18, endln:53:19
                    |vpiParent:
                    \_assignment: , line:53:18, endln:53:23
                    |vpiName:j
                    |vpiFullName:work@vscale_hex_tb.j
                |vpiForIncStmt:
                \_assignment: , line:53:32, endln:53:41
                  |vpiParent:
                  \_for_stmt: (work@vscale_hex_tb), line:53:13, endln:53:16
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_operation: , line:53:36, endln:53:41
                    |vpiParent:
                    \_assignment: , line:53:32, endln:53:41
                    |vpiOpType:24
                    |vpiOperand:
                    \_ref_obj: (work@vscale_hex_tb.j), line:53:36, endln:53:37
                      |vpiParent:
                      \_operation: , line:53:36, endln:53:41
                      |vpiName:j
                      |vpiFullName:work@vscale_hex_tb.j
                      |vpiActual:
                      \_logic_net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
                    |vpiOperand:
                    \_constant: , line:53:40, endln:53:41
                      |vpiParent:
                      \_operation: , line:53:36, endln:53:41
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiLhs:
                  \_ref_obj: (work@vscale_hex_tb.j), line:53:32, endln:53:33
                    |vpiParent:
                    \_assignment: , line:53:32, endln:53:41
                    |vpiName:j
                    |vpiFullName:work@vscale_hex_tb.j
                    |vpiActual:
                    \_logic_net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
                |vpiCondition:
                \_operation: , line:53:25, endln:53:30
                  |vpiParent:
                  \_for_stmt: (work@vscale_hex_tb), line:53:13, endln:53:16
                  |vpiOpType:20
                  |vpiOperand:
                  \_ref_obj: (work@vscale_hex_tb.j), line:53:25, endln:53:26
                    |vpiParent:
                    \_operation: , line:53:25, endln:53:30
                    |vpiName:j
                    |vpiFullName:work@vscale_hex_tb.j
                    |vpiActual:
                    \_logic_net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
                  |vpiOperand:
                  \_constant: , line:53:29, endln:53:30
                    |vpiParent:
                    \_operation: , line:53:25, endln:53:30
                    |vpiDecompile:4
                    |vpiSize:64
                    |UINT:4
                    |vpiConstType:9
                |vpiStmt:
                \_begin: (work@vscale_hex_tb), line:53:43, endln:55:16
                  |vpiParent:
                  \_for_stmt: (work@vscale_hex_tb), line:53:13, endln:53:16
                  |vpiFullName:work@vscale_hex_tb
                  |vpiStmt:
                  \_assignment: , line:54:16, endln:54:63
                    |vpiParent:
                    \_begin: (work@vscale_hex_tb), line:53:43, endln:55:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_var_select: (work@vscale_hex_tb.hexfile), line:54:43, endln:54:63
                      |vpiParent:
                      \_assignment: , line:54:16, endln:54:63
                      |vpiName:hexfile
                      |vpiFullName:work@vscale_hex_tb.hexfile
                      |vpiIndex:
                      \_ref_obj: (work@vscale_hex_tb.hexfile.i), line:54:51, endln:54:52
                        |vpiParent:
                        \_var_select: (work@vscale_hex_tb.hexfile), line:54:43, endln:54:63
                        |vpiName:i
                        |vpiFullName:work@vscale_hex_tb.hexfile.i
                        |vpiActual:
                        \_logic_net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
                      |vpiIndex:
                      \_indexed_part_select: hexfile (work@vscale_hex_tb.hexfile.hexfile), line:54:54, endln:54:62
                        |vpiParent:
                        \_var_select: (work@vscale_hex_tb.hexfile), line:54:43, endln:54:63
                        |vpiName:hexfile
                        |vpiFullName:work@vscale_hex_tb.hexfile.hexfile
                        |vpiDefName:hexfile
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_operation: , line:54:54, endln:54:58
                          |vpiParent:
                          \_indexed_part_select: hexfile (work@vscale_hex_tb.hexfile.hexfile), line:54:54, endln:54:62
                          |vpiOpType:25
                          |vpiOperand:
                          \_constant: , line:54:54, endln:54:56
                            |vpiParent:
                            \_operation: , line:54:54, endln:54:58
                            |vpiDecompile:32
                            |vpiSize:64
                            |UINT:32
                            |vpiConstType:9
                          |vpiOperand:
                          \_ref_obj: (work@vscale_hex_tb.hexfile.hexfile.j), line:54:57, endln:54:58
                            |vpiParent:
                            \_operation: , line:54:54, endln:54:58
                            |vpiName:j
                            |vpiFullName:work@vscale_hex_tb.hexfile.hexfile.j
                            |vpiActual:
                            \_logic_net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
                        |vpiWidthExpr:
                        \_constant: , line:54:60, endln:54:62
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                    |vpiLhs:
                    \_hier_path: (DUT.hasti_mem.mem[4 * i + j]), line:54:16, endln:54:40
                      |vpiParent:
                      \_assignment: , line:54:16, endln:54:63
                      |vpiActual:
                      \_ref_obj: (DUT), line:54:20, endln:54:29
                        |vpiParent:
                        \_hier_path: (DUT.hasti_mem.mem[4 * i + j]), line:54:16, endln:54:40
                        |vpiName:DUT
                      |vpiActual:
                      \_ref_obj: (hasti_mem), line:54:20, endln:54:29
                        |vpiParent:
                        \_hier_path: (DUT.hasti_mem.mem[4 * i + j]), line:54:16, endln:54:40
                        |vpiName:hasti_mem
                      |vpiActual:
                      \_bit_select: (work@vscale_hex_tb.DUT.hasti_mem.mem[4 * i + j].mem), line:54:34, endln:54:39
                        |vpiParent:
                        \_hier_path: (DUT.hasti_mem.mem[4 * i + j]), line:54:16, endln:54:40
                        |vpiName:mem
                        |vpiFullName:work@vscale_hex_tb.DUT.hasti_mem.mem[4 * i + j].mem
                        |vpiIndex:
                        \_operation: , line:54:34, endln:54:39
                          |vpiParent:
                          \_bit_select: (work@vscale_hex_tb.DUT.hasti_mem.mem[4 * i + j].mem), line:54:34, endln:54:39
                          |vpiOpType:24
                          |vpiOperand:
                          \_operation: , line:54:34, endln:54:37
                            |vpiParent:
                            \_operation: , line:54:34, endln:54:39
                            |vpiOpType:25
                            |vpiOperand:
                            \_constant: , line:54:34, endln:54:35
                              |vpiParent:
                              \_operation: , line:54:34, endln:54:37
                              |vpiDecompile:4
                              |vpiSize:64
                              |UINT:4
                              |vpiConstType:9
                            |vpiOperand:
                            \_ref_obj: (work@vscale_hex_tb.DUT.hasti_mem.mem[4 * i + j].mem.i), line:54:36, endln:54:37
                              |vpiParent:
                              \_operation: , line:54:34, endln:54:37
                              |vpiName:i
                              |vpiFullName:work@vscale_hex_tb.DUT.hasti_mem.mem[4 * i + j].mem.i
                              |vpiActual:
                              \_logic_net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
                          |vpiOperand:
                          \_ref_obj: (work@vscale_hex_tb.DUT.hasti_mem.mem[4 * i + j].mem.j), line:54:38, endln:54:39
                            |vpiParent:
                            \_operation: , line:54:34, endln:54:39
                            |vpiName:j
                            |vpiFullName:work@vscale_hex_tb.DUT.hasti_mem.mem[4 * i + j].mem.j
                            |vpiActual:
                            \_logic_net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
                      |vpiName:DUT.hasti_mem.mem[4 * i + j]
      |vpiStmt:
      \_sys_func_call: ($vcdplusfile), line:58:7, endln:58:28
        |vpiParent:
        \_begin: (work@vscale_hex_tb), line:46:12, endln:62:7
        |vpiArgument:
        \_ref_obj: (work@vscale_hex_tb.vpdfile), line:58:20, endln:58:27
          |vpiParent:
          \_sys_func_call: ($vcdplusfile), line:58:7, endln:58:28
          |vpiName:vpdfile
          |vpiFullName:work@vscale_hex_tb.vpdfile
          |vpiActual:
          \_logic_net: (work@vscale_hex_tb.vpdfile), line:16:31, endln:16:38
        |vpiName:$vcdplusfile
      |vpiStmt:
      \_sys_func_call: ($vcdpluson), line:59:7, endln:59:19
        |vpiParent:
        \_begin: (work@vscale_hex_tb), line:46:12, endln:62:7
        |vpiName:$vcdpluson
      |vpiStmt:
      \_delay_control: , line:61:7, endln:61:11
        |vpiParent:
        \_begin: (work@vscale_hex_tb), line:46:12, endln:62:7
        |#100
        |vpiStmt:
        \_assignment: , line:61:12, endln:61:21
          |vpiParent:
          \_delay_control: , line:61:7, endln:61:11
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:61:20, endln:61:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@vscale_hex_tb.reset), line:61:12, endln:61:17
            |vpiParent:
            \_assignment: , line:61:12, endln:61:21
            |vpiName:reset
            |vpiFullName:work@vscale_hex_tb.reset
            |vpiActual:
            \_logic_net: (work@vscale_hex_tb.reset), line:9:8, endln:9:13
  |vpiProcess:
  \_always: , line:64:4, endln:88:7
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiStmt:
    \_event_control: , line:64:11, endln:64:25
      |vpiParent:
      \_always: , line:64:4, endln:88:7
      |vpiCondition:
      \_operation: , line:64:13, endln:64:24
        |vpiParent:
        \_event_control: , line:64:11, endln:64:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_hex_tb.clk), line:64:21, endln:64:24
          |vpiParent:
          \_operation: , line:64:13, endln:64:24
          |vpiName:clk
          |vpiFullName:work@vscale_hex_tb.clk
          |vpiActual:
          \_logic_net: (work@vscale_hex_tb.clk), line:8:8, endln:8:11
      |vpiStmt:
      \_begin: (work@vscale_hex_tb), line:64:26, endln:88:7
        |vpiParent:
        \_event_control: , line:64:11, endln:64:25
        |vpiFullName:work@vscale_hex_tb
        |vpiStmt:
        \_assignment: , line:65:7, endln:65:36
          |vpiParent:
          \_begin: (work@vscale_hex_tb), line:64:26, endln:88:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:65:21, endln:65:36
            |vpiParent:
            \_assignment: , line:65:7, endln:65:36
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@vscale_hex_tb.trace_count), line:65:21, endln:65:32
              |vpiParent:
              \_operation: , line:65:21, endln:65:36
              |vpiName:trace_count
              |vpiFullName:work@vscale_hex_tb.trace_count
              |vpiActual:
              \_logic_net: (work@vscale_hex_tb.trace_count), line:18:31, endln:18:42
            |vpiOperand:
            \_constant: , line:65:35, endln:65:36
              |vpiParent:
              \_operation: , line:65:21, endln:65:36
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@vscale_hex_tb.trace_count), line:65:7, endln:65:18
            |vpiParent:
            \_assignment: , line:65:7, endln:65:36
            |vpiName:trace_count
            |vpiFullName:work@vscale_hex_tb.trace_count
            |vpiActual:
            \_logic_net: (work@vscale_hex_tb.trace_count), line:18:31, endln:18:42
        |vpiStmt:
        \_if_stmt: , line:67:7, endln:68:28
          |vpiParent:
          \_begin: (work@vscale_hex_tb), line:64:26, endln:88:7
          |vpiCondition:
          \_operation: , line:67:11, endln:67:53
            |vpiParent:
            \_begin: (work@vscale_hex_tb), line:64:26, endln:88:7
            |vpiOpType:26
            |vpiOperand:
            \_operation: , line:67:11, endln:67:25
              |vpiParent:
              \_operation: , line:67:11, endln:67:53
              |vpiOpType:18
              |vpiOperand:
              \_ref_obj: (work@vscale_hex_tb.max_cycles), line:67:11, endln:67:21
                |vpiParent:
                \_operation: , line:67:11, endln:67:25
                |vpiName:max_cycles
                |vpiFullName:work@vscale_hex_tb.max_cycles
                |vpiActual:
                \_logic_net: (work@vscale_hex_tb.max_cycles), line:17:31, endln:17:41
              |vpiOperand:
              \_constant: , line:67:24, endln:67:25
                |vpiParent:
                \_operation: , line:67:11, endln:67:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_operation: , line:67:29, endln:67:53
              |vpiParent:
              \_operation: , line:67:11, endln:67:53
              |vpiOpType:18
              |vpiOperand:
              \_ref_obj: (work@vscale_hex_tb.trace_count), line:67:29, endln:67:40
                |vpiParent:
                \_operation: , line:67:29, endln:67:53
                |vpiName:trace_count
                |vpiFullName:work@vscale_hex_tb.trace_count
                |vpiActual:
                \_logic_net: (work@vscale_hex_tb.trace_count), line:18:31, endln:18:42
              |vpiOperand:
              \_ref_obj: (work@vscale_hex_tb.max_cycles), line:67:43, endln:67:53
                |vpiParent:
                \_operation: , line:67:29, endln:67:53
                |vpiName:max_cycles
                |vpiFullName:work@vscale_hex_tb.max_cycles
                |vpiActual:
                \_logic_net: (work@vscale_hex_tb.max_cycles), line:17:31, endln:17:41
          |vpiStmt:
          \_assignment: , line:68:9, endln:68:27
            |vpiParent:
            \_if_stmt: , line:67:7, endln:68:28
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:68:18, endln:68:27
              |vpiDecompile:"timeout"
              |vpiSize:56
              |STRING:timeout
              |vpiConstType:6
            |vpiLhs:
            \_ref_obj: (work@vscale_hex_tb.reason), line:68:9, endln:68:15
              |vpiParent:
              \_assignment: , line:68:9, endln:68:27
              |vpiName:reason
              |vpiFullName:work@vscale_hex_tb.reason
              |vpiActual:
              \_logic_net: (work@vscale_hex_tb.reason), line:14:31, endln:14:37
        |vpiStmt:
        \_if_stmt: , line:70:7, endln:80:10
          |vpiParent:
          \_begin: (work@vscale_hex_tb), line:64:26, endln:88:7
          |vpiCondition:
          \_operation: , line:70:11, endln:70:17
            |vpiParent:
            \_begin: (work@vscale_hex_tb), line:64:26, endln:88:7
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@vscale_hex_tb.reset), line:70:12, endln:70:17
              |vpiParent:
              \_operation: , line:70:11, endln:70:17
              |vpiName:reset
              |vpiFullName:work@vscale_hex_tb.reset
              |vpiActual:
              \_logic_net: (work@vscale_hex_tb.reset), line:9:8, endln:9:13
          |vpiStmt:
          \_begin: (work@vscale_hex_tb), line:70:19, endln:80:10
            |vpiParent:
            \_if_stmt: , line:70:7, endln:80:10
            |vpiFullName:work@vscale_hex_tb
            |vpiStmt:
            \_if_stmt: , line:71:10, endln:79:13
              |vpiParent:
              \_begin: (work@vscale_hex_tb), line:70:19, endln:80:10
              |vpiCondition:
              \_operation: , line:71:14, endln:71:60
                |vpiParent:
                \_begin: (work@vscale_hex_tb), line:70:19, endln:80:10
                |vpiOpType:26
                |vpiOperand:
                \_ref_obj: (work@vscale_hex_tb.htif_pcr_resp_valid), line:71:14, endln:71:33
                  |vpiParent:
                  \_operation: , line:71:14, endln:71:60
                  |vpiName:htif_pcr_resp_valid
                  |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_valid
                  |vpiActual:
                  \_logic_net: (work@vscale_hex_tb.htif_pcr_resp_valid), line:11:9, endln:11:28
                |vpiOperand:
                \_operation: , line:71:37, endln:71:60
                  |vpiParent:
                  \_operation: , line:71:14, endln:71:60
                  |vpiOpType:15
                  |vpiOperand:
                  \_ref_obj: (work@vscale_hex_tb.htif_pcr_resp_data), line:71:37, endln:71:55
                    |vpiParent:
                    \_operation: , line:71:37, endln:71:60
                    |vpiName:htif_pcr_resp_data
                    |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_data
                    |vpiActual:
                    \_logic_net: (work@vscale_hex_tb.htif_pcr_resp_data), line:12:18, endln:12:36
                  |vpiOperand:
                  \_constant: , line:71:59, endln:71:60
                    |vpiParent:
                    \_operation: , line:71:37, endln:71:60
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
              |vpiStmt:
              \_begin: (work@vscale_hex_tb), line:71:62, endln:79:13
                |vpiParent:
                \_if_stmt: , line:71:10, endln:79:13
                |vpiFullName:work@vscale_hex_tb
                |vpiStmt:
                \_if_else: , line:72:13, endln:78:16
                  |vpiParent:
                  \_begin: (work@vscale_hex_tb), line:71:62, endln:79:13
                  |vpiCondition:
                  \_operation: , line:72:17, endln:72:40
                    |vpiParent:
                    \_begin: (work@vscale_hex_tb), line:71:62, endln:79:13
                    |vpiOpType:14
                    |vpiOperand:
                    \_ref_obj: (work@vscale_hex_tb.htif_pcr_resp_data), line:72:17, endln:72:35
                      |vpiParent:
                      \_operation: , line:72:17, endln:72:40
                      |vpiName:htif_pcr_resp_data
                      |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_data
                      |vpiActual:
                      \_logic_net: (work@vscale_hex_tb.htif_pcr_resp_data), line:12:18, endln:12:36
                    |vpiOperand:
                    \_constant: , line:72:39, endln:72:40
                      |vpiParent:
                      \_operation: , line:72:17, endln:72:40
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiStmt:
                  \_begin: (work@vscale_hex_tb), line:72:42, endln:75:16
                    |vpiParent:
                    \_if_else: , line:72:13, endln:78:16
                    |vpiFullName:work@vscale_hex_tb
                    |vpiStmt:
                    \_sys_func_call: ($vcdplusclose), line:73:16, endln:73:29
                      |vpiParent:
                      \_begin: (work@vscale_hex_tb), line:72:42, endln:75:16
                      |vpiName:$vcdplusclose
                    |vpiStmt:
                    \_sys_func_call: ($finish), line:74:16, endln:74:23
                      |vpiParent:
                      \_begin: (work@vscale_hex_tb), line:72:42, endln:75:16
                      |vpiName:$finish
                  |vpiElseStmt:
                  \_begin: (work@vscale_hex_tb), line:75:22, endln:78:16
                    |vpiParent:
                    \_if_else: , line:72:13, endln:78:16
                    |vpiFullName:work@vscale_hex_tb
                    |vpiStmt:
                    \_sys_func_call: ($vcdplusclose), line:76:16, endln:76:29
                      |vpiParent:
                      \_begin: (work@vscale_hex_tb), line:75:22, endln:78:16
                      |vpiName:$vcdplusclose
                    |vpiStmt:
                    \_sys_func_call: ($sformat), line:77:16, endln:77:72
                      |vpiParent:
                      \_begin: (work@vscale_hex_tb), line:75:22, endln:78:16
                      |vpiArgument:
                      \_ref_obj: (work@vscale_hex_tb.reason), line:77:25, endln:77:31
                        |vpiParent:
                        \_sys_func_call: ($sformat), line:77:16, endln:77:72
                        |vpiName:reason
                        |vpiFullName:work@vscale_hex_tb.reason
                        |vpiActual:
                        \_logic_net: (work@vscale_hex_tb.reason), line:14:31, endln:14:37
                      |vpiArgument:
                      \_constant: , line:77:33, endln:77:46
                        |vpiParent:
                        \_sys_func_call: ($sformat), line:77:16, endln:77:72
                        |vpiDecompile:"tohost = %d"
                        |vpiSize:88
                        |STRING:tohost = %d
                        |vpiConstType:6
                      |vpiArgument:
                      \_operation: , line:77:48, endln:77:71
                        |vpiParent:
                        \_sys_func_call: ($sformat), line:77:16, endln:77:72
                        |vpiOpType:23
                        |vpiOperand:
                        \_ref_obj: (work@vscale_hex_tb.htif_pcr_resp_data), line:77:48, endln:77:66
                          |vpiParent:
                          \_operation: , line:77:48, endln:77:71
                          |vpiName:htif_pcr_resp_data
                          |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_data
                          |vpiActual:
                          \_logic_net: (work@vscale_hex_tb.htif_pcr_resp_data), line:12:18, endln:12:36
                        |vpiOperand:
                        \_constant: , line:77:70, endln:77:71
                          |vpiParent:
                          \_operation: , line:77:48, endln:77:71
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                      |vpiName:$sformat
        |vpiStmt:
        \_if_stmt: , line:83:7, endln:87:10
          |vpiParent:
          \_begin: (work@vscale_hex_tb), line:64:26, endln:88:7
          |vpiCondition:
          \_ref_obj: (work@vscale_hex_tb.reason), line:83:11, endln:83:17
            |vpiParent:
            \_begin: (work@vscale_hex_tb), line:64:26, endln:88:7
            |vpiName:reason
            |vpiFullName:work@vscale_hex_tb.reason
            |vpiActual:
            \_logic_net: (work@vscale_hex_tb.reason), line:14:31, endln:14:37
          |vpiStmt:
          \_begin: (work@vscale_hex_tb), line:83:19, endln:87:10
            |vpiParent:
            \_if_stmt: , line:83:7, endln:87:10
            |vpiFullName:work@vscale_hex_tb
            |vpiStmt:
            \_sys_func_call: ($fdisplay), line:84:10, endln:84:98
              |vpiParent:
              \_begin: (work@vscale_hex_tb), line:83:19, endln:87:10
              |vpiArgument:
              \_ref_obj: (work@vscale_hex_tb.stderr), line:84:20, endln:84:26
                |vpiParent:
                \_sys_func_call: ($fdisplay), line:84:10, endln:84:98
                |vpiName:stderr
                |vpiFullName:work@vscale_hex_tb.stderr
                |vpiActual:
                \_logic_net: (work@vscale_hex_tb.stderr), line:19:31, endln:19:37
              |vpiArgument:
              \_constant: , line:84:28, endln:84:76
                |vpiParent:
                \_sys_func_call: ($fdisplay), line:84:10, endln:84:98
                |vpiDecompile:"*** FAILED *** (%s) after %d simulation cycles"
                |vpiSize:368
                |STRING:*** FAILED *** (%s) after %d simulation cycles
                |vpiConstType:6
              |vpiArgument:
              \_ref_obj: (work@vscale_hex_tb.reason), line:84:78, endln:84:84
                |vpiParent:
                \_sys_func_call: ($fdisplay), line:84:10, endln:84:98
                |vpiName:reason
                |vpiFullName:work@vscale_hex_tb.reason
                |vpiActual:
                \_logic_net: (work@vscale_hex_tb.reason), line:14:31, endln:14:37
              |vpiArgument:
              \_ref_obj: (work@vscale_hex_tb.trace_count), line:84:86, endln:84:97
                |vpiParent:
                \_sys_func_call: ($fdisplay), line:84:10, endln:84:98
                |vpiName:trace_count
                |vpiFullName:work@vscale_hex_tb.trace_count
                |vpiActual:
                \_logic_net: (work@vscale_hex_tb.trace_count), line:18:31, endln:18:42
              |vpiName:$fdisplay
            |vpiStmt:
            \_sys_func_call: ($vcdplusclose), line:85:10, endln:85:23
              |vpiParent:
              \_begin: (work@vscale_hex_tb), line:83:19, endln:87:10
              |vpiName:$vcdplusclose
            |vpiStmt:
            \_sys_func_call: ($finish), line:86:10, endln:86:17
              |vpiParent:
              \_begin: (work@vscale_hex_tb), line:83:19, endln:87:10
              |vpiName:$finish
    |vpiAlwaysType:1
  |vpiRefModule:
  \_ref_module: work@vscale_sim_top (DUT), line:23:19, endln:23:22
    |vpiParent:
    \_module_inst: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiName:DUT
    |vpiDefName:work@vscale_sim_top
    |vpiActual:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiPort:
    \_port: (clk), line:24:23, endln:24:32
      |vpiParent:
      \_ref_module: work@vscale_sim_top (DUT), line:23:19, endln:23:22
      |vpiName:clk
      |vpiHighConn:
      \_ref_obj: (work@vscale_hex_tb.DUT.clk.clk), line:24:28, endln:24:31
        |vpiParent:
        \_port: (clk), line:24:23, endln:24:32
        |vpiName:clk
        |vpiFullName:work@vscale_hex_tb.DUT.clk.clk
        |vpiActual:
        \_logic_net: (work@vscale_hex_tb.clk), line:8:8, endln:8:11
    |vpiPort:
    \_port: (reset), line:25:23, endln:25:36
      |vpiParent:
      \_ref_module: work@vscale_sim_top (DUT), line:23:19, endln:23:22
      |vpiName:reset
      |vpiHighConn:
      \_ref_obj: (work@vscale_hex_tb.DUT.reset.reset), line:25:30, endln:25:35
        |vpiParent:
        \_port: (reset), line:25:23, endln:25:36
        |vpiName:reset
        |vpiFullName:work@vscale_hex_tb.DUT.reset.reset
        |vpiActual:
        \_logic_net: (work@vscale_hex_tb.reset), line:9:8, endln:9:13
    |vpiPort:
    \_port: (htif_pcr_req_valid), line:26:23, endln:26:48
      |vpiParent:
      \_ref_module: work@vscale_sim_top (DUT), line:23:19, endln:23:22
      |vpiName:htif_pcr_req_valid
      |vpiHighConn:
      \_constant: , line:26:43, endln:26:47
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
    |vpiPort:
    \_port: , line:27:23, endln:27:44
      |vpiParent:
      \_ref_module: work@vscale_sim_top (DUT), line:23:19, endln:23:22
    |vpiPort:
    \_port: (htif_pcr_req_rw), line:28:23, endln:28:45
      |vpiParent:
      \_ref_module: work@vscale_sim_top (DUT), line:23:19, endln:23:22
      |vpiName:htif_pcr_req_rw
      |vpiHighConn:
      \_constant: , line:28:40, endln:28:44
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
    |vpiPort:
    \_port: (htif_pcr_req_addr), line:29:23, endln:29:50
      |vpiParent:
      \_ref_module: work@vscale_sim_top (DUT), line:23:19, endln:23:22
      |vpiName:htif_pcr_req_addr
      |vpiHighConn:
      \_constant: , line:29:42, endln:29:49
        |vpiDecompile:12'h780
        |vpiSize:12
        |HEX:780
        |vpiConstType:5
    |vpiPort:
    \_port: (htif_pcr_req_data), line:30:23, endln:30:48
      |vpiParent:
      \_ref_module: work@vscale_sim_top (DUT), line:23:19, endln:23:22
      |vpiName:htif_pcr_req_data
      |vpiHighConn:
      \_constant: , line:30:42, endln:30:47
        |vpiDecompile:64'b0
        |vpiSize:64
        |BIN:0
        |vpiConstType:3
    |vpiPort:
    \_port: (htif_pcr_resp_valid), line:31:23, endln:31:64
      |vpiParent:
      \_ref_module: work@vscale_sim_top (DUT), line:23:19, endln:23:22
      |vpiName:htif_pcr_resp_valid
      |vpiHighConn:
      \_ref_obj: (work@vscale_hex_tb.DUT.htif_pcr_resp_valid.htif_pcr_resp_valid), line:31:44, endln:31:63
        |vpiParent:
        \_port: (htif_pcr_resp_valid), line:31:23, endln:31:64
        |vpiName:htif_pcr_resp_valid
        |vpiFullName:work@vscale_hex_tb.DUT.htif_pcr_resp_valid.htif_pcr_resp_valid
        |vpiActual:
        \_logic_net: (work@vscale_hex_tb.htif_pcr_resp_valid), line:11:9, endln:11:28
    |vpiPort:
    \_port: (htif_pcr_resp_ready), line:32:23, endln:32:49
      |vpiParent:
      \_ref_module: work@vscale_sim_top (DUT), line:23:19, endln:23:22
      |vpiName:htif_pcr_resp_ready
      |vpiHighConn:
      \_constant: , line:32:44, endln:32:48
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
    |vpiPort:
    \_port: (htif_pcr_resp_data), line:33:23, endln:33:62
      |vpiParent:
      \_ref_module: work@vscale_sim_top (DUT), line:23:19, endln:23:22
      |vpiName:htif_pcr_resp_data
      |vpiHighConn:
      \_ref_obj: (work@vscale_hex_tb.DUT.htif_pcr_resp_data.htif_pcr_resp_data), line:33:43, endln:33:61
        |vpiParent:
        \_port: (htif_pcr_resp_data), line:33:23, endln:33:62
        |vpiName:htif_pcr_resp_data
        |vpiFullName:work@vscale_hex_tb.DUT.htif_pcr_resp_data.htif_pcr_resp_data
        |vpiActual:
        \_logic_net: (work@vscale_hex_tb.htif_pcr_resp_data), line:12:18, endln:12:36
|uhdmallModules:
\_module_inst: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@vscale_imm_gen
  |vpiDefName:work@vscale_imm_gen
  |vpiNet:
  \_logic_net: (work@vscale_imm_gen.inst), line:5:45, endln:5:49
    |vpiParent:
    \_module_inst: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiName:inst
    |vpiFullName:work@vscale_imm_gen.inst
  |vpiNet:
  \_logic_net: (work@vscale_imm_gen.imm_type), line:6:37, endln:6:45
    |vpiParent:
    \_module_inst: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiName:imm_type
    |vpiFullName:work@vscale_imm_gen.imm_type
  |vpiNet:
  \_logic_net: (work@vscale_imm_gen.imm), line:7:45, endln:7:48
    |vpiParent:
    \_module_inst: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiName:imm
    |vpiFullName:work@vscale_imm_gen.imm
    |vpiNetType:48
  |vpiPort:
  \_port: (inst), line:5:45, endln:5:49
    |vpiParent:
    \_module_inst: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiName:inst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_imm_gen.inst.inst), line:5:45, endln:5:49
      |vpiParent:
      \_port: (inst), line:5:45, endln:5:49
      |vpiName:inst
      |vpiFullName:work@vscale_imm_gen.inst.inst
      |vpiActual:
      \_logic_net: (work@vscale_imm_gen.inst), line:5:45, endln:5:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_imm_gen.inst)
      |vpiParent:
      \_port: (inst), line:5:45, endln:5:49
      |vpiFullName:work@vscale_imm_gen.inst
      |vpiActual:
      \_logic_typespec: , line:5:29, endln:5:37
  |vpiPort:
  \_port: (imm_type), line:6:37, endln:6:45
    |vpiParent:
    \_module_inst: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiName:imm_type
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_imm_gen.imm_type.imm_type), line:6:37, endln:6:45
      |vpiParent:
      \_port: (imm_type), line:6:37, endln:6:45
      |vpiName:imm_type
      |vpiFullName:work@vscale_imm_gen.imm_type.imm_type
      |vpiActual:
      \_logic_net: (work@vscale_imm_gen.imm_type), line:6:37, endln:6:45
    |vpiTypedef:
    \_ref_typespec: (work@vscale_imm_gen.imm_type)
      |vpiParent:
      \_port: (imm_type), line:6:37, endln:6:45
      |vpiFullName:work@vscale_imm_gen.imm_type
      |vpiActual:
      \_logic_typespec: , line:6:29, endln:6:36
  |vpiPort:
  \_port: (imm), line:7:45, endln:7:48
    |vpiParent:
    \_module_inst: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiName:imm
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_imm_gen.imm.imm), line:7:45, endln:7:48
      |vpiParent:
      \_port: (imm), line:7:45, endln:7:48
      |vpiName:imm
      |vpiFullName:work@vscale_imm_gen.imm.imm
      |vpiActual:
      \_logic_net: (work@vscale_imm_gen.imm), line:7:45, endln:7:48
    |vpiTypedef:
    \_ref_typespec: (work@vscale_imm_gen.imm)
      |vpiParent:
      \_port: (imm), line:7:45, endln:7:48
      |vpiFullName:work@vscale_imm_gen.imm
      |vpiActual:
      \_logic_typespec: , line:7:30, endln:7:42
  |vpiProcess:
  \_always: , line:10:4, endln:18:7
    |vpiParent:
    \_module_inst: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiStmt:
    \_event_control: , line:10:11, endln:10:15
      |vpiParent:
      \_always: , line:10:4, endln:18:7
      |vpiStmt:
      \_begin: (work@vscale_imm_gen), line:10:16, endln:18:7
        |vpiParent:
        \_event_control: , line:10:11, endln:10:15
        |vpiFullName:work@vscale_imm_gen
        |vpiStmt:
        \_case_stmt: , line:11:7, endln:17:14
          |vpiParent:
          \_begin: (work@vscale_imm_gen), line:10:16, endln:18:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_imm_gen.imm_type), line:11:13, endln:11:21
            |vpiParent:
            \_begin: (work@vscale_imm_gen), line:10:16, endln:18:7
            |vpiName:imm_type
            |vpiFullName:work@vscale_imm_gen.imm_type
            |vpiActual:
            \_logic_net: (work@vscale_imm_gen.imm_type), line:6:37, endln:6:45
          |vpiCaseItem:
          \_case_item: , line:12:9, endln:12:77
            |vpiParent:
            \_case_stmt: , line:11:7, endln:17:14
            |vpiExpr:
            \_constant: , line:12:9, endln:12:13
              |vpiParent:
              \_case_item: , line:12:9, endln:12:77
              |vpiDecompile:2'd0
              |vpiSize:2
              |DEC:0
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:12:16, endln:12:76
              |vpiParent:
              \_case_item: , line:12:9, endln:12:77
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:12:22, endln:12:76
                |vpiParent:
                \_assignment: , line:12:16, endln:12:76
                |vpiOpType:33
                |vpiOperand:
                \_operation: , line:12:24, endln:12:38
                  |vpiParent:
                  \_operation: , line:12:22, endln:12:76
                  |vpiOpType:34
                  |vpiOperand:
                  \_constant: , line:12:25, endln:12:27
                    |vpiDecompile:21
                    |vpiSize:64
                    |UINT:21
                    |vpiConstType:9
                  |vpiOperand:
                  \_operation: , line:12:27, endln:12:37
                    |vpiParent:
                    \_operation: , line:12:24, endln:12:38
                    |vpiOpType:33
                    |vpiOperand:
                    \_bit_select: (work@vscale_imm_gen.inst), line:12:33, endln:12:35
                      |vpiParent:
                      \_operation: , line:12:27, endln:12:37
                      |vpiName:inst
                      |vpiFullName:work@vscale_imm_gen.inst
                      |vpiIndex:
                      \_constant: , line:12:33, endln:12:35
                        |vpiParent:
                        \_bit_select: (work@vscale_imm_gen.inst), line:12:33, endln:12:35
                        |vpiDecompile:31
                        |vpiSize:64
                        |UINT:31
                        |vpiConstType:9
                |vpiOperand:
                \_part_select: inst (work@vscale_imm_gen.inst), line:12:40, endln:12:51
                  |vpiParent:
                  \_operation: , line:12:22, endln:12:76
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:12:45, endln:12:47
                    |vpiDecompile:30
                    |vpiSize:64
                    |UINT:30
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:12:48, endln:12:50
                    |vpiDecompile:25
                    |vpiSize:64
                    |UINT:25
                    |vpiConstType:9
                |vpiOperand:
                \_part_select: inst (work@vscale_imm_gen.inst), line:12:53, endln:12:64
                  |vpiParent:
                  \_operation: , line:12:22, endln:12:76
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:12:58, endln:12:60
                    |vpiDecompile:24
                    |vpiSize:64
                    |UINT:24
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:12:61, endln:12:63
                    |vpiDecompile:21
                    |vpiSize:64
                    |UINT:21
                    |vpiConstType:9
                |vpiOperand:
                \_bit_select: (work@vscale_imm_gen.inst), line:12:71, endln:12:73
                  |vpiParent:
                  \_operation: , line:12:22, endln:12:76
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiIndex:
                  \_constant: , line:12:71, endln:12:73
                    |vpiParent:
                    \_bit_select: (work@vscale_imm_gen.inst), line:12:71, endln:12:73
                    |vpiDecompile:20
                    |vpiSize:64
                    |UINT:20
                    |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_imm_gen.imm), line:12:16, endln:12:19
                |vpiParent:
                \_assignment: , line:12:16, endln:12:76
                |vpiName:imm
                |vpiFullName:work@vscale_imm_gen.imm
                |vpiActual:
                \_logic_net: (work@vscale_imm_gen.imm), line:7:45, endln:7:48
          |vpiCaseItem:
          \_case_item: , line:13:9, endln:13:75
            |vpiParent:
            \_case_stmt: , line:11:7, endln:17:14
            |vpiExpr:
            \_constant: , line:13:9, endln:13:13
              |vpiParent:
              \_case_item: , line:13:9, endln:13:75
              |vpiDecompile:2'd1
              |vpiSize:2
              |DEC:1
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:13:16, endln:13:74
              |vpiParent:
              \_case_item: , line:13:9, endln:13:75
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:13:22, endln:13:74
                |vpiParent:
                \_assignment: , line:13:16, endln:13:74
                |vpiOpType:33
                |vpiOperand:
                \_operation: , line:13:24, endln:13:38
                  |vpiParent:
                  \_operation: , line:13:22, endln:13:74
                  |vpiOpType:34
                  |vpiOperand:
                  \_constant: , line:13:25, endln:13:27
                    |vpiDecompile:21
                    |vpiSize:64
                    |UINT:21
                    |vpiConstType:9
                  |vpiOperand:
                  \_operation: , line:13:27, endln:13:37
                    |vpiParent:
                    \_operation: , line:13:24, endln:13:38
                    |vpiOpType:33
                    |vpiOperand:
                    \_bit_select: (work@vscale_imm_gen.inst), line:13:33, endln:13:35
                      |vpiParent:
                      \_operation: , line:13:27, endln:13:37
                      |vpiName:inst
                      |vpiFullName:work@vscale_imm_gen.inst
                      |vpiIndex:
                      \_constant: , line:13:33, endln:13:35
                        |vpiParent:
                        \_bit_select: (work@vscale_imm_gen.inst), line:13:33, endln:13:35
                        |vpiDecompile:31
                        |vpiSize:64
                        |UINT:31
                        |vpiConstType:9
                |vpiOperand:
                \_part_select: inst (work@vscale_imm_gen.inst), line:13:40, endln:13:51
                  |vpiParent:
                  \_operation: , line:13:22, endln:13:74
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:13:45, endln:13:47
                    |vpiDecompile:30
                    |vpiSize:64
                    |UINT:30
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:13:48, endln:13:50
                    |vpiDecompile:25
                    |vpiSize:64
                    |UINT:25
                    |vpiConstType:9
                |vpiOperand:
                \_part_select: inst (work@vscale_imm_gen.inst), line:13:53, endln:13:63
                  |vpiParent:
                  \_operation: , line:13:22, endln:13:74
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:13:58, endln:13:60
                    |vpiDecompile:11
                    |vpiSize:64
                    |UINT:11
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:13:61, endln:13:62
                    |vpiDecompile:8
                    |vpiSize:64
                    |UINT:8
                    |vpiConstType:9
                |vpiOperand:
                \_bit_select: (work@vscale_imm_gen.inst), line:13:70, endln:13:71
                  |vpiParent:
                  \_operation: , line:13:22, endln:13:74
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiIndex:
                  \_constant: , line:13:70, endln:13:71
                    |vpiParent:
                    \_bit_select: (work@vscale_imm_gen.inst), line:13:70, endln:13:71
                    |vpiDecompile:7
                    |vpiSize:64
                    |UINT:7
                    |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_imm_gen.imm), line:13:16, endln:13:19
                |vpiParent:
                \_assignment: , line:13:16, endln:13:74
                |vpiName:imm
                |vpiFullName:work@vscale_imm_gen.imm
                |vpiActual:
                \_logic_net: (work@vscale_imm_gen.imm), line:7:45, endln:7:48
          |vpiCaseItem:
          \_case_item: , line:14:9, endln:14:68
            |vpiParent:
            \_case_stmt: , line:11:7, endln:17:14
            |vpiExpr:
            \_constant: , line:14:9, endln:14:13
              |vpiParent:
              \_case_item: , line:14:9, endln:14:68
              |vpiDecompile:2'd2
              |vpiSize:2
              |DEC:2
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:14:16, endln:14:67
              |vpiParent:
              \_case_item: , line:14:9, endln:14:68
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:14:22, endln:14:67
                |vpiParent:
                \_assignment: , line:14:16, endln:14:67
                |vpiOpType:33
                |vpiOperand:
                \_bit_select: (work@vscale_imm_gen.inst), line:14:29, endln:14:31
                  |vpiParent:
                  \_operation: , line:14:22, endln:14:67
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiIndex:
                  \_constant: , line:14:29, endln:14:31
                    |vpiParent:
                    \_bit_select: (work@vscale_imm_gen.inst), line:14:29, endln:14:31
                    |vpiDecompile:31
                    |vpiSize:64
                    |UINT:31
                    |vpiConstType:9
                |vpiOperand:
                \_part_select: inst (work@vscale_imm_gen.inst), line:14:34, endln:14:45
                  |vpiParent:
                  \_operation: , line:14:22, endln:14:67
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:14:39, endln:14:41
                    |vpiDecompile:30
                    |vpiSize:64
                    |UINT:30
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:14:42, endln:14:44
                    |vpiDecompile:20
                    |vpiSize:64
                    |UINT:20
                    |vpiConstType:9
                |vpiOperand:
                \_part_select: inst (work@vscale_imm_gen.inst), line:14:47, endln:14:58
                  |vpiParent:
                  \_operation: , line:14:22, endln:14:67
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:14:52, endln:14:54
                    |vpiDecompile:19
                    |vpiSize:64
                    |UINT:19
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:14:55, endln:14:57
                    |vpiDecompile:12
                    |vpiSize:64
                    |UINT:12
                    |vpiConstType:9
                |vpiOperand:
                \_constant: , line:14:60, endln:14:65
                  |vpiDecompile:12'b0
                  |vpiSize:12
                  |BIN:0
                  |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@vscale_imm_gen.imm), line:14:16, endln:14:19
                |vpiParent:
                \_assignment: , line:14:16, endln:14:67
                |vpiName:imm
                |vpiFullName:work@vscale_imm_gen.imm
                |vpiActual:
                \_logic_net: (work@vscale_imm_gen.imm), line:7:45, endln:7:48
          |vpiCaseItem:
          \_case_item: , line:15:9, endln:15:96
            |vpiParent:
            \_case_stmt: , line:11:7, endln:17:14
            |vpiExpr:
            \_constant: , line:15:9, endln:15:13
              |vpiParent:
              \_case_item: , line:15:9, endln:15:96
              |vpiDecompile:2'd3
              |vpiSize:2
              |DEC:3
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:15:16, endln:15:95
              |vpiParent:
              \_case_item: , line:15:9, endln:15:96
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:15:22, endln:15:95
                |vpiParent:
                \_assignment: , line:15:16, endln:15:95
                |vpiOpType:33
                |vpiOperand:
                \_operation: , line:15:24, endln:15:38
                  |vpiParent:
                  \_operation: , line:15:22, endln:15:95
                  |vpiOpType:34
                  |vpiOperand:
                  \_constant: , line:15:25, endln:15:27
                    |vpiDecompile:12
                    |vpiSize:64
                    |UINT:12
                    |vpiConstType:9
                  |vpiOperand:
                  \_operation: , line:15:27, endln:15:37
                    |vpiParent:
                    \_operation: , line:15:24, endln:15:38
                    |vpiOpType:33
                    |vpiOperand:
                    \_bit_select: (work@vscale_imm_gen.inst), line:15:33, endln:15:35
                      |vpiParent:
                      \_operation: , line:15:27, endln:15:37
                      |vpiName:inst
                      |vpiFullName:work@vscale_imm_gen.inst
                      |vpiIndex:
                      \_constant: , line:15:33, endln:15:35
                        |vpiParent:
                        \_bit_select: (work@vscale_imm_gen.inst), line:15:33, endln:15:35
                        |vpiDecompile:31
                        |vpiSize:64
                        |UINT:31
                        |vpiConstType:9
                |vpiOperand:
                \_part_select: inst (work@vscale_imm_gen.inst), line:15:40, endln:15:51
                  |vpiParent:
                  \_operation: , line:15:22, endln:15:95
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:15:45, endln:15:47
                    |vpiDecompile:19
                    |vpiSize:64
                    |UINT:19
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:15:48, endln:15:50
                    |vpiDecompile:12
                    |vpiSize:64
                    |UINT:12
                    |vpiConstType:9
                |vpiOperand:
                \_bit_select: (work@vscale_imm_gen.inst), line:15:58, endln:15:60
                  |vpiParent:
                  \_operation: , line:15:22, endln:15:95
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiIndex:
                  \_constant: , line:15:58, endln:15:60
                    |vpiParent:
                    \_bit_select: (work@vscale_imm_gen.inst), line:15:58, endln:15:60
                    |vpiDecompile:20
                    |vpiSize:64
                    |UINT:20
                    |vpiConstType:9
                |vpiOperand:
                \_part_select: inst (work@vscale_imm_gen.inst), line:15:63, endln:15:74
                  |vpiParent:
                  \_operation: , line:15:22, endln:15:95
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:15:68, endln:15:70
                    |vpiDecompile:30
                    |vpiSize:64
                    |UINT:30
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:15:71, endln:15:73
                    |vpiDecompile:25
                    |vpiSize:64
                    |UINT:25
                    |vpiConstType:9
                |vpiOperand:
                \_part_select: inst (work@vscale_imm_gen.inst), line:15:76, endln:15:87
                  |vpiParent:
                  \_operation: , line:15:22, endln:15:95
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:15:81, endln:15:83
                    |vpiDecompile:24
                    |vpiSize:64
                    |UINT:24
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:15:84, endln:15:86
                    |vpiDecompile:21
                    |vpiSize:64
                    |UINT:21
                    |vpiConstType:9
                |vpiOperand:
                \_constant: , line:15:89, endln:15:93
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@vscale_imm_gen.imm), line:15:16, endln:15:19
                |vpiParent:
                \_assignment: , line:15:16, endln:15:95
                |vpiName:imm
                |vpiFullName:work@vscale_imm_gen.imm
                |vpiActual:
                \_logic_net: (work@vscale_imm_gen.imm), line:7:45, endln:7:48
          |vpiCaseItem:
          \_case_item: , line:16:9, endln:16:80
            |vpiParent:
            \_case_stmt: , line:11:7, endln:17:14
            |vpiStmt:
            \_assignment: , line:16:19, endln:16:79
              |vpiParent:
              \_case_item: , line:16:9, endln:16:80
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:16:25, endln:16:79
                |vpiParent:
                \_assignment: , line:16:19, endln:16:79
                |vpiOpType:33
                |vpiOperand:
                \_operation: , line:16:27, endln:16:41
                  |vpiParent:
                  \_operation: , line:16:25, endln:16:79
                  |vpiOpType:34
                  |vpiOperand:
                  \_constant: , line:16:28, endln:16:30
                    |vpiDecompile:21
                    |vpiSize:64
                    |UINT:21
                    |vpiConstType:9
                  |vpiOperand:
                  \_operation: , line:16:30, endln:16:40
                    |vpiParent:
                    \_operation: , line:16:27, endln:16:41
                    |vpiOpType:33
                    |vpiOperand:
                    \_bit_select: (work@vscale_imm_gen.inst), line:16:36, endln:16:38
                      |vpiParent:
                      \_operation: , line:16:30, endln:16:40
                      |vpiName:inst
                      |vpiFullName:work@vscale_imm_gen.inst
                      |vpiIndex:
                      \_constant: , line:16:36, endln:16:38
                        |vpiParent:
                        \_bit_select: (work@vscale_imm_gen.inst), line:16:36, endln:16:38
                        |vpiDecompile:31
                        |vpiSize:64
                        |UINT:31
                        |vpiConstType:9
                |vpiOperand:
                \_part_select: inst (work@vscale_imm_gen.inst), line:16:43, endln:16:54
                  |vpiParent:
                  \_operation: , line:16:25, endln:16:79
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:16:48, endln:16:50
                    |vpiDecompile:30
                    |vpiSize:64
                    |UINT:30
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:16:51, endln:16:53
                    |vpiDecompile:25
                    |vpiSize:64
                    |UINT:25
                    |vpiConstType:9
                |vpiOperand:
                \_part_select: inst (work@vscale_imm_gen.inst), line:16:56, endln:16:67
                  |vpiParent:
                  \_operation: , line:16:25, endln:16:79
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:16:61, endln:16:63
                    |vpiDecompile:24
                    |vpiSize:64
                    |UINT:24
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:16:64, endln:16:66
                    |vpiDecompile:21
                    |vpiSize:64
                    |UINT:21
                    |vpiConstType:9
                |vpiOperand:
                \_bit_select: (work@vscale_imm_gen.inst), line:16:74, endln:16:76
                  |vpiParent:
                  \_operation: , line:16:25, endln:16:79
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiIndex:
                  \_constant: , line:16:74, endln:16:76
                    |vpiParent:
                    \_bit_select: (work@vscale_imm_gen.inst), line:16:74, endln:16:76
                    |vpiDecompile:20
                    |vpiSize:64
                    |UINT:20
                    |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_imm_gen.imm), line:16:19, endln:16:22
                |vpiParent:
                \_assignment: , line:16:19, endln:16:79
                |vpiName:imm
                |vpiFullName:work@vscale_imm_gen.imm
                |vpiActual:
                \_logic_net: (work@vscale_imm_gen.imm), line:7:45, endln:7:48
    |vpiAlwaysType:1
|uhdmallModules:
\_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@vscale_mul_div
  |vpiParameter:
  \_parameter: (work@vscale_mul_div.md_state_width), line:20:15, endln:20:29
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.md_state_width)
      |vpiParent:
      \_parameter: (work@vscale_mul_div.md_state_width), line:20:15, endln:20:29
      |vpiFullName:work@vscale_mul_div.md_state_width
      |vpiActual:
      \_int_typespec: , line:20:4, endln:20:33
    |vpiLocalParam:1
    |vpiName:md_state_width
    |vpiFullName:work@vscale_mul_div.md_state_width
  |vpiParameter:
  \_parameter: (work@vscale_mul_div.s_idle), line:21:15, endln:21:21
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.s_idle)
      |vpiParent:
      \_parameter: (work@vscale_mul_div.s_idle), line:21:15, endln:21:21
      |vpiFullName:work@vscale_mul_div.s_idle
      |vpiActual:
      \_int_typespec: , line:21:4, endln:21:25
    |vpiLocalParam:1
    |vpiName:s_idle
    |vpiFullName:work@vscale_mul_div.s_idle
  |vpiParameter:
  \_parameter: (work@vscale_mul_div.s_compute), line:22:15, endln:22:24
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.s_compute)
      |vpiParent:
      \_parameter: (work@vscale_mul_div.s_compute), line:22:15, endln:22:24
      |vpiFullName:work@vscale_mul_div.s_compute
      |vpiActual:
      \_int_typespec: , line:22:4, endln:22:28
    |vpiLocalParam:1
    |vpiName:s_compute
    |vpiFullName:work@vscale_mul_div.s_compute
  |vpiParameter:
  \_parameter: (work@vscale_mul_div.s_setup_output), line:23:15, endln:23:29
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.s_setup_output)
      |vpiParent:
      \_parameter: (work@vscale_mul_div.s_setup_output), line:23:15, endln:23:29
      |vpiFullName:work@vscale_mul_div.s_setup_output
      |vpiActual:
      \_int_typespec: , line:23:4, endln:23:33
    |vpiLocalParam:1
    |vpiName:s_setup_output
    |vpiFullName:work@vscale_mul_div.s_setup_output
  |vpiParameter:
  \_parameter: (work@vscale_mul_div.s_done), line:24:15, endln:24:21
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |UINT:3
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.s_done)
      |vpiParent:
      \_parameter: (work@vscale_mul_div.s_done), line:24:15, endln:24:21
      |vpiFullName:work@vscale_mul_div.s_done
      |vpiActual:
      \_int_typespec: , line:24:4, endln:24:25
    |vpiLocalParam:1
    |vpiName:s_done
    |vpiFullName:work@vscale_mul_div.s_done
  |vpiParamAssign:
  \_param_assign: , line:20:15, endln:20:33
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_constant: , line:20:32, endln:20:33
      |vpiParent:
      \_param_assign: , line:20:15, endln:20:33
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@vscale_mul_div)
        |vpiParent:
        \_constant: , line:20:32, endln:20:33
        |vpiFullName:work@vscale_mul_div
        |vpiActual:
        \_int_typespec: , line:20:4, endln:20:33
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@vscale_mul_div.md_state_width), line:20:15, endln:20:29
  |vpiParamAssign:
  \_param_assign: , line:21:15, endln:21:25
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_constant: , line:21:24, endln:21:25
      |vpiParent:
      \_param_assign: , line:21:15, endln:21:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@vscale_mul_div)
        |vpiParent:
        \_constant: , line:21:24, endln:21:25
        |vpiFullName:work@vscale_mul_div
        |vpiActual:
        \_int_typespec: , line:21:4, endln:21:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@vscale_mul_div.s_idle), line:21:15, endln:21:21
  |vpiParamAssign:
  \_param_assign: , line:22:15, endln:22:28
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_constant: , line:22:27, endln:22:28
      |vpiParent:
      \_param_assign: , line:22:15, endln:22:28
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@vscale_mul_div)
        |vpiParent:
        \_constant: , line:22:27, endln:22:28
        |vpiFullName:work@vscale_mul_div
        |vpiActual:
        \_int_typespec: , line:22:4, endln:22:28
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@vscale_mul_div.s_compute), line:22:15, endln:22:24
  |vpiParamAssign:
  \_param_assign: , line:23:15, endln:23:33
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_constant: , line:23:32, endln:23:33
      |vpiParent:
      \_param_assign: , line:23:15, endln:23:33
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@vscale_mul_div)
        |vpiParent:
        \_constant: , line:23:32, endln:23:33
        |vpiFullName:work@vscale_mul_div
        |vpiActual:
        \_int_typespec: , line:23:4, endln:23:33
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@vscale_mul_div.s_setup_output), line:23:15, endln:23:29
  |vpiParamAssign:
  \_param_assign: , line:24:15, endln:24:25
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_constant: , line:24:24, endln:24:25
      |vpiParent:
      \_param_assign: , line:24:15, endln:24:25
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiTypespec:
      \_ref_typespec: (work@vscale_mul_div)
        |vpiParent:
        \_constant: , line:24:24, endln:24:25
        |vpiFullName:work@vscale_mul_div
        |vpiActual:
        \_int_typespec: , line:24:4, endln:24:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@vscale_mul_div.s_done), line:24:15, endln:24:21
  |vpiDefName:work@vscale_mul_div
  |vpiTaskFunc:
  \_function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:abs_input
    |vpiFullName:work@vscale_mul_div.abs_input
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@vscale_mul_div.abs_input), line:46:13, endln:46:21
      |vpiParent:
      \_function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
      |vpiTypespec:
      \_ref_typespec: (work@vscale_mul_div.abs_input)
        |vpiParent:
        \_logic_var: (work@vscale_mul_div.abs_input), line:46:13, endln:46:21
        |vpiFullName:work@vscale_mul_div.abs_input
        |vpiActual:
        \_logic_typespec: , line:46:13, endln:46:21
      |vpiFullName:work@vscale_mul_div.abs_input
    |vpiIODecl:
    \_io_decl: (data), line:47:47, endln:47:51
      |vpiParent:
      \_function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
      |vpiDirection:1
      |vpiName:data
      |vpiTypedef:
      \_ref_typespec: (work@vscale_mul_div.abs_input.data)
        |vpiParent:
        \_io_decl: (data), line:47:47, endln:47:51
        |vpiFullName:work@vscale_mul_div.abs_input.data
        |vpiActual:
        \_logic_typespec: , line:47:13, endln:47:21
    |vpiIODecl:
    \_io_decl: (is_signed), line:48:53, endln:48:62
      |vpiParent:
      \_function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
      |vpiDirection:1
      |vpiName:is_signed
    |vpiStmt:
    \_begin: (work@vscale_mul_div.abs_input), line:49:7, endln:51:10
      |vpiParent:
      \_function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
      |vpiFullName:work@vscale_mul_div.abs_input
      |vpiStmt:
      \_assignment: , line:50:10, endln:50:70
        |vpiParent:
        \_begin: (work@vscale_mul_div.abs_input), line:49:7, endln:51:10
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:50:22, endln:50:70
          |vpiParent:
          \_assignment: , line:50:10, endln:50:70
          |vpiOpType:32
          |vpiOperand:
          \_operation: , line:50:23, endln:50:54
            |vpiParent:
            \_operation: , line:50:22, endln:50:70
            |vpiOpType:26
            |vpiOperand:
            \_operation: , line:50:23, endln:50:41
              |vpiParent:
              \_operation: , line:50:23, endln:50:54
              |vpiOpType:14
              |vpiOperand:
              \_bit_select: (work@vscale_mul_div.abs_input.data), line:50:28, endln:50:32
                |vpiParent:
                \_operation: , line:50:23, endln:50:41
                |vpiName:data
                |vpiFullName:work@vscale_mul_div.abs_input.data
                |vpiIndex:
                \_operation: , line:50:28, endln:50:32
                  |vpiParent:
                  \_bit_select: (work@vscale_mul_div.abs_input.data), line:50:28, endln:50:32
                  |vpiOpType:11
                  |vpiOperand:
                  \_constant: , line:50:28, endln:50:30
                    |vpiParent:
                    \_operation: , line:50:28, endln:50:32
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiOperand:
                  \_constant: , line:50:31, endln:50:32
                    |vpiParent:
                    \_operation: , line:50:28, endln:50:32
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
              |vpiOperand:
              \_constant: , line:50:37, endln:50:41
                |vpiParent:
                \_operation: , line:50:23, endln:50:41
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
            |vpiOperand:
            \_ref_obj: (work@vscale_mul_div.abs_input.is_signed), line:50:45, endln:50:54
              |vpiParent:
              \_operation: , line:50:23, endln:50:54
              |vpiName:is_signed
              |vpiFullName:work@vscale_mul_div.abs_input.is_signed
              |vpiActual:
              \_io_decl: (is_signed), line:48:53, endln:48:62
          |vpiOperand:
          \_operation: , line:50:58, endln:50:63
            |vpiParent:
            \_operation: , line:50:22, endln:50:70
            |vpiOpType:1
            |vpiOperand:
            \_ref_obj: (work@vscale_mul_div.abs_input.data), line:50:59, endln:50:63
              |vpiParent:
              \_operation: , line:50:58, endln:50:63
              |vpiName:data
              |vpiFullName:work@vscale_mul_div.abs_input.data
              |vpiActual:
              \_io_decl: (data), line:47:47, endln:47:51
          |vpiOperand:
          \_ref_obj: (work@vscale_mul_div.abs_input.data), line:50:66, endln:50:70
            |vpiParent:
            \_operation: , line:50:22, endln:50:70
            |vpiName:data
            |vpiFullName:work@vscale_mul_div.abs_input.data
            |vpiActual:
            \_io_decl: (data), line:47:47, endln:47:51
        |vpiLhs:
        \_ref_obj: (work@vscale_mul_div.abs_input.abs_input), line:50:10, endln:50:19
          |vpiParent:
          \_assignment: , line:50:10, endln:50:70
          |vpiName:abs_input
          |vpiFullName:work@vscale_mul_div.abs_input.abs_input
          |vpiActual:
          \_logic_var: (work@vscale_mul_div.abs_input.abs_input), line:46:13, endln:46:21
    |vpiInstance:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.clk), line:6:53, endln:6:56
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:clk
    |vpiFullName:work@vscale_mul_div.clk
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.reset), line:7:53, endln:7:58
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:reset
    |vpiFullName:work@vscale_mul_div.reset
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.req_valid), line:8:53, endln:8:62
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_valid
    |vpiFullName:work@vscale_mul_div.req_valid
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.req_ready), line:9:53, endln:9:62
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_ready
    |vpiFullName:work@vscale_mul_div.req_ready
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.req_in_1_signed), line:10:53, endln:10:68
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_in_1_signed
    |vpiFullName:work@vscale_mul_div.req_in_1_signed
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.req_in_2_signed), line:11:53, endln:11:68
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_in_2_signed
    |vpiFullName:work@vscale_mul_div.req_in_2_signed
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.req_op), line:12:42, endln:12:48
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_op
    |vpiFullName:work@vscale_mul_div.req_op
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.req_out_sel), line:13:37, endln:13:48
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_out_sel
    |vpiFullName:work@vscale_mul_div.req_out_sel
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.req_in_1), line:14:47, endln:14:55
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_in_1
    |vpiFullName:work@vscale_mul_div.req_in_1
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.req_in_2), line:15:47, endln:15:55
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_in_2
    |vpiFullName:work@vscale_mul_div.req_in_2
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.resp_valid), line:16:53, endln:16:63
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:resp_valid
    |vpiFullName:work@vscale_mul_div.resp_valid
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.resp_result), line:17:47, endln:17:58
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:resp_result
    |vpiFullName:work@vscale_mul_div.resp_result
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.state), line:26:53, endln:26:58
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.state)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.state), line:26:53, endln:26:58
      |vpiFullName:work@vscale_mul_div.state
      |vpiActual:
      \_logic_typespec: , line:26:4, endln:26:28
    |vpiName:state
    |vpiFullName:work@vscale_mul_div.state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.next_state)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
      |vpiFullName:work@vscale_mul_div.next_state
      |vpiActual:
      \_logic_typespec: , line:27:4, endln:27:28
    |vpiName:next_state
    |vpiFullName:work@vscale_mul_div.next_state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.op), line:28:42, endln:28:44
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.op)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.op), line:28:42, endln:28:44
      |vpiFullName:work@vscale_mul_div.op
      |vpiActual:
      \_logic_typespec: , line:28:4, endln:28:15
    |vpiName:op
    |vpiFullName:work@vscale_mul_div.op
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.out_sel), line:29:37, endln:29:44
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.out_sel)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.out_sel), line:29:37, endln:29:44
      |vpiFullName:work@vscale_mul_div.out_sel
      |vpiActual:
      \_logic_typespec: , line:29:4, endln:29:15
    |vpiName:out_sel
    |vpiFullName:work@vscale_mul_div.out_sel
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.negate_output), line:30:53, endln:30:66
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.negate_output)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.negate_output), line:30:53, endln:30:66
      |vpiFullName:work@vscale_mul_div.negate_output
      |vpiActual:
      \_logic_typespec: , line:30:4, endln:30:7
    |vpiName:negate_output
    |vpiFullName:work@vscale_mul_div.negate_output
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.a), line:31:40, endln:31:41
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.a)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.a), line:31:40, endln:31:41
      |vpiFullName:work@vscale_mul_div.a
      |vpiActual:
      \_logic_typespec: , line:31:4, endln:31:16
    |vpiName:a
    |vpiFullName:work@vscale_mul_div.a
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.b), line:32:40, endln:32:41
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.b)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.b), line:32:40, endln:32:41
      |vpiFullName:work@vscale_mul_div.b
      |vpiActual:
      \_logic_typespec: , line:32:4, endln:32:16
    |vpiName:b
    |vpiFullName:work@vscale_mul_div.b
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.counter), line:33:41, endln:33:48
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.counter)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.counter), line:33:41, endln:33:48
      |vpiFullName:work@vscale_mul_div.counter
      |vpiActual:
      \_logic_typespec: , line:33:4, endln:33:15
    |vpiName:counter
    |vpiFullName:work@vscale_mul_div.counter
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.result), line:34:40, endln:34:46
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.result)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.result), line:34:40, endln:34:46
      |vpiFullName:work@vscale_mul_div.result
      |vpiActual:
      \_logic_typespec: , line:34:4, endln:34:16
    |vpiName:result
    |vpiFullName:work@vscale_mul_div.result
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.abs_in_1), line:36:47, endln:36:55
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.abs_in_1)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.abs_in_1), line:36:47, endln:36:55
      |vpiFullName:work@vscale_mul_div.abs_in_1
      |vpiActual:
      \_logic_typespec: , line:36:4, endln:36:17
    |vpiName:abs_in_1
    |vpiFullName:work@vscale_mul_div.abs_in_1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.sign_in_1), line:37:53, endln:37:62
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.sign_in_1)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.sign_in_1), line:37:53, endln:37:62
      |vpiFullName:work@vscale_mul_div.sign_in_1
      |vpiActual:
      \_logic_typespec: , line:37:4, endln:37:8
    |vpiName:sign_in_1
    |vpiFullName:work@vscale_mul_div.sign_in_1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.abs_in_2), line:38:47, endln:38:55
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.abs_in_2)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.abs_in_2), line:38:47, endln:38:55
      |vpiFullName:work@vscale_mul_div.abs_in_2
      |vpiActual:
      \_logic_typespec: , line:38:4, endln:38:17
    |vpiName:abs_in_2
    |vpiFullName:work@vscale_mul_div.abs_in_2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.sign_in_2), line:39:53, endln:39:62
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.sign_in_2)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.sign_in_2), line:39:53, endln:39:62
      |vpiFullName:work@vscale_mul_div.sign_in_2
      |vpiActual:
      \_logic_typespec: , line:39:4, endln:39:8
    |vpiName:sign_in_2
    |vpiFullName:work@vscale_mul_div.sign_in_2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.a_geq), line:41:53, endln:41:58
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.a_geq)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.a_geq), line:41:53, endln:41:58
      |vpiFullName:work@vscale_mul_div.a_geq
      |vpiActual:
      \_logic_typespec: , line:41:4, endln:41:8
    |vpiName:a_geq
    |vpiFullName:work@vscale_mul_div.a_geq
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.result_muxed), line:42:40, endln:42:52
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.result_muxed)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.result_muxed), line:42:40, endln:42:52
      |vpiFullName:work@vscale_mul_div.result_muxed
      |vpiActual:
      \_logic_typespec: , line:42:4, endln:42:17
    |vpiName:result_muxed
    |vpiFullName:work@vscale_mul_div.result_muxed
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.result_muxed_negated), line:43:40, endln:43:60
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.result_muxed_negated)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.result_muxed_negated), line:43:40, endln:43:60
      |vpiFullName:work@vscale_mul_div.result_muxed_negated
      |vpiActual:
      \_logic_typespec: , line:43:4, endln:43:17
    |vpiName:result_muxed_negated
    |vpiFullName:work@vscale_mul_div.result_muxed_negated
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_mul_div.final_result), line:44:47, endln:44:59
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_mul_div.final_result)
      |vpiParent:
      \_logic_net: (work@vscale_mul_div.final_result), line:44:47, endln:44:59
      |vpiFullName:work@vscale_mul_div.final_result
      |vpiActual:
      \_logic_typespec: , line:44:4, endln:44:17
    |vpiName:final_result
    |vpiFullName:work@vscale_mul_div.final_result
    |vpiNetType:1
  |vpiPort:
  \_port: (clk), line:6:53, endln:6:56
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_mul_div.clk.clk), line:6:53, endln:6:56
      |vpiParent:
      \_port: (clk), line:6:53, endln:6:56
      |vpiName:clk
      |vpiFullName:work@vscale_mul_div.clk.clk
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.clk), line:6:53, endln:6:56
    |vpiTypedef:
    \_ref_typespec: (work@vscale_mul_div.clk)
      |vpiParent:
      \_port: (clk), line:6:53, endln:6:56
      |vpiFullName:work@vscale_mul_div.clk
      |vpiActual:
      \_logic_typespec: , line:6:53, endln:6:53
  |vpiPort:
  \_port: (reset), line:7:53, endln:7:58
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_mul_div.reset.reset), line:7:53, endln:7:58
      |vpiParent:
      \_port: (reset), line:7:53, endln:7:58
      |vpiName:reset
      |vpiFullName:work@vscale_mul_div.reset.reset
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.reset), line:7:53, endln:7:58
    |vpiTypedef:
    \_ref_typespec: (work@vscale_mul_div.reset)
      |vpiParent:
      \_port: (reset), line:7:53, endln:7:58
      |vpiFullName:work@vscale_mul_div.reset
      |vpiActual:
      \_logic_typespec: , line:7:53, endln:7:53
  |vpiPort:
  \_port: (req_valid), line:8:53, endln:8:62
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_valid
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_mul_div.req_valid.req_valid), line:8:53, endln:8:62
      |vpiParent:
      \_port: (req_valid), line:8:53, endln:8:62
      |vpiName:req_valid
      |vpiFullName:work@vscale_mul_div.req_valid.req_valid
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.req_valid), line:8:53, endln:8:62
    |vpiTypedef:
    \_ref_typespec: (work@vscale_mul_div.req_valid)
      |vpiParent:
      \_port: (req_valid), line:8:53, endln:8:62
      |vpiFullName:work@vscale_mul_div.req_valid
      |vpiActual:
      \_logic_typespec: , line:8:53, endln:8:53
  |vpiPort:
  \_port: (req_ready), line:9:53, endln:9:62
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_ready
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_mul_div.req_ready.req_ready), line:9:53, endln:9:62
      |vpiParent:
      \_port: (req_ready), line:9:53, endln:9:62
      |vpiName:req_ready
      |vpiFullName:work@vscale_mul_div.req_ready.req_ready
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.req_ready), line:9:53, endln:9:62
    |vpiTypedef:
    \_ref_typespec: (work@vscale_mul_div.req_ready)
      |vpiParent:
      \_port: (req_ready), line:9:53, endln:9:62
      |vpiFullName:work@vscale_mul_div.req_ready
      |vpiActual:
      \_logic_typespec: , line:9:53, endln:9:53
  |vpiPort:
  \_port: (req_in_1_signed), line:10:53, endln:10:68
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_in_1_signed
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_mul_div.req_in_1_signed.req_in_1_signed), line:10:53, endln:10:68
      |vpiParent:
      \_port: (req_in_1_signed), line:10:53, endln:10:68
      |vpiName:req_in_1_signed
      |vpiFullName:work@vscale_mul_div.req_in_1_signed.req_in_1_signed
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.req_in_1_signed), line:10:53, endln:10:68
    |vpiTypedef:
    \_ref_typespec: (work@vscale_mul_div.req_in_1_signed)
      |vpiParent:
      \_port: (req_in_1_signed), line:10:53, endln:10:68
      |vpiFullName:work@vscale_mul_div.req_in_1_signed
      |vpiActual:
      \_logic_typespec: , line:10:53, endln:10:53
  |vpiPort:
  \_port: (req_in_2_signed), line:11:53, endln:11:68
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_in_2_signed
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_mul_div.req_in_2_signed.req_in_2_signed), line:11:53, endln:11:68
      |vpiParent:
      \_port: (req_in_2_signed), line:11:53, endln:11:68
      |vpiName:req_in_2_signed
      |vpiFullName:work@vscale_mul_div.req_in_2_signed.req_in_2_signed
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.req_in_2_signed), line:11:53, endln:11:68
    |vpiTypedef:
    \_ref_typespec: (work@vscale_mul_div.req_in_2_signed)
      |vpiParent:
      \_port: (req_in_2_signed), line:11:53, endln:11:68
      |vpiFullName:work@vscale_mul_div.req_in_2_signed
      |vpiActual:
      \_logic_typespec: , line:11:53, endln:11:53
  |vpiPort:
  \_port: (req_op), line:12:42, endln:12:48
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_op
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_mul_div.req_op.req_op), line:12:42, endln:12:48
      |vpiParent:
      \_port: (req_op), line:12:42, endln:12:48
      |vpiName:req_op
      |vpiFullName:work@vscale_mul_div.req_op.req_op
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.req_op), line:12:42, endln:12:48
    |vpiTypedef:
    \_ref_typespec: (work@vscale_mul_div.req_op)
      |vpiParent:
      \_port: (req_op), line:12:42, endln:12:48
      |vpiFullName:work@vscale_mul_div.req_op
      |vpiActual:
      \_logic_typespec: , line:12:29, endln:12:36
  |vpiPort:
  \_port: (req_out_sel), line:13:37, endln:13:48
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_out_sel
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_mul_div.req_out_sel.req_out_sel), line:13:37, endln:13:48
      |vpiParent:
      \_port: (req_out_sel), line:13:37, endln:13:48
      |vpiName:req_out_sel
      |vpiFullName:work@vscale_mul_div.req_out_sel.req_out_sel
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.req_out_sel), line:13:37, endln:13:48
    |vpiTypedef:
    \_ref_typespec: (work@vscale_mul_div.req_out_sel)
      |vpiParent:
      \_port: (req_out_sel), line:13:37, endln:13:48
      |vpiFullName:work@vscale_mul_div.req_out_sel
      |vpiActual:
      \_logic_typespec: , line:13:29, endln:13:36
  |vpiPort:
  \_port: (req_in_1), line:14:47, endln:14:55
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_in_1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_mul_div.req_in_1.req_in_1), line:14:47, endln:14:55
      |vpiParent:
      \_port: (req_in_1), line:14:47, endln:14:55
      |vpiName:req_in_1
      |vpiFullName:work@vscale_mul_div.req_in_1.req_in_1
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.req_in_1), line:14:47, endln:14:55
    |vpiTypedef:
    \_ref_typespec: (work@vscale_mul_div.req_in_1)
      |vpiParent:
      \_port: (req_in_1), line:14:47, endln:14:55
      |vpiFullName:work@vscale_mul_div.req_in_1
      |vpiActual:
      \_logic_typespec: , line:14:29, endln:14:37
  |vpiPort:
  \_port: (req_in_2), line:15:47, endln:15:55
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_in_2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_mul_div.req_in_2.req_in_2), line:15:47, endln:15:55
      |vpiParent:
      \_port: (req_in_2), line:15:47, endln:15:55
      |vpiName:req_in_2
      |vpiFullName:work@vscale_mul_div.req_in_2.req_in_2
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.req_in_2), line:15:47, endln:15:55
    |vpiTypedef:
    \_ref_typespec: (work@vscale_mul_div.req_in_2)
      |vpiParent:
      \_port: (req_in_2), line:15:47, endln:15:55
      |vpiFullName:work@vscale_mul_div.req_in_2
      |vpiActual:
      \_logic_typespec: , line:15:29, endln:15:37
  |vpiPort:
  \_port: (resp_valid), line:16:53, endln:16:63
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:resp_valid
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_mul_div.resp_valid.resp_valid), line:16:53, endln:16:63
      |vpiParent:
      \_port: (resp_valid), line:16:53, endln:16:63
      |vpiName:resp_valid
      |vpiFullName:work@vscale_mul_div.resp_valid.resp_valid
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.resp_valid), line:16:53, endln:16:63
    |vpiTypedef:
    \_ref_typespec: (work@vscale_mul_div.resp_valid)
      |vpiParent:
      \_port: (resp_valid), line:16:53, endln:16:63
      |vpiFullName:work@vscale_mul_div.resp_valid
      |vpiActual:
      \_logic_typespec: , line:16:53, endln:16:53
  |vpiPort:
  \_port: (resp_result), line:17:47, endln:17:58
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:resp_result
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_mul_div.resp_result.resp_result), line:17:47, endln:17:58
      |vpiParent:
      \_port: (resp_result), line:17:47, endln:17:58
      |vpiName:resp_result
      |vpiFullName:work@vscale_mul_div.resp_result.resp_result
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.resp_result), line:17:47, endln:17:58
    |vpiTypedef:
    \_ref_typespec: (work@vscale_mul_div.resp_result)
      |vpiParent:
      \_port: (resp_result), line:17:47, endln:17:58
      |vpiFullName:work@vscale_mul_div.resp_result
      |vpiActual:
      \_logic_typespec: , line:17:30, endln:17:38
  |vpiProcess:
  \_always: , line:68:4, endln:74:7
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiStmt:
    \_event_control: , line:68:11, endln:68:25
      |vpiParent:
      \_always: , line:68:4, endln:74:7
      |vpiCondition:
      \_operation: , line:68:13, endln:68:24
        |vpiParent:
        \_event_control: , line:68:11, endln:68:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_mul_div.clk), line:68:21, endln:68:24
          |vpiParent:
          \_operation: , line:68:13, endln:68:24
          |vpiName:clk
          |vpiFullName:work@vscale_mul_div.clk
          |vpiActual:
          \_logic_net: (work@vscale_mul_div.clk), line:6:53, endln:6:56
      |vpiStmt:
      \_begin: (work@vscale_mul_div), line:68:26, endln:74:7
        |vpiParent:
        \_event_control: , line:68:11, endln:68:25
        |vpiFullName:work@vscale_mul_div
        |vpiStmt:
        \_if_else: , line:69:7, endln:73:10
          |vpiParent:
          \_begin: (work@vscale_mul_div), line:68:26, endln:74:7
          |vpiCondition:
          \_ref_obj: (work@vscale_mul_div.reset), line:69:11, endln:69:16
            |vpiParent:
            \_begin: (work@vscale_mul_div), line:68:26, endln:74:7
            |vpiName:reset
            |vpiFullName:work@vscale_mul_div.reset
            |vpiActual:
            \_logic_net: (work@vscale_mul_div.reset), line:7:53, endln:7:58
          |vpiStmt:
          \_begin: (work@vscale_mul_div), line:69:18, endln:71:10
            |vpiParent:
            \_if_else: , line:69:7, endln:73:10
            |vpiFullName:work@vscale_mul_div
            |vpiStmt:
            \_assignment: , line:70:10, endln:70:25
              |vpiParent:
              \_begin: (work@vscale_mul_div), line:69:18, endln:71:10
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@vscale_mul_div.s_idle), line:70:19, endln:70:25
                |vpiParent:
                \_assignment: , line:70:10, endln:70:25
                |vpiName:s_idle
                |vpiFullName:work@vscale_mul_div.s_idle
              |vpiLhs:
              \_ref_obj: (work@vscale_mul_div.state), line:70:10, endln:70:15
                |vpiParent:
                \_assignment: , line:70:10, endln:70:25
                |vpiName:state
                |vpiFullName:work@vscale_mul_div.state
                |vpiActual:
                \_logic_net: (work@vscale_mul_div.state), line:26:53, endln:26:58
          |vpiElseStmt:
          \_begin: (work@vscale_mul_div), line:71:16, endln:73:10
            |vpiParent:
            \_if_else: , line:69:7, endln:73:10
            |vpiFullName:work@vscale_mul_div
            |vpiStmt:
            \_assignment: , line:72:10, endln:72:29
              |vpiParent:
              \_begin: (work@vscale_mul_div), line:71:16, endln:73:10
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@vscale_mul_div.next_state), line:72:19, endln:72:29
                |vpiParent:
                \_assignment: , line:72:10, endln:72:29
                |vpiName:next_state
                |vpiFullName:work@vscale_mul_div.next_state
                |vpiActual:
                \_logic_net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
              |vpiLhs:
              \_ref_obj: (work@vscale_mul_div.state), line:72:10, endln:72:15
                |vpiParent:
                \_assignment: , line:72:10, endln:72:29
                |vpiName:state
                |vpiFullName:work@vscale_mul_div.state
                |vpiActual:
                \_logic_net: (work@vscale_mul_div.state), line:26:53, endln:26:58
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:76:4, endln:84:7
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiStmt:
    \_event_control: , line:76:11, endln:76:15
      |vpiParent:
      \_always: , line:76:4, endln:84:7
      |vpiStmt:
      \_begin: (work@vscale_mul_div), line:76:16, endln:84:7
        |vpiParent:
        \_event_control: , line:76:11, endln:76:15
        |vpiFullName:work@vscale_mul_div
        |vpiStmt:
        \_case_stmt: , line:77:7, endln:83:14
          |vpiParent:
          \_begin: (work@vscale_mul_div), line:76:16, endln:84:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_mul_div.state), line:77:13, endln:77:18
            |vpiParent:
            \_begin: (work@vscale_mul_div), line:76:16, endln:84:7
            |vpiName:state
            |vpiFullName:work@vscale_mul_div.state
            |vpiActual:
            \_logic_net: (work@vscale_mul_div.state), line:26:53, endln:26:58
          |vpiCaseItem:
          \_case_item: , line:78:9, endln:78:64
            |vpiParent:
            \_case_stmt: , line:77:7, endln:83:14
            |vpiExpr:
            \_ref_obj: (work@vscale_mul_div.s_idle), line:78:9, endln:78:15
              |vpiParent:
              \_begin: (work@vscale_mul_div), line:76:16, endln:84:7
              |vpiName:s_idle
              |vpiFullName:work@vscale_mul_div.s_idle
            |vpiStmt:
            \_assignment: , line:78:18, endln:78:63
              |vpiParent:
              \_case_item: , line:78:9, endln:78:64
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:78:31, endln:78:63
                |vpiParent:
                \_assignment: , line:78:18, endln:78:63
                |vpiOpType:32
                |vpiOperand:
                \_ref_obj: (work@vscale_mul_div.req_valid), line:78:32, endln:78:41
                  |vpiParent:
                  \_operation: , line:78:31, endln:78:63
                  |vpiName:req_valid
                  |vpiFullName:work@vscale_mul_div.req_valid
                  |vpiActual:
                  \_logic_net: (work@vscale_mul_div.req_valid), line:8:53, endln:8:62
                |vpiOperand:
                \_ref_obj: (work@vscale_mul_div.s_compute), line:78:45, endln:78:54
                  |vpiParent:
                  \_operation: , line:78:31, endln:78:63
                  |vpiName:s_compute
                  |vpiFullName:work@vscale_mul_div.s_compute
                |vpiOperand:
                \_ref_obj: (work@vscale_mul_div.s_idle), line:78:57, endln:78:63
                  |vpiParent:
                  \_operation: , line:78:31, endln:78:63
                  |vpiName:s_idle
                  |vpiFullName:work@vscale_mul_div.s_idle
              |vpiLhs:
              \_ref_obj: (work@vscale_mul_div.next_state), line:78:18, endln:78:28
                |vpiParent:
                \_assignment: , line:78:18, endln:78:63
                |vpiName:next_state
                |vpiFullName:work@vscale_mul_div.next_state
                |vpiActual:
                \_logic_net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
          |vpiCaseItem:
          \_case_item: , line:79:9, endln:79:78
            |vpiParent:
            \_case_stmt: , line:77:7, endln:83:14
            |vpiExpr:
            \_ref_obj: (work@vscale_mul_div.s_compute), line:79:9, endln:79:18
              |vpiParent:
              \_begin: (work@vscale_mul_div), line:76:16, endln:84:7
              |vpiName:s_compute
              |vpiFullName:work@vscale_mul_div.s_compute
            |vpiStmt:
            \_assignment: , line:79:21, endln:79:77
              |vpiParent:
              \_case_item: , line:79:9, endln:79:78
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:79:34, endln:79:77
                |vpiParent:
                \_assignment: , line:79:21, endln:79:77
                |vpiOpType:32
                |vpiOperand:
                \_operation: , line:79:35, endln:79:47
                  |vpiParent:
                  \_operation: , line:79:34, endln:79:77
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@vscale_mul_div.counter), line:79:35, endln:79:42
                    |vpiParent:
                    \_operation: , line:79:35, endln:79:47
                    |vpiName:counter
                    |vpiFullName:work@vscale_mul_div.counter
                    |vpiActual:
                    \_logic_net: (work@vscale_mul_div.counter), line:33:41, endln:33:48
                  |vpiOperand:
                  \_constant: , line:79:46, endln:79:47
                    |vpiParent:
                    \_operation: , line:79:35, endln:79:47
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiOperand:
                \_ref_obj: (work@vscale_mul_div.s_setup_output), line:79:51, endln:79:65
                  |vpiParent:
                  \_operation: , line:79:34, endln:79:77
                  |vpiName:s_setup_output
                  |vpiFullName:work@vscale_mul_div.s_setup_output
                |vpiOperand:
                \_ref_obj: (work@vscale_mul_div.s_compute), line:79:68, endln:79:77
                  |vpiParent:
                  \_operation: , line:79:34, endln:79:77
                  |vpiName:s_compute
                  |vpiFullName:work@vscale_mul_div.s_compute
              |vpiLhs:
              \_ref_obj: (work@vscale_mul_div.next_state), line:79:21, endln:79:31
                |vpiParent:
                \_assignment: , line:79:21, endln:79:77
                |vpiName:next_state
                |vpiFullName:work@vscale_mul_div.next_state
                |vpiActual:
                \_logic_net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
          |vpiCaseItem:
          \_case_item: , line:80:9, endln:80:46
            |vpiParent:
            \_case_stmt: , line:77:7, endln:83:14
            |vpiExpr:
            \_ref_obj: (work@vscale_mul_div.s_setup_output), line:80:9, endln:80:23
              |vpiParent:
              \_begin: (work@vscale_mul_div), line:76:16, endln:84:7
              |vpiName:s_setup_output
              |vpiFullName:work@vscale_mul_div.s_setup_output
            |vpiStmt:
            \_assignment: , line:80:26, endln:80:45
              |vpiParent:
              \_case_item: , line:80:9, endln:80:46
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_mul_div.s_done), line:80:39, endln:80:45
                |vpiParent:
                \_assignment: , line:80:26, endln:80:45
                |vpiName:s_done
                |vpiFullName:work@vscale_mul_div.s_done
              |vpiLhs:
              \_ref_obj: (work@vscale_mul_div.next_state), line:80:26, endln:80:36
                |vpiParent:
                \_assignment: , line:80:26, endln:80:45
                |vpiName:next_state
                |vpiFullName:work@vscale_mul_div.next_state
                |vpiActual:
                \_logic_net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
          |vpiCaseItem:
          \_case_item: , line:81:9, endln:81:38
            |vpiParent:
            \_case_stmt: , line:77:7, endln:83:14
            |vpiExpr:
            \_ref_obj: (work@vscale_mul_div.s_done), line:81:9, endln:81:15
              |vpiParent:
              \_begin: (work@vscale_mul_div), line:76:16, endln:84:7
              |vpiName:s_done
              |vpiFullName:work@vscale_mul_div.s_done
            |vpiStmt:
            \_assignment: , line:81:18, endln:81:37
              |vpiParent:
              \_case_item: , line:81:9, endln:81:38
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_mul_div.s_idle), line:81:31, endln:81:37
                |vpiParent:
                \_assignment: , line:81:18, endln:81:37
                |vpiName:s_idle
                |vpiFullName:work@vscale_mul_div.s_idle
              |vpiLhs:
              \_ref_obj: (work@vscale_mul_div.next_state), line:81:18, endln:81:28
                |vpiParent:
                \_assignment: , line:81:18, endln:81:37
                |vpiName:next_state
                |vpiFullName:work@vscale_mul_div.next_state
                |vpiActual:
                \_logic_net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
          |vpiCaseItem:
          \_case_item: , line:82:9, endln:82:39
            |vpiParent:
            \_case_stmt: , line:77:7, endln:83:14
            |vpiStmt:
            \_assignment: , line:82:19, endln:82:38
              |vpiParent:
              \_case_item: , line:82:9, endln:82:39
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_mul_div.s_idle), line:82:32, endln:82:38
                |vpiParent:
                \_assignment: , line:82:19, endln:82:38
                |vpiName:s_idle
                |vpiFullName:work@vscale_mul_div.s_idle
              |vpiLhs:
              \_ref_obj: (work@vscale_mul_div.next_state), line:82:19, endln:82:29
                |vpiParent:
                \_assignment: , line:82:19, endln:82:38
                |vpiName:next_state
                |vpiFullName:work@vscale_mul_div.next_state
                |vpiActual:
                \_logic_net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:86:4, endln:118:7
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiStmt:
    \_event_control: , line:86:11, endln:86:25
      |vpiParent:
      \_always: , line:86:4, endln:118:7
      |vpiCondition:
      \_operation: , line:86:13, endln:86:24
        |vpiParent:
        \_event_control: , line:86:11, endln:86:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_mul_div.clk), line:86:21, endln:86:24
          |vpiParent:
          \_operation: , line:86:13, endln:86:24
          |vpiName:clk
          |vpiFullName:work@vscale_mul_div.clk
          |vpiActual:
          \_logic_net: (work@vscale_mul_div.clk), line:6:53, endln:6:56
      |vpiStmt:
      \_begin: (work@vscale_mul_div), line:86:26, endln:118:7
        |vpiParent:
        \_event_control: , line:86:11, endln:86:25
        |vpiFullName:work@vscale_mul_div
        |vpiStmt:
        \_case_stmt: , line:87:7, endln:117:14
          |vpiParent:
          \_begin: (work@vscale_mul_div), line:86:26, endln:118:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_mul_div.state), line:87:13, endln:87:18
            |vpiParent:
            \_begin: (work@vscale_mul_div), line:86:26, endln:118:7
            |vpiName:state
            |vpiFullName:work@vscale_mul_div.state
            |vpiActual:
            \_logic_net: (work@vscale_mul_div.state), line:26:53, endln:26:58
          |vpiCaseItem:
          \_case_item: , line:88:9, endln:98:12
            |vpiParent:
            \_case_stmt: , line:87:7, endln:117:14
            |vpiExpr:
            \_ref_obj: (work@vscale_mul_div.s_idle), line:88:9, endln:88:15
              |vpiParent:
              \_begin: (work@vscale_mul_div), line:86:26, endln:118:7
              |vpiName:s_idle
              |vpiFullName:work@vscale_mul_div.s_idle
            |vpiStmt:
            \_begin: (work@vscale_mul_div), line:88:18, endln:98:12
              |vpiParent:
              \_case_item: , line:88:9, endln:98:12
              |vpiFullName:work@vscale_mul_div
              |vpiStmt:
              \_if_stmt: , line:89:12, endln:97:15
                |vpiParent:
                \_begin: (work@vscale_mul_div), line:88:18, endln:98:12
                |vpiCondition:
                \_ref_obj: (work@vscale_mul_div.req_valid), line:89:16, endln:89:25
                  |vpiParent:
                  \_begin: (work@vscale_mul_div), line:88:18, endln:98:12
                  |vpiName:req_valid
                  |vpiFullName:work@vscale_mul_div.req_valid
                  |vpiActual:
                  \_logic_net: (work@vscale_mul_div.req_valid), line:8:53, endln:8:62
                |vpiStmt:
                \_begin: (work@vscale_mul_div), line:89:27, endln:97:15
                  |vpiParent:
                  \_if_stmt: , line:89:12, endln:97:15
                  |vpiFullName:work@vscale_mul_div
                  |vpiStmt:
                  \_assignment: , line:90:15, endln:90:26
                    |vpiParent:
                    \_begin: (work@vscale_mul_div), line:89:27, endln:97:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:90:25, endln:90:26
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@vscale_mul_div.result), line:90:15, endln:90:21
                      |vpiParent:
                      \_assignment: , line:90:15, endln:90:26
                      |vpiName:result
                      |vpiFullName:work@vscale_mul_div.result
                      |vpiActual:
                      \_logic_net: (work@vscale_mul_div.result), line:34:40, endln:34:46
                  |vpiStmt:
                  \_assignment: , line:91:15, endln:91:36
                    |vpiParent:
                    \_begin: (work@vscale_mul_div), line:89:27, endln:97:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_operation: , line:91:20, endln:91:36
                      |vpiParent:
                      \_assignment: , line:91:15, endln:91:36
                      |vpiOpType:33
                      |vpiOperand:
                      \_constant: , line:91:21, endln:91:26
                        |vpiDecompile:32'b0
                        |vpiSize:32
                        |BIN:0
                        |vpiConstType:3
                      |vpiOperand:
                      \_ref_obj: (work@vscale_mul_div.abs_in_1), line:91:27, endln:91:35
                        |vpiParent:
                        \_operation: , line:91:20, endln:91:36
                        |vpiName:abs_in_1
                        |vpiFullName:work@vscale_mul_div.abs_in_1
                        |vpiActual:
                        \_logic_net: (work@vscale_mul_div.abs_in_1), line:36:47, endln:36:55
                    |vpiLhs:
                    \_ref_obj: (work@vscale_mul_div.a), line:91:15, endln:91:16
                      |vpiParent:
                      \_assignment: , line:91:15, endln:91:36
                      |vpiName:a
                      |vpiFullName:work@vscale_mul_div.a
                      |vpiActual:
                      \_logic_net: (work@vscale_mul_div.a), line:31:40, endln:31:41
                  |vpiStmt:
                  \_assignment: , line:92:15, endln:92:41
                    |vpiParent:
                    \_begin: (work@vscale_mul_div), line:89:27, endln:97:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_operation: , line:92:20, endln:92:41
                      |vpiParent:
                      \_assignment: , line:92:15, endln:92:41
                      |vpiOpType:23
                      |vpiOperand:
                      \_operation: , line:92:20, endln:92:36
                        |vpiParent:
                        \_operation: , line:92:20, endln:92:41
                        |vpiOpType:33
                        |vpiOperand:
                        \_ref_obj: (work@vscale_mul_div.abs_in_2), line:92:21, endln:92:29
                          |vpiParent:
                          \_operation: , line:92:20, endln:92:36
                          |vpiName:abs_in_2
                          |vpiFullName:work@vscale_mul_div.abs_in_2
                          |vpiActual:
                          \_logic_net: (work@vscale_mul_div.abs_in_2), line:38:47, endln:38:55
                        |vpiOperand:
                        \_constant: , line:92:30, endln:92:35
                          |vpiDecompile:32'b0
                          |vpiSize:32
                          |BIN:0
                          |vpiConstType:3
                      |vpiOperand:
                      \_constant: , line:92:40, endln:92:41
                        |vpiParent:
                        \_operation: , line:92:20, endln:92:41
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@vscale_mul_div.b), line:92:15, endln:92:16
                      |vpiParent:
                      \_assignment: , line:92:15, endln:92:41
                      |vpiName:b
                      |vpiFullName:work@vscale_mul_div.b
                      |vpiActual:
                      \_logic_net: (work@vscale_mul_div.b), line:32:40, endln:32:41
                  |vpiStmt:
                  \_assignment: , line:93:15, endln:93:80
                    |vpiParent:
                    \_begin: (work@vscale_mul_div), line:89:27, endln:97:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_operation: , line:93:32, endln:93:80
                      |vpiParent:
                      \_assignment: , line:93:15, endln:93:80
                      |vpiOpType:32
                      |vpiOperand:
                      \_operation: , line:93:33, endln:93:43
                        |vpiParent:
                        \_operation: , line:93:32, endln:93:80
                        |vpiOpType:14
                        |vpiOperand:
                        \_ref_obj: (work@vscale_mul_div.op), line:93:33, endln:93:35
                          |vpiParent:
                          \_operation: , line:93:33, endln:93:43
                          |vpiName:op
                          |vpiFullName:work@vscale_mul_div.op
                          |vpiActual:
                          \_logic_net: (work@vscale_mul_div.op), line:28:42, endln:28:44
                        |vpiOperand:
                        \_constant: , line:93:39, endln:93:43
                          |vpiParent:
                          \_operation: , line:93:33, endln:93:43
                          |vpiDecompile:2'd2
                          |vpiSize:2
                          |DEC:2
                          |vpiConstType:1
                      |vpiOperand:
                      \_ref_obj: (work@vscale_mul_div.sign_in_1), line:93:47, endln:93:56
                        |vpiParent:
                        \_operation: , line:93:32, endln:93:80
                        |vpiName:sign_in_1
                        |vpiFullName:work@vscale_mul_div.sign_in_1
                        |vpiActual:
                        \_logic_net: (work@vscale_mul_div.sign_in_1), line:37:53, endln:37:62
                      |vpiOperand:
                      \_operation: , line:93:59, endln:93:80
                        |vpiParent:
                        \_operation: , line:93:32, endln:93:80
                        |vpiOpType:30
                        |vpiOperand:
                        \_ref_obj: (work@vscale_mul_div.sign_in_1), line:93:59, endln:93:68
                          |vpiParent:
                          \_operation: , line:93:59, endln:93:80
                          |vpiName:sign_in_1
                          |vpiFullName:work@vscale_mul_div.sign_in_1
                          |vpiActual:
                          \_logic_net: (work@vscale_mul_div.sign_in_1), line:37:53, endln:37:62
                        |vpiOperand:
                        \_ref_obj: (work@vscale_mul_div.sign_in_2), line:93:71, endln:93:80
                          |vpiParent:
                          \_operation: , line:93:59, endln:93:80
                          |vpiName:sign_in_2
                          |vpiFullName:work@vscale_mul_div.sign_in_2
                          |vpiActual:
                          \_logic_net: (work@vscale_mul_div.sign_in_2), line:39:53, endln:39:62
                    |vpiLhs:
                    \_ref_obj: (work@vscale_mul_div.negate_output), line:93:15, endln:93:28
                      |vpiParent:
                      \_assignment: , line:93:15, endln:93:80
                      |vpiName:negate_output
                      |vpiFullName:work@vscale_mul_div.negate_output
                      |vpiActual:
                      \_logic_net: (work@vscale_mul_div.negate_output), line:30:53, endln:30:66
                  |vpiStmt:
                  \_assignment: , line:94:15, endln:94:37
                    |vpiParent:
                    \_begin: (work@vscale_mul_div), line:89:27, endln:97:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_ref_obj: (work@vscale_mul_div.req_out_sel), line:94:26, endln:94:37
                      |vpiParent:
                      \_assignment: , line:94:15, endln:94:37
                      |vpiName:req_out_sel
                      |vpiFullName:work@vscale_mul_div.req_out_sel
                      |vpiActual:
                      \_logic_net: (work@vscale_mul_div.req_out_sel), line:13:37, endln:13:48
                    |vpiLhs:
                    \_ref_obj: (work@vscale_mul_div.out_sel), line:94:15, endln:94:22
                      |vpiParent:
                      \_assignment: , line:94:15, endln:94:37
                      |vpiName:out_sel
                      |vpiFullName:work@vscale_mul_div.out_sel
                      |vpiActual:
                      \_logic_net: (work@vscale_mul_div.out_sel), line:29:37, endln:29:44
                  |vpiStmt:
                  \_assignment: , line:95:15, endln:95:27
                    |vpiParent:
                    \_begin: (work@vscale_mul_div), line:89:27, endln:97:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_ref_obj: (work@vscale_mul_div.req_op), line:95:21, endln:95:27
                      |vpiParent:
                      \_assignment: , line:95:15, endln:95:27
                      |vpiName:req_op
                      |vpiFullName:work@vscale_mul_div.req_op
                      |vpiActual:
                      \_logic_net: (work@vscale_mul_div.req_op), line:12:42, endln:12:48
                    |vpiLhs:
                    \_ref_obj: (work@vscale_mul_div.op), line:95:15, endln:95:17
                      |vpiParent:
                      \_assignment: , line:95:15, endln:95:27
                      |vpiName:op
                      |vpiFullName:work@vscale_mul_div.op
                      |vpiActual:
                      \_logic_net: (work@vscale_mul_div.op), line:28:42, endln:28:44
                  |vpiStmt:
                  \_assignment: , line:96:15, endln:96:32
                    |vpiParent:
                    \_begin: (work@vscale_mul_div), line:89:27, endln:97:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_operation: , line:96:26, endln:96:32
                      |vpiParent:
                      \_assignment: , line:96:15, endln:96:32
                      |vpiOpType:11
                      |vpiOperand:
                      \_constant: , line:96:26, endln:96:28
                        |vpiParent:
                        \_operation: , line:96:26, endln:96:32
                        |vpiDecompile:32
                        |vpiSize:64
                        |UINT:32
                        |vpiConstType:9
                      |vpiOperand:
                      \_constant: , line:96:31, endln:96:32
                        |vpiParent:
                        \_operation: , line:96:26, endln:96:32
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@vscale_mul_div.counter), line:96:15, endln:96:22
                      |vpiParent:
                      \_assignment: , line:96:15, endln:96:32
                      |vpiName:counter
                      |vpiFullName:work@vscale_mul_div.counter
                      |vpiActual:
                      \_logic_net: (work@vscale_mul_div.counter), line:33:41, endln:33:48
          |vpiCaseItem:
          \_case_item: , line:99:9, endln:113:12
            |vpiParent:
            \_case_stmt: , line:87:7, endln:117:14
            |vpiExpr:
            \_ref_obj: (work@vscale_mul_div.s_compute), line:99:9, endln:99:18
              |vpiParent:
              \_begin: (work@vscale_mul_div), line:86:26, endln:118:7
              |vpiName:s_compute
              |vpiFullName:work@vscale_mul_div.s_compute
            |vpiStmt:
            \_begin: (work@vscale_mul_div), line:99:21, endln:113:12
              |vpiParent:
              \_case_item: , line:99:9, endln:113:12
              |vpiFullName:work@vscale_mul_div
              |vpiStmt:
              \_assignment: , line:100:12, endln:100:34
                |vpiParent:
                \_begin: (work@vscale_mul_div), line:99:21, endln:113:12
                |vpiOpType:82
                |vpiRhs:
                \_operation: , line:100:23, endln:100:34
                  |vpiParent:
                  \_assignment: , line:100:12, endln:100:34
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@vscale_mul_div.counter), line:100:23, endln:100:30
                    |vpiParent:
                    \_operation: , line:100:23, endln:100:34
                    |vpiName:counter
                    |vpiFullName:work@vscale_mul_div.counter
                    |vpiActual:
                    \_logic_net: (work@vscale_mul_div.counter), line:33:41, endln:33:48
                  |vpiOperand:
                  \_constant: , line:100:33, endln:100:34
                    |vpiParent:
                    \_operation: , line:100:23, endln:100:34
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_mul_div.counter), line:100:12, endln:100:19
                  |vpiParent:
                  \_assignment: , line:100:12, endln:100:34
                  |vpiName:counter
                  |vpiFullName:work@vscale_mul_div.counter
                  |vpiActual:
                  \_logic_net: (work@vscale_mul_div.counter), line:33:41, endln:33:48
              |vpiStmt:
              \_assignment: , line:101:12, endln:101:23
                |vpiParent:
                \_begin: (work@vscale_mul_div), line:99:21, endln:113:12
                |vpiOpType:82
                |vpiRhs:
                \_operation: , line:101:17, endln:101:23
                  |vpiParent:
                  \_assignment: , line:101:12, endln:101:23
                  |vpiOpType:23
                  |vpiOperand:
                  \_ref_obj: (work@vscale_mul_div.b), line:101:17, endln:101:18
                    |vpiParent:
                    \_operation: , line:101:17, endln:101:23
                    |vpiName:b
                    |vpiFullName:work@vscale_mul_div.b
                    |vpiActual:
                    \_logic_net: (work@vscale_mul_div.b), line:32:40, endln:32:41
                  |vpiOperand:
                  \_constant: , line:101:22, endln:101:23
                    |vpiParent:
                    \_operation: , line:101:17, endln:101:23
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@vscale_mul_div.b), line:101:12, endln:101:13
                  |vpiParent:
                  \_assignment: , line:101:12, endln:101:23
                  |vpiName:b
                  |vpiFullName:work@vscale_mul_div.b
                  |vpiActual:
                  \_logic_net: (work@vscale_mul_div.b), line:32:40, endln:32:41
              |vpiStmt:
              \_if_else: , line:102:12, endln:112:15
                |vpiParent:
                \_begin: (work@vscale_mul_div), line:99:21, endln:113:12
                |vpiCondition:
                \_operation: , line:102:16, endln:102:26
                  |vpiParent:
                  \_begin: (work@vscale_mul_div), line:99:21, endln:113:12
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@vscale_mul_div.op), line:102:16, endln:102:18
                    |vpiParent:
                    \_operation: , line:102:16, endln:102:26
                    |vpiName:op
                    |vpiFullName:work@vscale_mul_div.op
                    |vpiActual:
                    \_logic_net: (work@vscale_mul_div.op), line:28:42, endln:28:44
                  |vpiOperand:
                  \_constant: , line:102:22, endln:102:26
                    |vpiParent:
                    \_operation: , line:102:16, endln:102:26
                    |vpiDecompile:2'd0
                    |vpiSize:2
                    |DEC:0
                    |vpiConstType:1
                |vpiStmt:
                \_begin: (work@vscale_mul_div), line:102:28, endln:106:15
                  |vpiParent:
                  \_if_else: , line:102:12, endln:112:15
                  |vpiFullName:work@vscale_mul_div
                  |vpiStmt:
                  \_if_stmt: , line:103:15, endln:105:18
                    |vpiParent:
                    \_begin: (work@vscale_mul_div), line:102:28, endln:106:15
                    |vpiCondition:
                    \_bit_select: (work@vscale_mul_div.a), line:103:21, endln:103:28
                      |vpiParent:
                      \_begin: (work@vscale_mul_div), line:102:28, endln:106:15
                      |vpiName:a
                      |vpiFullName:work@vscale_mul_div.a
                      |vpiIndex:
                      \_ref_obj: (work@vscale_mul_div.counter), line:103:21, endln:103:28
                        |vpiParent:
                        \_bit_select: (work@vscale_mul_div.a), line:103:21, endln:103:28
                        |vpiName:counter
                        |vpiFullName:work@vscale_mul_div.counter
                        |vpiActual:
                        \_logic_net: (work@vscale_mul_div.counter), line:33:41, endln:33:48
                    |vpiStmt:
                    \_begin: (work@vscale_mul_div), line:103:31, endln:105:18
                      |vpiParent:
                      \_if_stmt: , line:103:15, endln:105:18
                      |vpiFullName:work@vscale_mul_div
                      |vpiStmt:
                      \_assignment: , line:104:18, endln:104:38
                        |vpiParent:
                        \_begin: (work@vscale_mul_div), line:103:31, endln:105:18
                        |vpiOpType:82
                        |vpiRhs:
                        \_operation: , line:104:28, endln:104:38
                          |vpiParent:
                          \_assignment: , line:104:18, endln:104:38
                          |vpiOpType:24
                          |vpiOperand:
                          \_ref_obj: (work@vscale_mul_div.result), line:104:28, endln:104:34
                            |vpiParent:
                            \_operation: , line:104:28, endln:104:38
                            |vpiName:result
                            |vpiFullName:work@vscale_mul_div.result
                            |vpiActual:
                            \_logic_net: (work@vscale_mul_div.result), line:34:40, endln:34:46
                          |vpiOperand:
                          \_ref_obj: (work@vscale_mul_div.b), line:104:37, endln:104:38
                            |vpiParent:
                            \_operation: , line:104:28, endln:104:38
                            |vpiName:b
                            |vpiFullName:work@vscale_mul_div.b
                            |vpiActual:
                            \_logic_net: (work@vscale_mul_div.b), line:32:40, endln:32:41
                        |vpiLhs:
                        \_ref_obj: (work@vscale_mul_div.result), line:104:18, endln:104:24
                          |vpiParent:
                          \_assignment: , line:104:18, endln:104:38
                          |vpiName:result
                          |vpiFullName:work@vscale_mul_div.result
                          |vpiActual:
                          \_logic_net: (work@vscale_mul_div.result), line:34:40, endln:34:46
                |vpiElseStmt:
                \_begin: (work@vscale_mul_div), line:106:21, endln:112:15
                  |vpiParent:
                  \_if_else: , line:102:12, endln:112:15
                  |vpiFullName:work@vscale_mul_div
                  |vpiStmt:
                  \_assignment: , line:107:15, endln:107:26
                    |vpiParent:
                    \_begin: (work@vscale_mul_div), line:106:21, endln:112:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_operation: , line:107:20, endln:107:26
                      |vpiParent:
                      \_assignment: , line:107:15, endln:107:26
                      |vpiOpType:23
                      |vpiOperand:
                      \_ref_obj: (work@vscale_mul_div.b), line:107:20, endln:107:21
                        |vpiParent:
                        \_operation: , line:107:20, endln:107:26
                        |vpiName:b
                        |vpiFullName:work@vscale_mul_div.b
                        |vpiActual:
                        \_logic_net: (work@vscale_mul_div.b), line:32:40, endln:32:41
                      |vpiOperand:
                      \_constant: , line:107:25, endln:107:26
                        |vpiParent:
                        \_operation: , line:107:20, endln:107:26
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@vscale_mul_div.b), line:107:15, endln:107:16
                      |vpiParent:
                      \_assignment: , line:107:15, endln:107:26
                      |vpiName:b
                      |vpiFullName:work@vscale_mul_div.b
                      |vpiActual:
                      \_logic_net: (work@vscale_mul_div.b), line:32:40, endln:32:41
                  |vpiStmt:
                  \_if_stmt: , line:108:15, endln:111:18
                    |vpiParent:
                    \_begin: (work@vscale_mul_div), line:106:21, endln:112:15
                    |vpiCondition:
                    \_ref_obj: (work@vscale_mul_div.a_geq), line:108:19, endln:108:24
                      |vpiParent:
                      \_begin: (work@vscale_mul_div), line:106:21, endln:112:15
                      |vpiName:a_geq
                      |vpiFullName:work@vscale_mul_div.a_geq
                      |vpiActual:
                      \_logic_net: (work@vscale_mul_div.a_geq), line:41:53, endln:41:58
                    |vpiStmt:
                    \_begin: (work@vscale_mul_div), line:108:26, endln:111:18
                      |vpiParent:
                      \_if_stmt: , line:108:15, endln:111:18
                      |vpiFullName:work@vscale_mul_div
                      |vpiStmt:
                      \_assignment: , line:109:18, endln:109:28
                        |vpiParent:
                        \_begin: (work@vscale_mul_div), line:108:26, endln:111:18
                        |vpiOpType:82
                        |vpiRhs:
                        \_operation: , line:109:23, endln:109:28
                          |vpiParent:
                          \_assignment: , line:109:18, endln:109:28
                          |vpiOpType:11
                          |vpiOperand:
                          \_ref_obj: (work@vscale_mul_div.a), line:109:23, endln:109:24
                            |vpiParent:
                            \_operation: , line:109:23, endln:109:28
                            |vpiName:a
                            |vpiFullName:work@vscale_mul_div.a
                            |vpiActual:
                            \_logic_net: (work@vscale_mul_div.a), line:31:40, endln:31:41
                          |vpiOperand:
                          \_ref_obj: (work@vscale_mul_div.b), line:109:27, endln:109:28
                            |vpiParent:
                            \_operation: , line:109:23, endln:109:28
                            |vpiName:b
                            |vpiFullName:work@vscale_mul_div.b
                            |vpiActual:
                            \_logic_net: (work@vscale_mul_div.b), line:32:40, endln:32:41
                        |vpiLhs:
                        \_ref_obj: (work@vscale_mul_div.a), line:109:18, endln:109:19
                          |vpiParent:
                          \_assignment: , line:109:18, endln:109:28
                          |vpiName:a
                          |vpiFullName:work@vscale_mul_div.a
                          |vpiActual:
                          \_logic_net: (work@vscale_mul_div.a), line:31:40, endln:31:41
                      |vpiStmt:
                      \_assignment: , line:110:18, endln:110:55
                        |vpiParent:
                        \_begin: (work@vscale_mul_div), line:108:26, endln:111:18
                        |vpiOpType:82
                        |vpiRhs:
                        \_operation: , line:110:28, endln:110:55
                          |vpiParent:
                          \_assignment: , line:110:18, endln:110:55
                          |vpiOpType:29
                          |vpiOperand:
                          \_operation: , line:110:29, endln:110:45
                            |vpiParent:
                            \_operation: , line:110:28, endln:110:55
                            |vpiOpType:22
                            |vpiOperand:
                            \_constant: , line:110:29, endln:110:34
                              |vpiParent:
                              \_operation: , line:110:29, endln:110:45
                              |vpiDecompile:64'b1
                              |vpiSize:64
                              |BIN:1
                              |vpiConstType:3
                            |vpiOperand:
                            \_ref_obj: (work@vscale_mul_div.counter), line:110:38, endln:110:45
                              |vpiParent:
                              \_operation: , line:110:29, endln:110:45
                              |vpiName:counter
                              |vpiFullName:work@vscale_mul_div.counter
                              |vpiActual:
                              \_logic_net: (work@vscale_mul_div.counter), line:33:41, endln:33:48
                          |vpiOperand:
                          \_ref_obj: (work@vscale_mul_div.result), line:110:49, endln:110:55
                            |vpiParent:
                            \_operation: , line:110:28, endln:110:55
                            |vpiName:result
                            |vpiFullName:work@vscale_mul_div.result
                            |vpiActual:
                            \_logic_net: (work@vscale_mul_div.result), line:34:40, endln:34:46
                        |vpiLhs:
                        \_ref_obj: (work@vscale_mul_div.result), line:110:18, endln:110:24
                          |vpiParent:
                          \_assignment: , line:110:18, endln:110:55
                          |vpiName:result
                          |vpiFullName:work@vscale_mul_div.result
                          |vpiActual:
                          \_logic_net: (work@vscale_mul_div.result), line:34:40, endln:34:46
          |vpiCaseItem:
          \_case_item: , line:114:9, endln:116:12
            |vpiParent:
            \_case_stmt: , line:87:7, endln:117:14
            |vpiExpr:
            \_ref_obj: (work@vscale_mul_div.s_setup_output), line:114:9, endln:114:23
              |vpiParent:
              \_begin: (work@vscale_mul_div), line:86:26, endln:118:7
              |vpiName:s_setup_output
              |vpiFullName:work@vscale_mul_div.s_setup_output
            |vpiStmt:
            \_begin: (work@vscale_mul_div), line:114:26, endln:116:12
              |vpiParent:
              \_case_item: , line:114:9, endln:116:12
              |vpiFullName:work@vscale_mul_div
              |vpiStmt:
              \_assignment: , line:115:12, endln:115:42
                |vpiParent:
                \_begin: (work@vscale_mul_div), line:114:26, endln:116:12
                |vpiOpType:82
                |vpiRhs:
                \_operation: , line:115:22, endln:115:42
                  |vpiParent:
                  \_assignment: , line:115:12, endln:115:42
                  |vpiOpType:33
                  |vpiOperand:
                  \_constant: , line:115:23, endln:115:28
                    |vpiDecompile:32'b0
                    |vpiSize:32
                    |BIN:0
                    |vpiConstType:3
                  |vpiOperand:
                  \_ref_obj: (work@vscale_mul_div.final_result), line:115:29, endln:115:41
                    |vpiParent:
                    \_operation: , line:115:22, endln:115:42
                    |vpiName:final_result
                    |vpiFullName:work@vscale_mul_div.final_result
                    |vpiActual:
                    \_logic_net: (work@vscale_mul_div.final_result), line:44:47, endln:44:59
                |vpiLhs:
                \_ref_obj: (work@vscale_mul_div.result), line:115:12, endln:115:18
                  |vpiParent:
                  \_assignment: , line:115:12, endln:115:42
                  |vpiName:result
                  |vpiFullName:work@vscale_mul_div.result
                  |vpiActual:
                  \_logic_net: (work@vscale_mul_div.result), line:34:40, endln:34:46
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:54:11, endln:54:40
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_operation: , line:54:24, endln:54:39
      |vpiParent:
      \_cont_assign: , line:54:11, endln:54:40
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@vscale_mul_div.state), line:54:24, endln:54:29
        |vpiParent:
        \_operation: , line:54:24, endln:54:39
        |vpiName:state
        |vpiFullName:work@vscale_mul_div.state
        |vpiActual:
        \_logic_net: (work@vscale_mul_div.state), line:26:53, endln:26:58
      |vpiOperand:
      \_ref_obj: (work@vscale_mul_div.s_idle), line:54:33, endln:54:39
        |vpiParent:
        \_operation: , line:54:24, endln:54:39
        |vpiName:s_idle
        |vpiFullName:work@vscale_mul_div.s_idle
    |vpiLhs:
    \_ref_obj: (work@vscale_mul_div.req_ready), line:54:11, endln:54:20
      |vpiParent:
      \_cont_assign: , line:54:11, endln:54:40
      |vpiName:req_ready
      |vpiFullName:work@vscale_mul_div.req_ready
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.req_ready), line:9:53, endln:9:62
  |vpiContAssign:
  \_cont_assign: , line:55:11, endln:55:41
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_operation: , line:55:25, endln:55:40
      |vpiParent:
      \_cont_assign: , line:55:11, endln:55:41
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@vscale_mul_div.state), line:55:25, endln:55:30
        |vpiParent:
        \_operation: , line:55:25, endln:55:40
        |vpiName:state
        |vpiFullName:work@vscale_mul_div.state
        |vpiActual:
        \_logic_net: (work@vscale_mul_div.state), line:26:53, endln:26:58
      |vpiOperand:
      \_ref_obj: (work@vscale_mul_div.s_done), line:55:34, endln:55:40
        |vpiParent:
        \_operation: , line:55:25, endln:55:40
        |vpiName:s_done
        |vpiFullName:work@vscale_mul_div.s_done
    |vpiLhs:
    \_ref_obj: (work@vscale_mul_div.resp_valid), line:55:11, endln:55:21
      |vpiParent:
      \_cont_assign: , line:55:11, endln:55:41
      |vpiName:resp_valid
      |vpiFullName:work@vscale_mul_div.resp_valid
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.resp_valid), line:16:53, endln:16:63
  |vpiContAssign:
  \_cont_assign: , line:56:11, endln:56:39
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_part_select: result (work@vscale_mul_div.result), line:56:25, endln:56:39
      |vpiParent:
      \_cont_assign: , line:56:11, endln:56:39
      |vpiName:result
      |vpiFullName:work@vscale_mul_div.result
      |vpiDefName:result
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_operation: , line:56:32, endln:56:36
        |vpiParent:
        \_part_select: result (work@vscale_mul_div.result), line:56:25, endln:56:39
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:56:32, endln:56:34
          |vpiParent:
          \_operation: , line:56:32, endln:56:36
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:56:35, endln:56:36
          |vpiParent:
          \_operation: , line:56:32, endln:56:36
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:56:37, endln:56:38
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_mul_div.resp_result), line:56:11, endln:56:22
      |vpiParent:
      \_cont_assign: , line:56:11, endln:56:39
      |vpiName:resp_result
      |vpiFullName:work@vscale_mul_div.resp_result
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.resp_result), line:17:47, endln:17:58
  |vpiContAssign:
  \_cont_assign: , line:58:11, endln:58:57
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_func_call: (abs_input), line:58:22, endln:58:57
      |vpiParent:
      \_cont_assign: , line:58:11, endln:58:57
      |vpiArgument:
      \_ref_obj: (work@vscale_mul_div.req_in_1), line:58:32, endln:58:40
        |vpiParent:
        \_func_call: (abs_input), line:58:22, endln:58:57
        |vpiName:req_in_1
        |vpiFullName:work@vscale_mul_div.req_in_1
        |vpiActual:
        \_logic_net: (work@vscale_mul_div.req_in_1), line:14:47, endln:14:55
      |vpiArgument:
      \_ref_obj: (work@vscale_mul_div.req_in_1_signed), line:58:41, endln:58:56
        |vpiParent:
        \_func_call: (abs_input), line:58:22, endln:58:57
        |vpiName:req_in_1_signed
        |vpiFullName:work@vscale_mul_div.req_in_1_signed
        |vpiActual:
        \_logic_net: (work@vscale_mul_div.req_in_1_signed), line:10:53, endln:10:68
      |vpiName:abs_input
      |vpiFunction:
      \_function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
    |vpiLhs:
    \_ref_obj: (work@vscale_mul_div.abs_in_1), line:58:11, endln:58:19
      |vpiParent:
      \_cont_assign: , line:58:11, endln:58:57
      |vpiName:abs_in_1
      |vpiFullName:work@vscale_mul_div.abs_in_1
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.abs_in_1), line:36:47, endln:36:55
  |vpiContAssign:
  \_cont_assign: , line:59:11, endln:59:56
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_operation: , line:59:23, endln:59:56
      |vpiParent:
      \_cont_assign: , line:59:11, endln:59:56
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_mul_div.req_in_1_signed), line:59:23, endln:59:38
        |vpiParent:
        \_operation: , line:59:23, endln:59:56
        |vpiName:req_in_1_signed
        |vpiFullName:work@vscale_mul_div.req_in_1_signed
        |vpiActual:
        \_logic_net: (work@vscale_mul_div.req_in_1_signed), line:10:53, endln:10:68
      |vpiOperand:
      \_bit_select: (work@vscale_mul_div.req_in_1), line:59:51, endln:59:55
        |vpiParent:
        \_operation: , line:59:23, endln:59:56
        |vpiName:req_in_1
        |vpiFullName:work@vscale_mul_div.req_in_1
        |vpiIndex:
        \_operation: , line:59:51, endln:59:55
          |vpiParent:
          \_bit_select: (work@vscale_mul_div.req_in_1), line:59:51, endln:59:55
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:59:51, endln:59:53
            |vpiParent:
            \_operation: , line:59:51, endln:59:55
            |vpiDecompile:32
            |vpiSize:64
            |UINT:32
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:59:54, endln:59:55
            |vpiParent:
            \_operation: , line:59:51, endln:59:55
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_mul_div.sign_in_1), line:59:11, endln:59:20
      |vpiParent:
      \_cont_assign: , line:59:11, endln:59:56
      |vpiName:sign_in_1
      |vpiFullName:work@vscale_mul_div.sign_in_1
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.sign_in_1), line:37:53, endln:37:62
  |vpiContAssign:
  \_cont_assign: , line:60:11, endln:60:57
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_func_call: (abs_input), line:60:22, endln:60:57
      |vpiParent:
      \_cont_assign: , line:60:11, endln:60:57
      |vpiArgument:
      \_ref_obj: (work@vscale_mul_div.req_in_2), line:60:32, endln:60:40
        |vpiParent:
        \_func_call: (abs_input), line:60:22, endln:60:57
        |vpiName:req_in_2
        |vpiFullName:work@vscale_mul_div.req_in_2
        |vpiActual:
        \_logic_net: (work@vscale_mul_div.req_in_2), line:15:47, endln:15:55
      |vpiArgument:
      \_ref_obj: (work@vscale_mul_div.req_in_2_signed), line:60:41, endln:60:56
        |vpiParent:
        \_func_call: (abs_input), line:60:22, endln:60:57
        |vpiName:req_in_2_signed
        |vpiFullName:work@vscale_mul_div.req_in_2_signed
        |vpiActual:
        \_logic_net: (work@vscale_mul_div.req_in_2_signed), line:11:53, endln:11:68
      |vpiName:abs_input
      |vpiFunction:
      \_function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
    |vpiLhs:
    \_ref_obj: (work@vscale_mul_div.abs_in_2), line:60:11, endln:60:19
      |vpiParent:
      \_cont_assign: , line:60:11, endln:60:57
      |vpiName:abs_in_2
      |vpiFullName:work@vscale_mul_div.abs_in_2
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.abs_in_2), line:38:47, endln:38:55
  |vpiContAssign:
  \_cont_assign: , line:61:11, endln:61:56
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_operation: , line:61:23, endln:61:56
      |vpiParent:
      \_cont_assign: , line:61:11, endln:61:56
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_mul_div.req_in_2_signed), line:61:23, endln:61:38
        |vpiParent:
        \_operation: , line:61:23, endln:61:56
        |vpiName:req_in_2_signed
        |vpiFullName:work@vscale_mul_div.req_in_2_signed
        |vpiActual:
        \_logic_net: (work@vscale_mul_div.req_in_2_signed), line:11:53, endln:11:68
      |vpiOperand:
      \_bit_select: (work@vscale_mul_div.req_in_2), line:61:51, endln:61:55
        |vpiParent:
        \_operation: , line:61:23, endln:61:56
        |vpiName:req_in_2
        |vpiFullName:work@vscale_mul_div.req_in_2
        |vpiIndex:
        \_operation: , line:61:51, endln:61:55
          |vpiParent:
          \_bit_select: (work@vscale_mul_div.req_in_2), line:61:51, endln:61:55
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:61:51, endln:61:53
            |vpiParent:
            \_operation: , line:61:51, endln:61:55
            |vpiDecompile:32
            |vpiSize:64
            |UINT:32
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:61:54, endln:61:55
            |vpiParent:
            \_operation: , line:61:51, endln:61:55
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_mul_div.sign_in_2), line:61:11, endln:61:20
      |vpiParent:
      \_cont_assign: , line:61:11, endln:61:56
      |vpiName:sign_in_2
      |vpiFullName:work@vscale_mul_div.sign_in_2
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.sign_in_2), line:39:53, endln:39:62
  |vpiContAssign:
  \_cont_assign: , line:63:11, endln:63:25
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_operation: , line:63:19, endln:63:25
      |vpiParent:
      \_cont_assign: , line:63:11, endln:63:25
      |vpiOpType:19
      |vpiOperand:
      \_ref_obj: (work@vscale_mul_div.a), line:63:19, endln:63:20
        |vpiParent:
        \_operation: , line:63:19, endln:63:25
        |vpiName:a
        |vpiFullName:work@vscale_mul_div.a
        |vpiActual:
        \_logic_net: (work@vscale_mul_div.a), line:31:40, endln:31:41
      |vpiOperand:
      \_ref_obj: (work@vscale_mul_div.b), line:63:24, endln:63:25
        |vpiParent:
        \_operation: , line:63:19, endln:63:25
        |vpiName:b
        |vpiFullName:work@vscale_mul_div.b
        |vpiActual:
        \_logic_net: (work@vscale_mul_div.b), line:32:40, endln:32:41
    |vpiLhs:
    \_ref_obj: (work@vscale_mul_div.a_geq), line:63:11, endln:63:16
      |vpiParent:
      \_cont_assign: , line:63:11, endln:63:25
      |vpiName:a_geq
      |vpiFullName:work@vscale_mul_div.a_geq
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.a_geq), line:41:53, endln:41:58
  |vpiContAssign:
  \_cont_assign: , line:64:11, endln:64:56
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_operation: , line:64:26, endln:64:56
      |vpiParent:
      \_cont_assign: , line:64:11, endln:64:56
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:64:27, endln:64:42
        |vpiParent:
        \_operation: , line:64:26, endln:64:56
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@vscale_mul_div.out_sel), line:64:27, endln:64:34
          |vpiParent:
          \_operation: , line:64:27, endln:64:42
          |vpiName:out_sel
          |vpiFullName:work@vscale_mul_div.out_sel
          |vpiActual:
          \_logic_net: (work@vscale_mul_div.out_sel), line:29:37, endln:29:44
        |vpiOperand:
        \_constant: , line:64:38, endln:64:42
          |vpiParent:
          \_operation: , line:64:27, endln:64:42
          |vpiDecompile:2'd2
          |vpiSize:2
          |DEC:2
          |vpiConstType:1
      |vpiOperand:
      \_ref_obj: (work@vscale_mul_div.a), line:64:46, endln:64:47
        |vpiParent:
        \_operation: , line:64:26, endln:64:56
        |vpiName:a
        |vpiFullName:work@vscale_mul_div.a
        |vpiActual:
        \_logic_net: (work@vscale_mul_div.a), line:31:40, endln:31:41
      |vpiOperand:
      \_ref_obj: (work@vscale_mul_div.result), line:64:50, endln:64:56
        |vpiParent:
        \_operation: , line:64:26, endln:64:56
        |vpiName:result
        |vpiFullName:work@vscale_mul_div.result
        |vpiActual:
        \_logic_net: (work@vscale_mul_div.result), line:34:40, endln:34:46
    |vpiLhs:
    \_ref_obj: (work@vscale_mul_div.result_muxed), line:64:11, endln:64:23
      |vpiParent:
      \_cont_assign: , line:64:11, endln:64:56
      |vpiName:result_muxed
      |vpiFullName:work@vscale_mul_div.result_muxed
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.result_muxed), line:42:40, endln:42:52
  |vpiContAssign:
  \_cont_assign: , line:65:11, endln:65:80
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_operation: , line:65:34, endln:65:80
      |vpiParent:
      \_cont_assign: , line:65:11, endln:65:80
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@vscale_mul_div.negate_output), line:65:35, endln:65:48
        |vpiParent:
        \_operation: , line:65:34, endln:65:80
        |vpiName:negate_output
        |vpiFullName:work@vscale_mul_div.negate_output
        |vpiActual:
        \_logic_net: (work@vscale_mul_div.negate_output), line:30:53, endln:30:66
      |vpiOperand:
      \_operation: , line:65:52, endln:65:65
        |vpiParent:
        \_operation: , line:65:34, endln:65:80
        |vpiOpType:1
        |vpiOperand:
        \_ref_obj: (work@vscale_mul_div.result_muxed), line:65:53, endln:65:65
          |vpiParent:
          \_operation: , line:65:52, endln:65:65
          |vpiName:result_muxed
          |vpiFullName:work@vscale_mul_div.result_muxed
          |vpiActual:
          \_logic_net: (work@vscale_mul_div.result_muxed), line:42:40, endln:42:52
      |vpiOperand:
      \_ref_obj: (work@vscale_mul_div.result_muxed), line:65:68, endln:65:80
        |vpiParent:
        \_operation: , line:65:34, endln:65:80
        |vpiName:result_muxed
        |vpiFullName:work@vscale_mul_div.result_muxed
        |vpiActual:
        \_logic_net: (work@vscale_mul_div.result_muxed), line:42:40, endln:42:52
    |vpiLhs:
    \_ref_obj: (work@vscale_mul_div.result_muxed_negated), line:65:11, endln:65:31
      |vpiParent:
      \_cont_assign: , line:65:11, endln:65:80
      |vpiName:result_muxed_negated
      |vpiFullName:work@vscale_mul_div.result_muxed_negated
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.result_muxed_negated), line:43:40, endln:43:60
  |vpiContAssign:
  \_cont_assign: , line:66:11, endln:66:104
    |vpiParent:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_operation: , line:66:26, endln:66:104
      |vpiParent:
      \_cont_assign: , line:66:11, endln:66:104
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:66:27, endln:66:42
        |vpiParent:
        \_operation: , line:66:26, endln:66:104
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@vscale_mul_div.out_sel), line:66:27, endln:66:34
          |vpiParent:
          \_operation: , line:66:27, endln:66:42
          |vpiName:out_sel
          |vpiFullName:work@vscale_mul_div.out_sel
          |vpiActual:
          \_logic_net: (work@vscale_mul_div.out_sel), line:29:37, endln:29:44
        |vpiOperand:
        \_constant: , line:66:38, endln:66:42
          |vpiParent:
          \_operation: , line:66:27, endln:66:42
          |vpiDecompile:2'd1
          |vpiSize:2
          |DEC:1
          |vpiConstType:1
      |vpiOperand:
      \_indexed_part_select: result_muxed_negated (work@vscale_mul_div.result_muxed_negated), line:66:67, endln:66:73
        |vpiParent:
        \_operation: , line:66:26, endln:66:104
        |vpiName:result_muxed_negated
        |vpiFullName:work@vscale_mul_div.result_muxed_negated
        |vpiDefName:result_muxed_negated
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:1
        |vpiBaseExpr:
        \_constant: , line:66:67, endln:66:69
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiWidthExpr:
        \_constant: , line:66:71, endln:66:73
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
      |vpiOperand:
      \_indexed_part_select: result_muxed_negated (work@vscale_mul_div.result_muxed_negated), line:66:98, endln:66:103
        |vpiParent:
        \_operation: , line:66:26, endln:66:104
        |vpiName:result_muxed_negated
        |vpiFullName:work@vscale_mul_div.result_muxed_negated
        |vpiDefName:result_muxed_negated
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:1
        |vpiBaseExpr:
        \_constant: , line:66:98, endln:66:99
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiWidthExpr:
        \_constant: , line:66:101, endln:66:103
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_mul_div.final_result), line:66:11, endln:66:23
      |vpiParent:
      \_cont_assign: , line:66:11, endln:66:104
      |vpiName:final_result
      |vpiFullName:work@vscale_mul_div.final_result
      |vpiActual:
      \_logic_net: (work@vscale_mul_div.final_result), line:44:47, endln:44:59
|uhdmallModules:
\_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@vscale_pipeline
  |vpiDefName:work@vscale_pipeline
  |vpiTaskFunc:
  \_function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:store_data
    |vpiFullName:work@vscale_pipeline.store_data
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@vscale_pipeline.store_data), line:35:13, endln:35:21
      |vpiParent:
      \_function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
      |vpiTypespec:
      \_ref_typespec: (work@vscale_pipeline.store_data)
        |vpiParent:
        \_logic_var: (work@vscale_pipeline.store_data), line:35:13, endln:35:21
        |vpiFullName:work@vscale_pipeline.store_data
        |vpiActual:
        \_logic_typespec: , line:35:13, endln:35:21
      |vpiFullName:work@vscale_pipeline.store_data
    |vpiIODecl:
    \_io_decl: (addr), line:36:47, endln:36:51
      |vpiParent:
      \_function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
      |vpiDirection:1
      |vpiName:addr
      |vpiTypedef:
      \_ref_typespec: (work@vscale_pipeline.store_data.addr)
        |vpiParent:
        \_io_decl: (addr), line:36:47, endln:36:51
        |vpiFullName:work@vscale_pipeline.store_data.addr
        |vpiActual:
        \_logic_typespec: , line:36:13, endln:36:21
    |vpiIODecl:
    \_io_decl: (data), line:37:47, endln:37:51
      |vpiParent:
      \_function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
      |vpiDirection:1
      |vpiName:data
      |vpiTypedef:
      \_ref_typespec: (work@vscale_pipeline.store_data.data)
        |vpiParent:
        \_io_decl: (data), line:37:47, endln:37:51
        |vpiFullName:work@vscale_pipeline.store_data.data
        |vpiActual:
        \_logic_typespec: , line:37:13, endln:37:21
    |vpiIODecl:
    \_io_decl: (mem_type), line:38:39, endln:38:47
      |vpiParent:
      \_function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
      |vpiDirection:1
      |vpiName:mem_type
      |vpiTypedef:
      \_ref_typespec: (work@vscale_pipeline.store_data.mem_type)
        |vpiParent:
        \_io_decl: (mem_type), line:38:39, endln:38:47
        |vpiFullName:work@vscale_pipeline.store_data.mem_type
        |vpiActual:
        \_logic_typespec: , line:38:13, endln:38:20
    |vpiStmt:
    \_begin: (work@vscale_pipeline.store_data), line:39:7, endln:45:10
      |vpiParent:
      \_function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
      |vpiFullName:work@vscale_pipeline.store_data
      |vpiStmt:
      \_case_stmt: , line:40:10, endln:44:17
        |vpiParent:
        \_begin: (work@vscale_pipeline.store_data), line:39:7, endln:45:10
        |vpiCaseType:1
        |vpiCondition:
        \_ref_obj: (work@vscale_pipeline.store_data.mem_type), line:40:16, endln:40:24
          |vpiParent:
          \_begin: (work@vscale_pipeline.store_data), line:39:7, endln:45:10
          |vpiName:mem_type
          |vpiFullName:work@vscale_pipeline.store_data.mem_type
          |vpiActual:
          \_io_decl: (mem_type), line:38:39, endln:38:47
        |vpiCaseItem:
        \_case_item: , line:41:12, endln:41:47
          |vpiParent:
          \_case_stmt: , line:40:10, endln:44:17
          |vpiExpr:
          \_constant: , line:41:12, endln:41:16
            |vpiParent:
            \_case_item: , line:41:12, endln:41:47
            |vpiDecompile:3'd0
            |vpiSize:3
            |DEC:0
            |vpiConstType:1
          |vpiStmt:
          \_assignment: , line:41:19, endln:41:46
            |vpiParent:
            \_case_item: , line:41:12, endln:41:47
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:41:32, endln:41:46
              |vpiParent:
              \_assignment: , line:41:19, endln:41:46
              |vpiOpType:34
              |vpiOperand:
              \_constant: , line:41:33, endln:41:34
                |vpiDecompile:4
                |vpiSize:64
                |UINT:4
                |vpiConstType:9
              |vpiOperand:
              \_operation: , line:41:34, endln:41:45
                |vpiParent:
                \_operation: , line:41:32, endln:41:46
                |vpiOpType:33
                |vpiOperand:
                \_part_select: data (work@vscale_pipeline.store_data.data), line:41:35, endln:41:44
                  |vpiParent:
                  \_operation: , line:41:34, endln:41:45
                  |vpiName:data
                  |vpiFullName:work@vscale_pipeline.store_data.data
                  |vpiDefName:data
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:41:40, endln:41:41
                    |vpiDecompile:7
                    |vpiSize:64
                    |UINT:7
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:41:42, endln:41:43
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@vscale_pipeline.store_data.store_data), line:41:19, endln:41:29
              |vpiParent:
              \_assignment: , line:41:19, endln:41:46
              |vpiName:store_data
              |vpiFullName:work@vscale_pipeline.store_data.store_data
              |vpiActual:
              \_logic_var: (work@vscale_pipeline.store_data.store_data), line:35:13, endln:35:21
        |vpiCaseItem:
        \_case_item: , line:42:12, endln:42:48
          |vpiParent:
          \_case_stmt: , line:40:10, endln:44:17
          |vpiExpr:
          \_constant: , line:42:12, endln:42:16
            |vpiParent:
            \_case_item: , line:42:12, endln:42:48
            |vpiDecompile:3'd1
            |vpiSize:3
            |DEC:1
            |vpiConstType:1
          |vpiStmt:
          \_assignment: , line:42:19, endln:42:47
            |vpiParent:
            \_case_item: , line:42:12, endln:42:48
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:42:32, endln:42:47
              |vpiParent:
              \_assignment: , line:42:19, endln:42:47
              |vpiOpType:34
              |vpiOperand:
              \_constant: , line:42:33, endln:42:34
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiOperand:
              \_operation: , line:42:34, endln:42:46
                |vpiParent:
                \_operation: , line:42:32, endln:42:47
                |vpiOpType:33
                |vpiOperand:
                \_part_select: data (work@vscale_pipeline.store_data.data), line:42:35, endln:42:45
                  |vpiParent:
                  \_operation: , line:42:34, endln:42:46
                  |vpiName:data
                  |vpiFullName:work@vscale_pipeline.store_data.data
                  |vpiDefName:data
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_constant: , line:42:40, endln:42:42
                    |vpiDecompile:15
                    |vpiSize:64
                    |UINT:15
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:42:43, endln:42:44
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@vscale_pipeline.store_data.store_data), line:42:19, endln:42:29
              |vpiParent:
              \_assignment: , line:42:19, endln:42:47
              |vpiName:store_data
              |vpiFullName:work@vscale_pipeline.store_data.store_data
              |vpiActual:
              \_logic_var: (work@vscale_pipeline.store_data.store_data), line:35:13, endln:35:21
        |vpiCaseItem:
        \_case_item: , line:43:12, endln:43:40
          |vpiParent:
          \_case_stmt: , line:40:10, endln:44:17
          |vpiStmt:
          \_assignment: , line:43:22, endln:43:39
            |vpiParent:
            \_case_item: , line:43:12, endln:43:40
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@vscale_pipeline.store_data.data), line:43:35, endln:43:39
              |vpiParent:
              \_assignment: , line:43:22, endln:43:39
              |vpiName:data
              |vpiFullName:work@vscale_pipeline.store_data.data
              |vpiActual:
              \_io_decl: (data), line:37:47, endln:37:51
            |vpiLhs:
            \_ref_obj: (work@vscale_pipeline.store_data.store_data), line:43:22, endln:43:32
              |vpiParent:
              \_assignment: , line:43:22, endln:43:39
              |vpiName:store_data
              |vpiFullName:work@vscale_pipeline.store_data.store_data
              |vpiActual:
              \_logic_var: (work@vscale_pipeline.store_data.store_data), line:35:13, endln:35:21
    |vpiInstance:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
  |vpiTaskFunc:
  \_function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:load_data
    |vpiFullName:work@vscale_pipeline.load_data
    |vpiVariables:
    \_logic_var: (work@vscale_pipeline.load_data.shifted_data), line:52:7, endln:52:19
      |vpiParent:
      \_function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiTypespec:
      \_ref_typespec: (work@vscale_pipeline.load_data.shifted_data)
        |vpiParent:
        \_logic_var: (work@vscale_pipeline.load_data.shifted_data), line:52:7, endln:52:19
        |vpiFullName:work@vscale_pipeline.load_data.shifted_data
        |vpiActual:
        \_logic_typespec: , line:52:7, endln:52:19
      |vpiName:shifted_data
      |vpiFullName:work@vscale_pipeline.load_data.shifted_data
      |vpiAutomatic:1
    |vpiVariables:
    \_logic_var: (work@vscale_pipeline.load_data.b_extend), line:53:7, endln:53:19
      |vpiParent:
      \_function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiTypespec:
      \_ref_typespec: (work@vscale_pipeline.load_data.b_extend)
        |vpiParent:
        \_logic_var: (work@vscale_pipeline.load_data.b_extend), line:53:7, endln:53:19
        |vpiFullName:work@vscale_pipeline.load_data.b_extend
        |vpiActual:
        \_logic_typespec: , line:53:7, endln:53:19
      |vpiName:b_extend
      |vpiFullName:work@vscale_pipeline.load_data.b_extend
      |vpiAutomatic:1
    |vpiVariables:
    \_logic_var: (work@vscale_pipeline.load_data.h_extend), line:54:7, endln:54:19
      |vpiParent:
      \_function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiTypespec:
      \_ref_typespec: (work@vscale_pipeline.load_data.h_extend)
        |vpiParent:
        \_logic_var: (work@vscale_pipeline.load_data.h_extend), line:54:7, endln:54:19
        |vpiFullName:work@vscale_pipeline.load_data.h_extend
        |vpiActual:
        \_logic_typespec: , line:54:7, endln:54:19
      |vpiName:h_extend
      |vpiFullName:work@vscale_pipeline.load_data.h_extend
      |vpiAutomatic:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@vscale_pipeline.load_data), line:48:13, endln:48:21
      |vpiParent:
      \_function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiTypespec:
      \_ref_typespec: (work@vscale_pipeline.load_data)
        |vpiParent:
        \_logic_var: (work@vscale_pipeline.load_data), line:48:13, endln:48:21
        |vpiFullName:work@vscale_pipeline.load_data
        |vpiActual:
        \_logic_typespec: , line:48:13, endln:48:21
      |vpiFullName:work@vscale_pipeline.load_data
    |vpiIODecl:
    \_io_decl: (addr), line:49:43, endln:49:47
      |vpiParent:
      \_function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiDirection:1
      |vpiName:addr
      |vpiTypedef:
      \_ref_typespec: (work@vscale_pipeline.load_data.addr)
        |vpiParent:
        \_io_decl: (addr), line:49:43, endln:49:47
        |vpiFullName:work@vscale_pipeline.load_data.addr
        |vpiActual:
        \_logic_typespec: , line:49:13, endln:49:21
    |vpiIODecl:
    \_io_decl: (data), line:50:43, endln:50:47
      |vpiParent:
      \_function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiDirection:1
      |vpiName:data
      |vpiTypedef:
      \_ref_typespec: (work@vscale_pipeline.load_data.data)
        |vpiParent:
        \_io_decl: (data), line:50:43, endln:50:47
        |vpiFullName:work@vscale_pipeline.load_data.data
        |vpiActual:
        \_logic_typespec: , line:50:13, endln:50:21
    |vpiIODecl:
    \_io_decl: (mem_type), line:51:35, endln:51:43
      |vpiParent:
      \_function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiDirection:1
      |vpiName:mem_type
      |vpiTypedef:
      \_ref_typespec: (work@vscale_pipeline.load_data.mem_type)
        |vpiParent:
        \_io_decl: (mem_type), line:51:35, endln:51:43
        |vpiFullName:work@vscale_pipeline.load_data.mem_type
        |vpiActual:
        \_logic_typespec: , line:51:13, endln:51:20
    |vpiStmt:
    \_begin: (work@vscale_pipeline.load_data), line:55:7, endln:66:10
      |vpiParent:
      \_function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiFullName:work@vscale_pipeline.load_data
      |vpiStmt:
      \_assignment: , line:56:10, endln:56:49
        |vpiParent:
        \_begin: (work@vscale_pipeline.load_data), line:55:7, endln:66:10
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:56:25, endln:56:49
          |vpiParent:
          \_assignment: , line:56:10, endln:56:49
          |vpiOpType:23
          |vpiOperand:
          \_ref_obj: (work@vscale_pipeline.load_data.data), line:56:25, endln:56:29
            |vpiParent:
            \_operation: , line:56:25, endln:56:49
            |vpiName:data
            |vpiFullName:work@vscale_pipeline.load_data.data
            |vpiActual:
            \_io_decl: (data), line:50:43, endln:50:47
          |vpiOperand:
          \_operation: , line:56:33, endln:56:49
            |vpiParent:
            \_operation: , line:56:25, endln:56:49
            |vpiOpType:33
            |vpiOperand:
            \_part_select: addr (work@vscale_pipeline.load_data.addr), line:56:34, endln:56:43
              |vpiParent:
              \_operation: , line:56:33, endln:56:49
              |vpiName:addr
              |vpiFullName:work@vscale_pipeline.load_data.addr
              |vpiDefName:addr
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , line:56:39, endln:56:40
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:56:41, endln:56:42
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_constant: , line:56:44, endln:56:48
              |vpiDecompile:3'b0
              |vpiSize:3
              |BIN:0
              |vpiConstType:3
        |vpiLhs:
        \_ref_obj: (work@vscale_pipeline.load_data.shifted_data), line:56:10, endln:56:22
          |vpiParent:
          \_assignment: , line:56:10, endln:56:49
          |vpiName:shifted_data
          |vpiFullName:work@vscale_pipeline.load_data.shifted_data
          |vpiActual:
          \_logic_var: (work@vscale_pipeline.load_data.shifted_data), line:52:7, endln:52:19
      |vpiStmt:
      \_assignment: , line:57:10, endln:57:49
        |vpiParent:
        \_begin: (work@vscale_pipeline.load_data), line:55:7, endln:66:10
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:57:21, endln:57:49
          |vpiParent:
          \_assignment: , line:57:10, endln:57:49
          |vpiOpType:33
          |vpiOperand:
          \_operation: , line:57:22, endln:57:43
            |vpiParent:
            \_operation: , line:57:21, endln:57:49
            |vpiOpType:34
            |vpiOperand:
            \_constant: , line:57:23, endln:57:25
              |vpiDecompile:24
              |vpiSize:64
              |UINT:24
              |vpiConstType:9
            |vpiOperand:
            \_operation: , line:57:25, endln:57:42
              |vpiParent:
              \_operation: , line:57:22, endln:57:43
              |vpiOpType:33
              |vpiOperand:
              \_bit_select: (work@vscale_pipeline.load_data.shifted_data), line:57:39, endln:57:40
                |vpiParent:
                \_operation: , line:57:25, endln:57:42
                |vpiName:shifted_data
                |vpiFullName:work@vscale_pipeline.load_data.shifted_data
                |vpiIndex:
                \_constant: , line:57:39, endln:57:40
                  |vpiParent:
                  \_bit_select: (work@vscale_pipeline.load_data.shifted_data), line:57:39, endln:57:40
                  |vpiDecompile:7
                  |vpiSize:64
                  |UINT:7
                  |vpiConstType:9
          |vpiOperand:
          \_constant: , line:57:44, endln:57:48
            |vpiDecompile:8'b0
            |vpiSize:8
            |BIN:0
            |vpiConstType:3
        |vpiLhs:
        \_ref_obj: (work@vscale_pipeline.load_data.b_extend), line:57:10, endln:57:18
          |vpiParent:
          \_assignment: , line:57:10, endln:57:49
          |vpiName:b_extend
          |vpiFullName:work@vscale_pipeline.load_data.b_extend
          |vpiActual:
          \_logic_var: (work@vscale_pipeline.load_data.b_extend), line:53:7, endln:53:19
      |vpiStmt:
      \_assignment: , line:58:10, endln:58:51
        |vpiParent:
        \_begin: (work@vscale_pipeline.load_data), line:55:7, endln:66:10
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:58:21, endln:58:51
          |vpiParent:
          \_assignment: , line:58:10, endln:58:51
          |vpiOpType:33
          |vpiOperand:
          \_operation: , line:58:22, endln:58:44
            |vpiParent:
            \_operation: , line:58:21, endln:58:51
            |vpiOpType:34
            |vpiOperand:
            \_constant: , line:58:23, endln:58:25
              |vpiDecompile:16
              |vpiSize:64
              |UINT:16
              |vpiConstType:9
            |vpiOperand:
            \_operation: , line:58:25, endln:58:43
              |vpiParent:
              \_operation: , line:58:22, endln:58:44
              |vpiOpType:33
              |vpiOperand:
              \_bit_select: (work@vscale_pipeline.load_data.shifted_data), line:58:39, endln:58:41
                |vpiParent:
                \_operation: , line:58:25, endln:58:43
                |vpiName:shifted_data
                |vpiFullName:work@vscale_pipeline.load_data.shifted_data
                |vpiIndex:
                \_constant: , line:58:39, endln:58:41
                  |vpiParent:
                  \_bit_select: (work@vscale_pipeline.load_data.shifted_data), line:58:39, endln:58:41
                  |vpiDecompile:15
                  |vpiSize:64
                  |UINT:15
                  |vpiConstType:9
          |vpiOperand:
          \_constant: , line:58:45, endln:58:50
            |vpiDecompile:16'b0
            |vpiSize:16
            |BIN:0
            |vpiConstType:3
        |vpiLhs:
        \_ref_obj: (work@vscale_pipeline.load_data.h_extend), line:58:10, endln:58:18
          |vpiParent:
          \_assignment: , line:58:10, endln:58:51
          |vpiName:h_extend
          |vpiFullName:work@vscale_pipeline.load_data.h_extend
          |vpiActual:
          \_logic_var: (work@vscale_pipeline.load_data.h_extend), line:54:7, endln:54:19
      |vpiStmt:
      \_case_stmt: , line:59:10, endln:65:17
        |vpiParent:
        \_begin: (work@vscale_pipeline.load_data), line:55:7, endln:66:10
        |vpiCaseType:1
        |vpiCondition:
        \_ref_obj: (work@vscale_pipeline.load_data.mem_type), line:59:16, endln:59:24
          |vpiParent:
          \_begin: (work@vscale_pipeline.load_data), line:55:7, endln:66:10
          |vpiName:mem_type
          |vpiFullName:work@vscale_pipeline.load_data.mem_type
          |vpiActual:
          \_io_decl: (mem_type), line:51:35, endln:51:43
        |vpiCaseItem:
        \_case_item: , line:60:12, endln:60:66
          |vpiParent:
          \_case_stmt: , line:59:10, endln:65:17
          |vpiExpr:
          \_constant: , line:60:12, endln:60:16
            |vpiParent:
            \_case_item: , line:60:12, endln:60:66
            |vpiDecompile:3'd0
            |vpiSize:3
            |DEC:0
            |vpiConstType:1
          |vpiStmt:
          \_assignment: , line:60:19, endln:60:65
            |vpiParent:
            \_case_item: , line:60:12, endln:60:66
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:60:31, endln:60:65
              |vpiParent:
              \_assignment: , line:60:19, endln:60:65
              |vpiOpType:29
              |vpiOperand:
              \_operation: , line:60:32, endln:60:53
                |vpiParent:
                \_operation: , line:60:31, endln:60:65
                |vpiOpType:28
                |vpiOperand:
                \_ref_obj: (work@vscale_pipeline.load_data.shifted_data), line:60:32, endln:60:44
                  |vpiParent:
                  \_operation: , line:60:32, endln:60:53
                  |vpiName:shifted_data
                  |vpiFullName:work@vscale_pipeline.load_data.shifted_data
                  |vpiActual:
                  \_logic_var: (work@vscale_pipeline.load_data.shifted_data), line:52:7, endln:52:19
                |vpiOperand:
                \_constant: , line:60:47, endln:60:53
                  |vpiParent:
                  \_operation: , line:60:32, endln:60:53
                  |vpiDecompile:32'hff
                  |vpiSize:32
                  |HEX:ff
                  |vpiConstType:5
              |vpiOperand:
              \_ref_obj: (work@vscale_pipeline.load_data.b_extend), line:60:57, endln:60:65
                |vpiParent:
                \_operation: , line:60:31, endln:60:65
                |vpiName:b_extend
                |vpiFullName:work@vscale_pipeline.load_data.b_extend
                |vpiActual:
                \_logic_var: (work@vscale_pipeline.load_data.b_extend), line:53:7, endln:53:19
            |vpiLhs:
            \_ref_obj: (work@vscale_pipeline.load_data.load_data), line:60:19, endln:60:28
              |vpiParent:
              \_assignment: , line:60:19, endln:60:65
              |vpiName:load_data
              |vpiFullName:work@vscale_pipeline.load_data.load_data
              |vpiActual:
              \_logic_var: (work@vscale_pipeline.load_data.load_data), line:48:13, endln:48:21
        |vpiCaseItem:
        \_case_item: , line:61:12, endln:61:68
          |vpiParent:
          \_case_stmt: , line:59:10, endln:65:17
          |vpiExpr:
          \_constant: , line:61:12, endln:61:16
            |vpiParent:
            \_case_item: , line:61:12, endln:61:68
            |vpiDecompile:3'd1
            |vpiSize:3
            |DEC:1
            |vpiConstType:1
          |vpiStmt:
          \_assignment: , line:61:19, endln:61:67
            |vpiParent:
            \_case_item: , line:61:12, endln:61:68
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:61:31, endln:61:67
              |vpiParent:
              \_assignment: , line:61:19, endln:61:67
              |vpiOpType:29
              |vpiOperand:
              \_operation: , line:61:32, endln:61:55
                |vpiParent:
                \_operation: , line:61:31, endln:61:67
                |vpiOpType:28
                |vpiOperand:
                \_ref_obj: (work@vscale_pipeline.load_data.shifted_data), line:61:32, endln:61:44
                  |vpiParent:
                  \_operation: , line:61:32, endln:61:55
                  |vpiName:shifted_data
                  |vpiFullName:work@vscale_pipeline.load_data.shifted_data
                  |vpiActual:
                  \_logic_var: (work@vscale_pipeline.load_data.shifted_data), line:52:7, endln:52:19
                |vpiOperand:
                \_constant: , line:61:47, endln:61:55
                  |vpiParent:
                  \_operation: , line:61:32, endln:61:55
                  |vpiDecompile:32'hffff
                  |vpiSize:32
                  |HEX:ffff
                  |vpiConstType:5
              |vpiOperand:
              \_ref_obj: (work@vscale_pipeline.load_data.h_extend), line:61:59, endln:61:67
                |vpiParent:
                \_operation: , line:61:31, endln:61:67
                |vpiName:h_extend
                |vpiFullName:work@vscale_pipeline.load_data.h_extend
                |vpiActual:
                \_logic_var: (work@vscale_pipeline.load_data.h_extend), line:54:7, endln:54:19
            |vpiLhs:
            \_ref_obj: (work@vscale_pipeline.load_data.load_data), line:61:19, endln:61:28
              |vpiParent:
              \_assignment: , line:61:19, endln:61:67
              |vpiName:load_data
              |vpiFullName:work@vscale_pipeline.load_data.load_data
              |vpiActual:
              \_logic_var: (work@vscale_pipeline.load_data.load_data), line:48:13, endln:48:21
        |vpiCaseItem:
        \_case_item: , line:62:12, endln:62:55
          |vpiParent:
          \_case_stmt: , line:59:10, endln:65:17
          |vpiExpr:
          \_constant: , line:62:12, endln:62:16
            |vpiParent:
            \_case_item: , line:62:12, endln:62:55
            |vpiDecompile:3'd4
            |vpiSize:3
            |DEC:4
            |vpiConstType:1
          |vpiStmt:
          \_assignment: , line:62:19, endln:62:54
            |vpiParent:
            \_case_item: , line:62:12, endln:62:55
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:62:32, endln:62:53
              |vpiParent:
              \_assignment: , line:62:19, endln:62:54
              |vpiOpType:28
              |vpiOperand:
              \_ref_obj: (work@vscale_pipeline.load_data.shifted_data), line:62:32, endln:62:44
                |vpiParent:
                \_operation: , line:62:32, endln:62:53
                |vpiName:shifted_data
                |vpiFullName:work@vscale_pipeline.load_data.shifted_data
                |vpiActual:
                \_logic_var: (work@vscale_pipeline.load_data.shifted_data), line:52:7, endln:52:19
              |vpiOperand:
              \_constant: , line:62:47, endln:62:53
                |vpiParent:
                \_operation: , line:62:32, endln:62:53
                |vpiDecompile:32'hff
                |vpiSize:32
                |HEX:ff
                |vpiConstType:5
            |vpiLhs:
            \_ref_obj: (work@vscale_pipeline.load_data.load_data), line:62:19, endln:62:28
              |vpiParent:
              \_assignment: , line:62:19, endln:62:54
              |vpiName:load_data
              |vpiFullName:work@vscale_pipeline.load_data.load_data
              |vpiActual:
              \_logic_var: (work@vscale_pipeline.load_data.load_data), line:48:13, endln:48:21
        |vpiCaseItem:
        \_case_item: , line:63:12, endln:63:57
          |vpiParent:
          \_case_stmt: , line:59:10, endln:65:17
          |vpiExpr:
          \_constant: , line:63:12, endln:63:16
            |vpiParent:
            \_case_item: , line:63:12, endln:63:57
            |vpiDecompile:3'd5
            |vpiSize:3
            |DEC:5
            |vpiConstType:1
          |vpiStmt:
          \_assignment: , line:63:19, endln:63:56
            |vpiParent:
            \_case_item: , line:63:12, endln:63:57
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:63:32, endln:63:55
              |vpiParent:
              \_assignment: , line:63:19, endln:63:56
              |vpiOpType:28
              |vpiOperand:
              \_ref_obj: (work@vscale_pipeline.load_data.shifted_data), line:63:32, endln:63:44
                |vpiParent:
                \_operation: , line:63:32, endln:63:55
                |vpiName:shifted_data
                |vpiFullName:work@vscale_pipeline.load_data.shifted_data
                |vpiActual:
                \_logic_var: (work@vscale_pipeline.load_data.shifted_data), line:52:7, endln:52:19
              |vpiOperand:
              \_constant: , line:63:47, endln:63:55
                |vpiParent:
                \_operation: , line:63:32, endln:63:55
                |vpiDecompile:32'hffff
                |vpiSize:32
                |HEX:ffff
                |vpiConstType:5
            |vpiLhs:
            \_ref_obj: (work@vscale_pipeline.load_data.load_data), line:63:19, endln:63:28
              |vpiParent:
              \_assignment: , line:63:19, endln:63:56
              |vpiName:load_data
              |vpiFullName:work@vscale_pipeline.load_data.load_data
              |vpiActual:
              \_logic_var: (work@vscale_pipeline.load_data.load_data), line:48:13, endln:48:21
        |vpiCaseItem:
        \_case_item: , line:64:12, endln:64:47
          |vpiParent:
          \_case_stmt: , line:59:10, endln:65:17
          |vpiStmt:
          \_assignment: , line:64:22, endln:64:46
            |vpiParent:
            \_case_item: , line:64:12, endln:64:47
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@vscale_pipeline.load_data.shifted_data), line:64:34, endln:64:46
              |vpiParent:
              \_assignment: , line:64:22, endln:64:46
              |vpiName:shifted_data
              |vpiFullName:work@vscale_pipeline.load_data.shifted_data
              |vpiActual:
              \_logic_var: (work@vscale_pipeline.load_data.shifted_data), line:52:7, endln:52:19
            |vpiLhs:
            \_ref_obj: (work@vscale_pipeline.load_data.load_data), line:64:22, endln:64:31
              |vpiParent:
              \_assignment: , line:64:22, endln:64:46
              |vpiName:load_data
              |vpiFullName:work@vscale_pipeline.load_data.load_data
              |vpiActual:
              \_logic_var: (work@vscale_pipeline.load_data.load_data), line:48:13, endln:48:21
    |vpiInstance:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:clk
    |vpiFullName:work@vscale_pipeline.clk
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.ext_interrupts), line:10:35, endln:10:49
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:ext_interrupts
    |vpiFullName:work@vscale_pipeline.ext_interrupts
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:reset
    |vpiFullName:work@vscale_pipeline.reset
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.imem_wait), line:12:37, endln:12:46
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imem_wait
    |vpiFullName:work@vscale_pipeline.imem_wait
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.imem_addr), line:13:45, endln:13:54
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imem_addr
    |vpiFullName:work@vscale_pipeline.imem_addr
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.imem_rdata), line:14:44, endln:14:54
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imem_rdata
    |vpiFullName:work@vscale_pipeline.imem_rdata
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.imem_badmem_e), line:15:37, endln:15:50
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imem_badmem_e
    |vpiFullName:work@vscale_pipeline.imem_badmem_e
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.dmem_wait), line:16:37, endln:16:46
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_wait
    |vpiFullName:work@vscale_pipeline.dmem_wait
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.dmem_en), line:17:38, endln:17:45
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_en
    |vpiFullName:work@vscale_pipeline.dmem_en
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.dmem_wen), line:18:38, endln:18:46
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_wen
    |vpiFullName:work@vscale_pipeline.dmem_wen
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.dmem_size), line:19:39, endln:19:48
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_size
    |vpiFullName:work@vscale_pipeline.dmem_size
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.dmem_addr), line:20:45, endln:20:54
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_addr
    |vpiFullName:work@vscale_pipeline.dmem_addr
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.dmem_wdata_delayed), line:21:45, endln:21:63
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_wdata_delayed
    |vpiFullName:work@vscale_pipeline.dmem_wdata_delayed
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.dmem_rdata), line:22:44, endln:22:54
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_rdata
    |vpiFullName:work@vscale_pipeline.dmem_rdata
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.dmem_badmem_e), line:23:37, endln:23:50
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_badmem_e
    |vpiFullName:work@vscale_pipeline.dmem_badmem_e
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.htif_reset), line:24:37, endln:24:47
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_reset
    |vpiFullName:work@vscale_pipeline.htif_reset
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.htif_pcr_req_valid), line:25:37, endln:25:55
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_valid
    |vpiFullName:work@vscale_pipeline.htif_pcr_req_valid
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.htif_pcr_req_ready), line:26:38, endln:26:56
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_ready
    |vpiFullName:work@vscale_pipeline.htif_pcr_req_ready
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.htif_pcr_req_rw), line:27:37, endln:27:52
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_rw
    |vpiFullName:work@vscale_pipeline.htif_pcr_req_rw
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.htif_pcr_req_addr), line:28:40, endln:28:57
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_addr
    |vpiFullName:work@vscale_pipeline.htif_pcr_req_addr
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.htif_pcr_req_data), line:29:40, endln:29:57
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_data
    |vpiFullName:work@vscale_pipeline.htif_pcr_req_data
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.htif_pcr_resp_valid), line:30:38, endln:30:57
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_resp_valid
    |vpiFullName:work@vscale_pipeline.htif_pcr_resp_valid
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.htif_pcr_resp_ready), line:31:37, endln:31:56
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_resp_ready
    |vpiFullName:work@vscale_pipeline.htif_pcr_resp_ready
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.htif_pcr_resp_data), line:32:40, endln:32:58
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_resp_data
    |vpiFullName:work@vscale_pipeline.htif_pcr_resp_data
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.PC_src_sel), line:69:33, endln:69:43
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.PC_src_sel)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.PC_src_sel), line:69:33, endln:69:43
      |vpiFullName:work@vscale_pipeline.PC_src_sel
      |vpiActual:
      \_logic_typespec: , line:69:4, endln:69:16
    |vpiName:PC_src_sel
    |vpiFullName:work@vscale_pipeline.PC_src_sel
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.PC_PIF), line:70:43, endln:70:49
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.PC_PIF)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.PC_PIF), line:70:43, endln:70:49
      |vpiFullName:work@vscale_pipeline.PC_PIF
      |vpiActual:
      \_logic_typespec: , line:70:4, endln:70:17
    |vpiName:PC_PIF
    |vpiFullName:work@vscale_pipeline.PC_PIF
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.PC_IF), line:73:43, endln:73:48
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.PC_IF)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.PC_IF), line:73:43, endln:73:48
      |vpiFullName:work@vscale_pipeline.PC_IF
      |vpiActual:
      \_logic_typespec: , line:73:4, endln:73:16
    |vpiName:PC_IF
    |vpiFullName:work@vscale_pipeline.PC_IF
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.kill_IF), line:75:49, endln:75:56
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.kill_IF)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.kill_IF), line:75:49, endln:75:56
      |vpiFullName:work@vscale_pipeline.kill_IF
      |vpiActual:
      \_logic_typespec: , line:75:4, endln:75:8
    |vpiName:kill_IF
    |vpiFullName:work@vscale_pipeline.kill_IF
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.stall_IF), line:76:49, endln:76:57
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.stall_IF)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.stall_IF), line:76:49, endln:76:57
      |vpiFullName:work@vscale_pipeline.stall_IF
      |vpiActual:
      \_logic_typespec: , line:76:4, endln:76:8
    |vpiName:stall_IF
    |vpiFullName:work@vscale_pipeline.stall_IF
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.PC_DX), line:79:43, endln:79:48
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.PC_DX)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.PC_DX), line:79:43, endln:79:48
      |vpiFullName:work@vscale_pipeline.PC_DX
      |vpiActual:
      \_logic_typespec: , line:79:4, endln:79:16
    |vpiName:PC_DX
    |vpiFullName:work@vscale_pipeline.PC_DX
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.inst_DX), line:80:40, endln:80:47
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.inst_DX)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.inst_DX), line:80:40, endln:80:47
      |vpiFullName:work@vscale_pipeline.inst_DX
      |vpiActual:
      \_logic_typespec: , line:80:4, endln:80:16
    |vpiName:inst_DX
    |vpiFullName:work@vscale_pipeline.inst_DX
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.kill_DX), line:82:49, endln:82:56
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.kill_DX)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.kill_DX), line:82:49, endln:82:56
      |vpiFullName:work@vscale_pipeline.kill_DX
      |vpiActual:
      \_logic_typespec: , line:82:4, endln:82:8
    |vpiName:kill_DX
    |vpiFullName:work@vscale_pipeline.kill_DX
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.stall_DX), line:83:49, endln:83:57
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.stall_DX)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.stall_DX), line:83:49, endln:83:57
      |vpiFullName:work@vscale_pipeline.stall_DX
      |vpiActual:
      \_logic_typespec: , line:83:4, endln:83:8
    |vpiName:stall_DX
    |vpiFullName:work@vscale_pipeline.stall_DX
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.imm_type), line:84:35, endln:84:43
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.imm_type)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.imm_type), line:84:35, endln:84:43
      |vpiFullName:work@vscale_pipeline.imm_type
      |vpiActual:
      \_logic_typespec: , line:84:4, endln:84:16
    |vpiName:imm_type
    |vpiFullName:work@vscale_pipeline.imm_type
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.imm), line:85:43, endln:85:46
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.imm)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.imm), line:85:43, endln:85:46
      |vpiFullName:work@vscale_pipeline.imm
      |vpiActual:
      \_logic_typespec: , line:85:4, endln:85:17
    |vpiName:imm
    |vpiFullName:work@vscale_pipeline.imm
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.src_a_sel), line:86:34, endln:86:43
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.src_a_sel)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.src_a_sel), line:86:34, endln:86:43
      |vpiFullName:work@vscale_pipeline.src_a_sel
      |vpiActual:
      \_logic_typespec: , line:86:4, endln:86:16
    |vpiName:src_a_sel
    |vpiFullName:work@vscale_pipeline.src_a_sel
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.src_b_sel), line:87:34, endln:87:43
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.src_b_sel)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.src_b_sel), line:87:34, endln:87:43
      |vpiFullName:work@vscale_pipeline.src_b_sel
      |vpiActual:
      \_logic_typespec: , line:87:4, endln:87:16
    |vpiName:src_b_sel
    |vpiFullName:work@vscale_pipeline.src_b_sel
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.rs1_addr), line:88:35, endln:88:43
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.rs1_addr)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.rs1_addr), line:88:35, endln:88:43
      |vpiFullName:work@vscale_pipeline.rs1_addr
      |vpiActual:
      \_logic_typespec: , line:88:4, endln:88:16
    |vpiName:rs1_addr
    |vpiFullName:work@vscale_pipeline.rs1_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.rs1_data), line:89:43, endln:89:51
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.rs1_data)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.rs1_data), line:89:43, endln:89:51
      |vpiFullName:work@vscale_pipeline.rs1_data
      |vpiActual:
      \_logic_typespec: , line:89:4, endln:89:17
    |vpiName:rs1_data
    |vpiFullName:work@vscale_pipeline.rs1_data
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.rs1_data_bypassed), line:90:43, endln:90:60
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.rs1_data_bypassed)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.rs1_data_bypassed), line:90:43, endln:90:60
      |vpiFullName:work@vscale_pipeline.rs1_data_bypassed
      |vpiActual:
      \_logic_typespec: , line:90:4, endln:90:17
    |vpiName:rs1_data_bypassed
    |vpiFullName:work@vscale_pipeline.rs1_data_bypassed
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.rs2_addr), line:91:35, endln:91:43
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.rs2_addr)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.rs2_addr), line:91:35, endln:91:43
      |vpiFullName:work@vscale_pipeline.rs2_addr
      |vpiActual:
      \_logic_typespec: , line:91:4, endln:91:16
    |vpiName:rs2_addr
    |vpiFullName:work@vscale_pipeline.rs2_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.rs2_data), line:92:43, endln:92:51
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.rs2_data)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.rs2_data), line:92:43, endln:92:51
      |vpiFullName:work@vscale_pipeline.rs2_data
      |vpiActual:
      \_logic_typespec: , line:92:4, endln:92:17
    |vpiName:rs2_data
    |vpiFullName:work@vscale_pipeline.rs2_data
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.rs2_data_bypassed), line:93:43, endln:93:60
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.rs2_data_bypassed)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.rs2_data_bypassed), line:93:43, endln:93:60
      |vpiFullName:work@vscale_pipeline.rs2_data_bypassed
      |vpiActual:
      \_logic_typespec: , line:93:4, endln:93:17
    |vpiName:rs2_data_bypassed
    |vpiFullName:work@vscale_pipeline.rs2_data_bypassed
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.alu_op), line:94:37, endln:94:43
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.alu_op)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.alu_op), line:94:37, endln:94:43
      |vpiFullName:work@vscale_pipeline.alu_op
      |vpiActual:
      \_logic_typespec: , line:94:4, endln:94:16
    |vpiName:alu_op
    |vpiFullName:work@vscale_pipeline.alu_op
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.alu_src_a), line:95:43, endln:95:52
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.alu_src_a)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.alu_src_a), line:95:43, endln:95:52
      |vpiFullName:work@vscale_pipeline.alu_src_a
      |vpiActual:
      \_logic_typespec: , line:95:4, endln:95:17
    |vpiName:alu_src_a
    |vpiFullName:work@vscale_pipeline.alu_src_a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.alu_src_b), line:96:43, endln:96:52
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.alu_src_b)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.alu_src_b), line:96:43, endln:96:52
      |vpiFullName:work@vscale_pipeline.alu_src_b
      |vpiActual:
      \_logic_typespec: , line:96:4, endln:96:17
    |vpiName:alu_src_b
    |vpiFullName:work@vscale_pipeline.alu_src_b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.alu_out), line:97:43, endln:97:50
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.alu_out)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.alu_out), line:97:43, endln:97:50
      |vpiFullName:work@vscale_pipeline.alu_out
      |vpiActual:
      \_logic_typespec: , line:97:4, endln:97:17
    |vpiName:alu_out
    |vpiFullName:work@vscale_pipeline.alu_out
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.cmp_true), line:98:49, endln:98:57
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.cmp_true)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.cmp_true), line:98:49, endln:98:57
      |vpiFullName:work@vscale_pipeline.cmp_true
      |vpiActual:
      \_logic_typespec: , line:98:4, endln:98:8
    |vpiName:cmp_true
    |vpiFullName:work@vscale_pipeline.cmp_true
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.bypass_rs1), line:99:49, endln:99:59
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.bypass_rs1)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.bypass_rs1), line:99:49, endln:99:59
      |vpiFullName:work@vscale_pipeline.bypass_rs1
      |vpiActual:
      \_logic_typespec: , line:99:4, endln:99:8
    |vpiName:bypass_rs1
    |vpiFullName:work@vscale_pipeline.bypass_rs1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.bypass_rs2), line:100:49, endln:100:59
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.bypass_rs2)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.bypass_rs2), line:100:49, endln:100:59
      |vpiFullName:work@vscale_pipeline.bypass_rs2
      |vpiActual:
      \_logic_typespec: , line:100:4, endln:100:8
    |vpiName:bypass_rs2
    |vpiFullName:work@vscale_pipeline.bypass_rs2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.dmem_type), line:101:35, endln:101:44
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.dmem_type)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.dmem_type), line:101:35, endln:101:44
      |vpiFullName:work@vscale_pipeline.dmem_type
      |vpiActual:
      \_logic_typespec: , line:101:4, endln:101:16
    |vpiName:dmem_type
    |vpiFullName:work@vscale_pipeline.dmem_type
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.md_req_valid), line:103:49, endln:103:61
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.md_req_valid)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.md_req_valid), line:103:49, endln:103:61
      |vpiFullName:work@vscale_pipeline.md_req_valid
      |vpiActual:
      \_logic_typespec: , line:103:4, endln:103:8
    |vpiName:md_req_valid
    |vpiFullName:work@vscale_pipeline.md_req_valid
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.md_req_ready), line:104:49, endln:104:61
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.md_req_ready)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.md_req_ready), line:104:49, endln:104:61
      |vpiFullName:work@vscale_pipeline.md_req_ready
      |vpiActual:
      \_logic_typespec: , line:104:4, endln:104:8
    |vpiName:md_req_ready
    |vpiFullName:work@vscale_pipeline.md_req_ready
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.md_req_in_1_signed), line:105:49, endln:105:67
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.md_req_in_1_signed)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.md_req_in_1_signed), line:105:49, endln:105:67
      |vpiFullName:work@vscale_pipeline.md_req_in_1_signed
      |vpiActual:
      \_logic_typespec: , line:105:4, endln:105:8
    |vpiName:md_req_in_1_signed
    |vpiFullName:work@vscale_pipeline.md_req_in_1_signed
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.md_req_in_2_signed), line:106:49, endln:106:67
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.md_req_in_2_signed)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.md_req_in_2_signed), line:106:49, endln:106:67
      |vpiFullName:work@vscale_pipeline.md_req_in_2_signed
      |vpiActual:
      \_logic_typespec: , line:106:4, endln:106:8
    |vpiName:md_req_in_2_signed
    |vpiFullName:work@vscale_pipeline.md_req_in_2_signed
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.md_req_out_sel), line:107:33, endln:107:47
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.md_req_out_sel)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.md_req_out_sel), line:107:33, endln:107:47
      |vpiFullName:work@vscale_pipeline.md_req_out_sel
      |vpiActual:
      \_logic_typespec: , line:107:4, endln:107:16
    |vpiName:md_req_out_sel
    |vpiFullName:work@vscale_pipeline.md_req_out_sel
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.md_req_op), line:108:38, endln:108:47
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.md_req_op)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.md_req_op), line:108:38, endln:108:47
      |vpiFullName:work@vscale_pipeline.md_req_op
      |vpiActual:
      \_logic_typespec: , line:108:4, endln:108:16
    |vpiName:md_req_op
    |vpiFullName:work@vscale_pipeline.md_req_op
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.md_resp_valid), line:109:49, endln:109:62
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.md_resp_valid)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.md_resp_valid), line:109:49, endln:109:62
      |vpiFullName:work@vscale_pipeline.md_resp_valid
      |vpiActual:
      \_logic_typespec: , line:109:4, endln:109:8
    |vpiName:md_resp_valid
    |vpiFullName:work@vscale_pipeline.md_resp_valid
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.md_resp_result), line:110:43, endln:110:57
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.md_resp_result)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.md_resp_result), line:110:43, endln:110:57
      |vpiFullName:work@vscale_pipeline.md_resp_result
      |vpiActual:
      \_logic_typespec: , line:110:4, endln:110:17
    |vpiName:md_resp_result
    |vpiFullName:work@vscale_pipeline.md_resp_result
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.PC_WB), line:112:43, endln:112:48
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.PC_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.PC_WB), line:112:43, endln:112:48
      |vpiFullName:work@vscale_pipeline.PC_WB
      |vpiActual:
      \_logic_typespec: , line:112:4, endln:112:16
    |vpiName:PC_WB
    |vpiFullName:work@vscale_pipeline.PC_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.alu_out_WB), line:113:43, endln:113:53
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.alu_out_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.alu_out_WB), line:113:43, endln:113:53
      |vpiFullName:work@vscale_pipeline.alu_out_WB
      |vpiActual:
      \_logic_typespec: , line:113:4, endln:113:16
    |vpiName:alu_out_WB
    |vpiFullName:work@vscale_pipeline.alu_out_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.csr_rdata_WB), line:114:43, endln:114:55
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.csr_rdata_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.csr_rdata_WB), line:114:43, endln:114:55
      |vpiFullName:work@vscale_pipeline.csr_rdata_WB
      |vpiActual:
      \_logic_typespec: , line:114:4, endln:114:16
    |vpiName:csr_rdata_WB
    |vpiFullName:work@vscale_pipeline.csr_rdata_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.store_data_WB), line:115:43, endln:115:56
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.store_data_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.store_data_WB), line:115:43, endln:115:56
      |vpiFullName:work@vscale_pipeline.store_data_WB
      |vpiActual:
      \_logic_typespec: , line:115:4, endln:115:16
    |vpiName:store_data_WB
    |vpiFullName:work@vscale_pipeline.store_data_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.kill_WB), line:117:49, endln:117:56
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.kill_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.kill_WB), line:117:49, endln:117:56
      |vpiFullName:work@vscale_pipeline.kill_WB
      |vpiActual:
      \_logic_typespec: , line:117:4, endln:117:8
    |vpiName:kill_WB
    |vpiFullName:work@vscale_pipeline.kill_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.stall_WB), line:118:49, endln:118:57
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.stall_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.stall_WB), line:118:49, endln:118:57
      |vpiFullName:work@vscale_pipeline.stall_WB
      |vpiActual:
      \_logic_typespec: , line:118:4, endln:118:8
    |vpiName:stall_WB
    |vpiFullName:work@vscale_pipeline.stall_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.bypass_data_WB), line:119:43, endln:119:57
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.bypass_data_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.bypass_data_WB), line:119:43, endln:119:57
      |vpiFullName:work@vscale_pipeline.bypass_data_WB
      |vpiActual:
      \_logic_typespec: , line:119:4, endln:119:16
    |vpiName:bypass_data_WB
    |vpiFullName:work@vscale_pipeline.bypass_data_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.load_data_WB), line:120:43, endln:120:55
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.load_data_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.load_data_WB), line:120:43, endln:120:55
      |vpiFullName:work@vscale_pipeline.load_data_WB
      |vpiActual:
      \_logic_typespec: , line:120:4, endln:120:17
    |vpiName:load_data_WB
    |vpiFullName:work@vscale_pipeline.load_data_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.wb_data_WB), line:121:43, endln:121:53
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.wb_data_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.wb_data_WB), line:121:43, endln:121:53
      |vpiFullName:work@vscale_pipeline.wb_data_WB
      |vpiActual:
      \_logic_typespec: , line:121:4, endln:121:16
    |vpiName:wb_data_WB
    |vpiFullName:work@vscale_pipeline.wb_data_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.reg_to_wr_WB), line:122:35, endln:122:47
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.reg_to_wr_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.reg_to_wr_WB), line:122:35, endln:122:47
      |vpiFullName:work@vscale_pipeline.reg_to_wr_WB
      |vpiActual:
      \_logic_typespec: , line:122:4, endln:122:16
    |vpiName:reg_to_wr_WB
    |vpiFullName:work@vscale_pipeline.reg_to_wr_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.wr_reg_WB), line:123:49, endln:123:58
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.wr_reg_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.wr_reg_WB), line:123:49, endln:123:58
      |vpiFullName:work@vscale_pipeline.wr_reg_WB
      |vpiActual:
      \_logic_typespec: , line:123:4, endln:123:8
    |vpiName:wr_reg_WB
    |vpiFullName:work@vscale_pipeline.wr_reg_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.wb_src_sel_WB), line:124:33, endln:124:46
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.wb_src_sel_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.wb_src_sel_WB), line:124:33, endln:124:46
      |vpiFullName:work@vscale_pipeline.wb_src_sel_WB
      |vpiActual:
      \_logic_typespec: , line:124:4, endln:124:16
    |vpiName:wb_src_sel_WB
    |vpiFullName:work@vscale_pipeline.wb_src_sel_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.dmem_type_WB), line:125:35, endln:125:47
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.dmem_type_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.dmem_type_WB), line:125:35, endln:125:47
      |vpiFullName:work@vscale_pipeline.dmem_type_WB
      |vpiActual:
      \_logic_typespec: , line:125:4, endln:125:15
    |vpiName:dmem_type_WB
    |vpiFullName:work@vscale_pipeline.dmem_type_WB
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.csr_addr), line:128:36, endln:128:44
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.csr_addr)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.csr_addr), line:128:36, endln:128:44
      |vpiFullName:work@vscale_pipeline.csr_addr
      |vpiActual:
      \_logic_typespec: , line:128:4, endln:128:17
    |vpiName:csr_addr
    |vpiFullName:work@vscale_pipeline.csr_addr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.csr_cmd), line:129:36, endln:129:43
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.csr_cmd)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.csr_cmd), line:129:36, endln:129:43
      |vpiFullName:work@vscale_pipeline.csr_cmd
      |vpiActual:
      \_logic_typespec: , line:129:4, endln:129:16
    |vpiName:csr_cmd
    |vpiFullName:work@vscale_pipeline.csr_cmd
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.csr_imm_sel), line:130:49, endln:130:60
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.csr_imm_sel)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.csr_imm_sel), line:130:49, endln:130:60
      |vpiFullName:work@vscale_pipeline.csr_imm_sel
      |vpiActual:
      \_logic_typespec: , line:130:4, endln:130:8
    |vpiName:csr_imm_sel
    |vpiFullName:work@vscale_pipeline.csr_imm_sel
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.prv), line:131:40, endln:131:43
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.prv)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.prv), line:131:40, endln:131:43
      |vpiFullName:work@vscale_pipeline.prv
      |vpiActual:
      \_logic_typespec: , line:131:4, endln:131:16
    |vpiName:prv
    |vpiFullName:work@vscale_pipeline.prv
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.illegal_csr_access), line:132:49, endln:132:67
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.illegal_csr_access)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.illegal_csr_access), line:132:49, endln:132:67
      |vpiFullName:work@vscale_pipeline.illegal_csr_access
      |vpiActual:
      \_logic_typespec: , line:132:4, endln:132:8
    |vpiName:illegal_csr_access
    |vpiFullName:work@vscale_pipeline.illegal_csr_access
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.interrupt_pending), line:133:14, endln:133:31
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.interrupt_pending)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.interrupt_pending), line:133:14, endln:133:31
      |vpiFullName:work@vscale_pipeline.interrupt_pending
      |vpiActual:
      \_logic_typespec: , line:133:4, endln:133:8
    |vpiName:interrupt_pending
    |vpiFullName:work@vscale_pipeline.interrupt_pending
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.interrupt_taken), line:134:14, endln:134:29
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.interrupt_taken)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.interrupt_taken), line:134:14, endln:134:29
      |vpiFullName:work@vscale_pipeline.interrupt_taken
      |vpiActual:
      \_logic_typespec: , line:134:4, endln:134:8
    |vpiName:interrupt_taken
    |vpiFullName:work@vscale_pipeline.interrupt_taken
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.csr_wdata), line:135:43, endln:135:52
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.csr_wdata)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.csr_wdata), line:135:43, endln:135:52
      |vpiFullName:work@vscale_pipeline.csr_wdata
      |vpiActual:
      \_logic_typespec: , line:135:4, endln:135:17
    |vpiName:csr_wdata
    |vpiFullName:work@vscale_pipeline.csr_wdata
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.csr_rdata), line:136:43, endln:136:52
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.csr_rdata)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.csr_rdata), line:136:43, endln:136:52
      |vpiFullName:work@vscale_pipeline.csr_rdata
      |vpiActual:
      \_logic_typespec: , line:136:4, endln:136:17
    |vpiName:csr_rdata
    |vpiFullName:work@vscale_pipeline.csr_rdata
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.retire_WB), line:137:49, endln:137:58
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.retire_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.retire_WB), line:137:49, endln:137:58
      |vpiFullName:work@vscale_pipeline.retire_WB
      |vpiActual:
      \_logic_typespec: , line:137:4, endln:137:8
    |vpiName:retire_WB
    |vpiFullName:work@vscale_pipeline.retire_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.exception_WB), line:138:49, endln:138:61
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.exception_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.exception_WB), line:138:49, endln:138:61
      |vpiFullName:work@vscale_pipeline.exception_WB
      |vpiActual:
      \_logic_typespec: , line:138:4, endln:138:8
    |vpiName:exception_WB
    |vpiFullName:work@vscale_pipeline.exception_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.exception_code_WB), line:139:38, endln:139:55
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.exception_code_WB)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.exception_code_WB), line:139:38, endln:139:55
      |vpiFullName:work@vscale_pipeline.exception_code_WB
      |vpiActual:
      \_logic_typespec: , line:139:4, endln:139:16
    |vpiName:exception_code_WB
    |vpiFullName:work@vscale_pipeline.exception_code_WB
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.handler_PC), line:140:43, endln:140:53
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.handler_PC)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.handler_PC), line:140:43, endln:140:53
      |vpiFullName:work@vscale_pipeline.handler_PC
      |vpiActual:
      \_logic_typespec: , line:140:4, endln:140:17
    |vpiName:handler_PC
    |vpiFullName:work@vscale_pipeline.handler_PC
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.eret), line:141:49, endln:141:53
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.eret)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.eret), line:141:49, endln:141:53
      |vpiFullName:work@vscale_pipeline.eret
      |vpiActual:
      \_logic_typespec: , line:141:4, endln:141:8
    |vpiName:eret
    |vpiFullName:work@vscale_pipeline.eret
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_pipeline.epc), line:142:43, endln:142:46
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_pipeline.epc)
      |vpiParent:
      \_logic_net: (work@vscale_pipeline.epc), line:142:43, endln:142:46
      |vpiFullName:work@vscale_pipeline.epc
      |vpiActual:
      \_logic_typespec: , line:142:4, endln:142:17
    |vpiName:epc
    |vpiFullName:work@vscale_pipeline.epc
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (EOF), line:10:20, endln:10:23
    |vpiParent:
    \_operation: , line:10:17, endln:10:23
    |vpiName:EOF
    |vpiNetType:1
  |vpiPort:
  \_port: (clk), line:9:37, endln:9:40
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.clk.clk), line:9:37, endln:9:40
      |vpiParent:
      \_port: (clk), line:9:37, endln:9:40
      |vpiName:clk
      |vpiFullName:work@vscale_pipeline.clk.clk
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.clk)
      |vpiParent:
      \_port: (clk), line:9:37, endln:9:40
      |vpiFullName:work@vscale_pipeline.clk
      |vpiActual:
      \_logic_typespec: , line:9:37, endln:9:37
  |vpiPort:
  \_port: (ext_interrupts), line:10:35, endln:10:49
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:ext_interrupts
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.ext_interrupts.ext_interrupts), line:10:35, endln:10:49
      |vpiParent:
      \_port: (ext_interrupts), line:10:35, endln:10:49
      |vpiName:ext_interrupts
      |vpiFullName:work@vscale_pipeline.ext_interrupts.ext_interrupts
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.ext_interrupts), line:10:35, endln:10:49
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.ext_interrupts)
      |vpiParent:
      \_port: (ext_interrupts), line:10:35, endln:10:49
      |vpiFullName:work@vscale_pipeline.ext_interrupts
      |vpiActual:
      \_logic_typespec: , line:10:16, endln:10:29
  |vpiPort:
  \_port: (reset), line:11:37, endln:11:42
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.reset.reset), line:11:37, endln:11:42
      |vpiParent:
      \_port: (reset), line:11:37, endln:11:42
      |vpiName:reset
      |vpiFullName:work@vscale_pipeline.reset.reset
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.reset)
      |vpiParent:
      \_port: (reset), line:11:37, endln:11:42
      |vpiFullName:work@vscale_pipeline.reset
      |vpiActual:
      \_logic_typespec: , line:11:37, endln:11:37
  |vpiPort:
  \_port: (imem_wait), line:12:37, endln:12:46
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imem_wait
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.imem_wait.imem_wait), line:12:37, endln:12:46
      |vpiParent:
      \_port: (imem_wait), line:12:37, endln:12:46
      |vpiName:imem_wait
      |vpiFullName:work@vscale_pipeline.imem_wait.imem_wait
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.imem_wait), line:12:37, endln:12:46
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.imem_wait)
      |vpiParent:
      \_port: (imem_wait), line:12:37, endln:12:46
      |vpiFullName:work@vscale_pipeline.imem_wait
      |vpiActual:
      \_logic_typespec: , line:12:37, endln:12:37
  |vpiPort:
  \_port: (imem_addr), line:13:45, endln:13:54
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imem_addr
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.imem_addr.imem_addr), line:13:45, endln:13:54
      |vpiParent:
      \_port: (imem_addr), line:13:45, endln:13:54
      |vpiName:imem_addr
      |vpiFullName:work@vscale_pipeline.imem_addr.imem_addr
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.imem_addr), line:13:45, endln:13:54
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.imem_addr)
      |vpiParent:
      \_port: (imem_addr), line:13:45, endln:13:54
      |vpiFullName:work@vscale_pipeline.imem_addr
      |vpiActual:
      \_logic_typespec: , line:13:31, endln:13:39
  |vpiPort:
  \_port: (imem_rdata), line:14:44, endln:14:54
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imem_rdata
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.imem_rdata.imem_rdata), line:14:44, endln:14:54
      |vpiParent:
      \_port: (imem_rdata), line:14:44, endln:14:54
      |vpiName:imem_rdata
      |vpiFullName:work@vscale_pipeline.imem_rdata.imem_rdata
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.imem_rdata), line:14:44, endln:14:54
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.imem_rdata)
      |vpiParent:
      \_port: (imem_rdata), line:14:44, endln:14:54
      |vpiFullName:work@vscale_pipeline.imem_rdata
      |vpiActual:
      \_logic_typespec: , line:14:30, endln:14:38
  |vpiPort:
  \_port: (imem_badmem_e), line:15:37, endln:15:50
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imem_badmem_e
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.imem_badmem_e.imem_badmem_e), line:15:37, endln:15:50
      |vpiParent:
      \_port: (imem_badmem_e), line:15:37, endln:15:50
      |vpiName:imem_badmem_e
      |vpiFullName:work@vscale_pipeline.imem_badmem_e.imem_badmem_e
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.imem_badmem_e), line:15:37, endln:15:50
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.imem_badmem_e)
      |vpiParent:
      \_port: (imem_badmem_e), line:15:37, endln:15:50
      |vpiFullName:work@vscale_pipeline.imem_badmem_e
      |vpiActual:
      \_logic_typespec: , line:15:37, endln:15:37
  |vpiPort:
  \_port: (dmem_wait), line:16:37, endln:16:46
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_wait
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.dmem_wait.dmem_wait), line:16:37, endln:16:46
      |vpiParent:
      \_port: (dmem_wait), line:16:37, endln:16:46
      |vpiName:dmem_wait
      |vpiFullName:work@vscale_pipeline.dmem_wait.dmem_wait
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.dmem_wait), line:16:37, endln:16:46
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.dmem_wait)
      |vpiParent:
      \_port: (dmem_wait), line:16:37, endln:16:46
      |vpiFullName:work@vscale_pipeline.dmem_wait
      |vpiActual:
      \_logic_typespec: , line:16:37, endln:16:37
  |vpiPort:
  \_port: (dmem_en), line:17:38, endln:17:45
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_en
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.dmem_en.dmem_en), line:17:38, endln:17:45
      |vpiParent:
      \_port: (dmem_en), line:17:38, endln:17:45
      |vpiName:dmem_en
      |vpiFullName:work@vscale_pipeline.dmem_en.dmem_en
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.dmem_en), line:17:38, endln:17:45
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.dmem_en)
      |vpiParent:
      \_port: (dmem_en), line:17:38, endln:17:45
      |vpiFullName:work@vscale_pipeline.dmem_en
      |vpiActual:
      \_logic_typespec: , line:17:38, endln:17:38
  |vpiPort:
  \_port: (dmem_wen), line:18:38, endln:18:46
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_wen
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.dmem_wen.dmem_wen), line:18:38, endln:18:46
      |vpiParent:
      \_port: (dmem_wen), line:18:38, endln:18:46
      |vpiName:dmem_wen
      |vpiFullName:work@vscale_pipeline.dmem_wen.dmem_wen
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.dmem_wen), line:18:38, endln:18:46
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.dmem_wen)
      |vpiParent:
      \_port: (dmem_wen), line:18:38, endln:18:46
      |vpiFullName:work@vscale_pipeline.dmem_wen
      |vpiActual:
      \_logic_typespec: , line:18:38, endln:18:38
  |vpiPort:
  \_port: (dmem_size), line:19:39, endln:19:48
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_size
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.dmem_size.dmem_size), line:19:39, endln:19:48
      |vpiParent:
      \_port: (dmem_size), line:19:39, endln:19:48
      |vpiName:dmem_size
      |vpiFullName:work@vscale_pipeline.dmem_size.dmem_size
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.dmem_size), line:19:39, endln:19:48
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.dmem_size)
      |vpiParent:
      \_port: (dmem_size), line:19:39, endln:19:48
      |vpiFullName:work@vscale_pipeline.dmem_size
      |vpiActual:
      \_logic_typespec: , line:19:31, endln:19:38
  |vpiPort:
  \_port: (dmem_addr), line:20:45, endln:20:54
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_addr
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.dmem_addr.dmem_addr), line:20:45, endln:20:54
      |vpiParent:
      \_port: (dmem_addr), line:20:45, endln:20:54
      |vpiName:dmem_addr
      |vpiFullName:work@vscale_pipeline.dmem_addr.dmem_addr
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.dmem_addr), line:20:45, endln:20:54
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.dmem_addr)
      |vpiParent:
      \_port: (dmem_addr), line:20:45, endln:20:54
      |vpiFullName:work@vscale_pipeline.dmem_addr
      |vpiActual:
      \_logic_typespec: , line:20:31, endln:20:39
  |vpiPort:
  \_port: (dmem_wdata_delayed), line:21:45, endln:21:63
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_wdata_delayed
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.dmem_wdata_delayed.dmem_wdata_delayed), line:21:45, endln:21:63
      |vpiParent:
      \_port: (dmem_wdata_delayed), line:21:45, endln:21:63
      |vpiName:dmem_wdata_delayed
      |vpiFullName:work@vscale_pipeline.dmem_wdata_delayed.dmem_wdata_delayed
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.dmem_wdata_delayed), line:21:45, endln:21:63
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.dmem_wdata_delayed)
      |vpiParent:
      \_port: (dmem_wdata_delayed), line:21:45, endln:21:63
      |vpiFullName:work@vscale_pipeline.dmem_wdata_delayed
      |vpiActual:
      \_logic_typespec: , line:21:31, endln:21:39
  |vpiPort:
  \_port: (dmem_rdata), line:22:44, endln:22:54
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_rdata
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.dmem_rdata.dmem_rdata), line:22:44, endln:22:54
      |vpiParent:
      \_port: (dmem_rdata), line:22:44, endln:22:54
      |vpiName:dmem_rdata
      |vpiFullName:work@vscale_pipeline.dmem_rdata.dmem_rdata
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.dmem_rdata), line:22:44, endln:22:54
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.dmem_rdata)
      |vpiParent:
      \_port: (dmem_rdata), line:22:44, endln:22:54
      |vpiFullName:work@vscale_pipeline.dmem_rdata
      |vpiActual:
      \_logic_typespec: , line:22:30, endln:22:38
  |vpiPort:
  \_port: (dmem_badmem_e), line:23:37, endln:23:50
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_badmem_e
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.dmem_badmem_e.dmem_badmem_e), line:23:37, endln:23:50
      |vpiParent:
      \_port: (dmem_badmem_e), line:23:37, endln:23:50
      |vpiName:dmem_badmem_e
      |vpiFullName:work@vscale_pipeline.dmem_badmem_e.dmem_badmem_e
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.dmem_badmem_e), line:23:37, endln:23:50
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.dmem_badmem_e)
      |vpiParent:
      \_port: (dmem_badmem_e), line:23:37, endln:23:50
      |vpiFullName:work@vscale_pipeline.dmem_badmem_e
      |vpiActual:
      \_logic_typespec: , line:23:37, endln:23:37
  |vpiPort:
  \_port: (htif_reset), line:24:37, endln:24:47
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.htif_reset.htif_reset), line:24:37, endln:24:47
      |vpiParent:
      \_port: (htif_reset), line:24:37, endln:24:47
      |vpiName:htif_reset
      |vpiFullName:work@vscale_pipeline.htif_reset.htif_reset
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.htif_reset), line:24:37, endln:24:47
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.htif_reset)
      |vpiParent:
      \_port: (htif_reset), line:24:37, endln:24:47
      |vpiFullName:work@vscale_pipeline.htif_reset
      |vpiActual:
      \_logic_typespec: , line:24:37, endln:24:37
  |vpiPort:
  \_port: (htif_pcr_req_valid), line:25:37, endln:25:55
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_valid
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.htif_pcr_req_valid.htif_pcr_req_valid), line:25:37, endln:25:55
      |vpiParent:
      \_port: (htif_pcr_req_valid), line:25:37, endln:25:55
      |vpiName:htif_pcr_req_valid
      |vpiFullName:work@vscale_pipeline.htif_pcr_req_valid.htif_pcr_req_valid
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.htif_pcr_req_valid), line:25:37, endln:25:55
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.htif_pcr_req_valid)
      |vpiParent:
      \_port: (htif_pcr_req_valid), line:25:37, endln:25:55
      |vpiFullName:work@vscale_pipeline.htif_pcr_req_valid
      |vpiActual:
      \_logic_typespec: , line:25:37, endln:25:37
  |vpiPort:
  \_port: (htif_pcr_req_ready), line:26:38, endln:26:56
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_ready
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.htif_pcr_req_ready.htif_pcr_req_ready), line:26:38, endln:26:56
      |vpiParent:
      \_port: (htif_pcr_req_ready), line:26:38, endln:26:56
      |vpiName:htif_pcr_req_ready
      |vpiFullName:work@vscale_pipeline.htif_pcr_req_ready.htif_pcr_req_ready
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.htif_pcr_req_ready), line:26:38, endln:26:56
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.htif_pcr_req_ready)
      |vpiParent:
      \_port: (htif_pcr_req_ready), line:26:38, endln:26:56
      |vpiFullName:work@vscale_pipeline.htif_pcr_req_ready
      |vpiActual:
      \_logic_typespec: , line:26:38, endln:26:38
  |vpiPort:
  \_port: (htif_pcr_req_rw), line:27:37, endln:27:52
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_rw
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.htif_pcr_req_rw.htif_pcr_req_rw), line:27:37, endln:27:52
      |vpiParent:
      \_port: (htif_pcr_req_rw), line:27:37, endln:27:52
      |vpiName:htif_pcr_req_rw
      |vpiFullName:work@vscale_pipeline.htif_pcr_req_rw.htif_pcr_req_rw
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.htif_pcr_req_rw), line:27:37, endln:27:52
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.htif_pcr_req_rw)
      |vpiParent:
      \_port: (htif_pcr_req_rw), line:27:37, endln:27:52
      |vpiFullName:work@vscale_pipeline.htif_pcr_req_rw
      |vpiActual:
      \_logic_typespec: , line:27:37, endln:27:37
  |vpiPort:
  \_port: (htif_pcr_req_addr), line:28:40, endln:28:57
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_addr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.htif_pcr_req_addr.htif_pcr_req_addr), line:28:40, endln:28:57
      |vpiParent:
      \_port: (htif_pcr_req_addr), line:28:40, endln:28:57
      |vpiName:htif_pcr_req_addr
      |vpiFullName:work@vscale_pipeline.htif_pcr_req_addr.htif_pcr_req_addr
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.htif_pcr_req_addr), line:28:40, endln:28:57
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.htif_pcr_req_addr)
      |vpiParent:
      \_port: (htif_pcr_req_addr), line:28:40, endln:28:57
      |vpiFullName:work@vscale_pipeline.htif_pcr_req_addr
      |vpiActual:
      \_logic_typespec: , line:28:30, endln:28:38
  |vpiPort:
  \_port: (htif_pcr_req_data), line:29:40, endln:29:57
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.htif_pcr_req_data.htif_pcr_req_data), line:29:40, endln:29:57
      |vpiParent:
      \_port: (htif_pcr_req_data), line:29:40, endln:29:57
      |vpiName:htif_pcr_req_data
      |vpiFullName:work@vscale_pipeline.htif_pcr_req_data.htif_pcr_req_data
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.htif_pcr_req_data), line:29:40, endln:29:57
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.htif_pcr_req_data)
      |vpiParent:
      \_port: (htif_pcr_req_data), line:29:40, endln:29:57
      |vpiFullName:work@vscale_pipeline.htif_pcr_req_data
      |vpiActual:
      \_logic_typespec: , line:29:30, endln:29:38
  |vpiPort:
  \_port: (htif_pcr_resp_valid), line:30:38, endln:30:57
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_resp_valid
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.htif_pcr_resp_valid.htif_pcr_resp_valid), line:30:38, endln:30:57
      |vpiParent:
      \_port: (htif_pcr_resp_valid), line:30:38, endln:30:57
      |vpiName:htif_pcr_resp_valid
      |vpiFullName:work@vscale_pipeline.htif_pcr_resp_valid.htif_pcr_resp_valid
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.htif_pcr_resp_valid), line:30:38, endln:30:57
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.htif_pcr_resp_valid)
      |vpiParent:
      \_port: (htif_pcr_resp_valid), line:30:38, endln:30:57
      |vpiFullName:work@vscale_pipeline.htif_pcr_resp_valid
      |vpiActual:
      \_logic_typespec: , line:30:38, endln:30:38
  |vpiPort:
  \_port: (htif_pcr_resp_ready), line:31:37, endln:31:56
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_resp_ready
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.htif_pcr_resp_ready.htif_pcr_resp_ready), line:31:37, endln:31:56
      |vpiParent:
      \_port: (htif_pcr_resp_ready), line:31:37, endln:31:56
      |vpiName:htif_pcr_resp_ready
      |vpiFullName:work@vscale_pipeline.htif_pcr_resp_ready.htif_pcr_resp_ready
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.htif_pcr_resp_ready), line:31:37, endln:31:56
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.htif_pcr_resp_ready)
      |vpiParent:
      \_port: (htif_pcr_resp_ready), line:31:37, endln:31:56
      |vpiFullName:work@vscale_pipeline.htif_pcr_resp_ready
      |vpiActual:
      \_logic_typespec: , line:31:37, endln:31:37
  |vpiPort:
  \_port: (htif_pcr_resp_data), line:32:40, endln:32:58
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_resp_data
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_pipeline.htif_pcr_resp_data.htif_pcr_resp_data), line:32:40, endln:32:58
      |vpiParent:
      \_port: (htif_pcr_resp_data), line:32:40, endln:32:58
      |vpiName:htif_pcr_resp_data
      |vpiFullName:work@vscale_pipeline.htif_pcr_resp_data.htif_pcr_resp_data
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.htif_pcr_resp_data), line:32:40, endln:32:58
    |vpiTypedef:
    \_ref_typespec: (work@vscale_pipeline.htif_pcr_resp_data)
      |vpiParent:
      \_port: (htif_pcr_resp_data), line:32:40, endln:32:58
      |vpiFullName:work@vscale_pipeline.htif_pcr_resp_data
      |vpiActual:
      \_logic_typespec: , line:32:31, endln:32:39
  |vpiProcess:
  \_always: , line:206:4, endln:212:7
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiStmt:
    \_event_control: , line:206:11, endln:206:25
      |vpiParent:
      \_always: , line:206:4, endln:212:7
      |vpiCondition:
      \_operation: , line:206:13, endln:206:24
        |vpiParent:
        \_event_control: , line:206:11, endln:206:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_pipeline.clk), line:206:21, endln:206:24
          |vpiParent:
          \_operation: , line:206:13, endln:206:24
          |vpiName:clk
          |vpiFullName:work@vscale_pipeline.clk
          |vpiActual:
          \_logic_net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
      |vpiStmt:
      \_begin: (work@vscale_pipeline), line:206:26, endln:212:7
        |vpiParent:
        \_event_control: , line:206:11, endln:206:25
        |vpiFullName:work@vscale_pipeline
        |vpiStmt:
        \_if_else: , line:207:7, endln:211:10
          |vpiParent:
          \_begin: (work@vscale_pipeline), line:206:26, endln:212:7
          |vpiCondition:
          \_ref_obj: (work@vscale_pipeline.reset), line:207:11, endln:207:16
            |vpiParent:
            \_begin: (work@vscale_pipeline), line:206:26, endln:212:7
            |vpiName:reset
            |vpiFullName:work@vscale_pipeline.reset
            |vpiActual:
            \_logic_net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
          |vpiStmt:
          \_begin: (work@vscale_pipeline), line:207:18, endln:209:10
            |vpiParent:
            \_if_else: , line:207:7, endln:211:10
            |vpiFullName:work@vscale_pipeline
            |vpiStmt:
            \_assignment: , line:208:10, endln:208:26
              |vpiParent:
              \_begin: (work@vscale_pipeline), line:207:18, endln:209:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:208:19, endln:208:26
                |vpiDecompile:32'h200
                |vpiSize:32
                |HEX:200
                |vpiConstType:5
              |vpiLhs:
              \_ref_obj: (work@vscale_pipeline.PC_IF), line:208:10, endln:208:15
                |vpiParent:
                \_assignment: , line:208:10, endln:208:26
                |vpiName:PC_IF
                |vpiFullName:work@vscale_pipeline.PC_IF
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.PC_IF), line:73:43, endln:73:48
          |vpiElseStmt:
          \_if_stmt: , line:209:16, endln:211:10
            |vpiParent:
            \_if_else: , line:207:7, endln:211:10
            |vpiCondition:
            \_operation: , line:209:20, endln:209:29
              |vpiParent:
              \_if_else: , line:207:7, endln:211:10
              |vpiOpType:4
              |vpiOperand:
              \_ref_obj: (work@vscale_pipeline.stall_IF), line:209:21, endln:209:29
                |vpiParent:
                \_operation: , line:209:20, endln:209:29
                |vpiName:stall_IF
                |vpiFullName:work@vscale_pipeline.stall_IF
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.stall_IF), line:76:49, endln:76:57
            |vpiStmt:
            \_begin: (work@vscale_pipeline), line:209:31, endln:211:10
              |vpiParent:
              \_if_stmt: , line:209:16, endln:211:10
              |vpiFullName:work@vscale_pipeline
              |vpiStmt:
              \_assignment: , line:210:10, endln:210:25
                |vpiParent:
                \_begin: (work@vscale_pipeline), line:209:31, endln:211:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_pipeline.PC_PIF), line:210:19, endln:210:25
                  |vpiParent:
                  \_assignment: , line:210:10, endln:210:25
                  |vpiName:PC_PIF
                  |vpiFullName:work@vscale_pipeline.PC_PIF
                  |vpiActual:
                  \_logic_net: (work@vscale_pipeline.PC_PIF), line:70:43, endln:70:49
                |vpiLhs:
                \_ref_obj: (work@vscale_pipeline.PC_IF), line:210:10, endln:210:15
                  |vpiParent:
                  \_assignment: , line:210:10, endln:210:25
                  |vpiName:PC_IF
                  |vpiFullName:work@vscale_pipeline.PC_IF
                  |vpiActual:
                  \_logic_net: (work@vscale_pipeline.PC_IF), line:73:43, endln:73:48
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:214:4, endln:226:7
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiStmt:
    \_event_control: , line:214:11, endln:214:25
      |vpiParent:
      \_always: , line:214:4, endln:226:7
      |vpiCondition:
      \_operation: , line:214:13, endln:214:24
        |vpiParent:
        \_event_control: , line:214:11, endln:214:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_pipeline.clk), line:214:21, endln:214:24
          |vpiParent:
          \_operation: , line:214:13, endln:214:24
          |vpiName:clk
          |vpiFullName:work@vscale_pipeline.clk
          |vpiActual:
          \_logic_net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
      |vpiStmt:
      \_begin: (work@vscale_pipeline), line:214:26, endln:226:7
        |vpiParent:
        \_event_control: , line:214:11, endln:214:25
        |vpiFullName:work@vscale_pipeline
        |vpiStmt:
        \_if_else: , line:215:7, endln:225:10
          |vpiParent:
          \_begin: (work@vscale_pipeline), line:214:26, endln:226:7
          |vpiCondition:
          \_ref_obj: (work@vscale_pipeline.reset), line:215:11, endln:215:16
            |vpiParent:
            \_begin: (work@vscale_pipeline), line:214:26, endln:226:7
            |vpiName:reset
            |vpiFullName:work@vscale_pipeline.reset
            |vpiActual:
            \_logic_net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
          |vpiStmt:
          \_begin: (work@vscale_pipeline), line:215:18, endln:218:10
            |vpiParent:
            \_if_else: , line:215:7, endln:225:10
            |vpiFullName:work@vscale_pipeline
            |vpiStmt:
            \_assignment: , line:216:10, endln:216:20
              |vpiParent:
              \_begin: (work@vscale_pipeline), line:215:18, endln:218:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:216:19, endln:216:20
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_pipeline.PC_DX), line:216:10, endln:216:15
                |vpiParent:
                \_assignment: , line:216:10, endln:216:20
                |vpiName:PC_DX
                |vpiFullName:work@vscale_pipeline.PC_DX
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.PC_DX), line:79:43, endln:79:48
            |vpiStmt:
            \_assignment: , line:217:10, endln:217:32
              |vpiParent:
              \_begin: (work@vscale_pipeline), line:215:18, endln:218:10
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:217:21, endln:217:32
                |vpiDecompile:32'b0010011
                |vpiSize:32
                |BIN:0010011
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@vscale_pipeline.inst_DX), line:217:10, endln:217:17
                |vpiParent:
                \_assignment: , line:217:10, endln:217:32
                |vpiName:inst_DX
                |vpiFullName:work@vscale_pipeline.inst_DX
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.inst_DX), line:80:40, endln:80:47
          |vpiElseStmt:
          \_if_stmt: , line:218:16, endln:225:10
            |vpiParent:
            \_if_else: , line:215:7, endln:225:10
            |vpiCondition:
            \_operation: , line:218:20, endln:218:29
              |vpiParent:
              \_if_else: , line:215:7, endln:225:10
              |vpiOpType:4
              |vpiOperand:
              \_ref_obj: (work@vscale_pipeline.stall_DX), line:218:21, endln:218:29
                |vpiParent:
                \_operation: , line:218:20, endln:218:29
                |vpiName:stall_DX
                |vpiFullName:work@vscale_pipeline.stall_DX
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.stall_DX), line:83:49, endln:83:57
            |vpiStmt:
            \_begin: (work@vscale_pipeline), line:218:31, endln:225:10
              |vpiParent:
              \_if_stmt: , line:218:16, endln:225:10
              |vpiFullName:work@vscale_pipeline
              |vpiStmt:
              \_if_else: , line:219:10, endln:224:13
                |vpiParent:
                \_begin: (work@vscale_pipeline), line:218:31, endln:225:10
                |vpiCondition:
                \_ref_obj: (work@vscale_pipeline.kill_IF), line:219:14, endln:219:21
                  |vpiParent:
                  \_begin: (work@vscale_pipeline), line:218:31, endln:225:10
                  |vpiName:kill_IF
                  |vpiFullName:work@vscale_pipeline.kill_IF
                  |vpiActual:
                  \_logic_net: (work@vscale_pipeline.kill_IF), line:75:49, endln:75:56
                |vpiStmt:
                \_begin: (work@vscale_pipeline), line:219:23, endln:221:13
                  |vpiParent:
                  \_if_else: , line:219:10, endln:224:13
                  |vpiFullName:work@vscale_pipeline
                  |vpiStmt:
                  \_assignment: , line:220:13, endln:220:35
                    |vpiParent:
                    \_begin: (work@vscale_pipeline), line:219:23, endln:221:13
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:220:24, endln:220:35
                      |vpiDecompile:32'b0010011
                      |vpiSize:32
                      |BIN:0010011
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@vscale_pipeline.inst_DX), line:220:13, endln:220:20
                      |vpiParent:
                      \_assignment: , line:220:13, endln:220:35
                      |vpiName:inst_DX
                      |vpiFullName:work@vscale_pipeline.inst_DX
                      |vpiActual:
                      \_logic_net: (work@vscale_pipeline.inst_DX), line:80:40, endln:80:47
                |vpiElseStmt:
                \_begin: (work@vscale_pipeline), line:221:19, endln:224:13
                  |vpiParent:
                  \_if_else: , line:219:10, endln:224:13
                  |vpiFullName:work@vscale_pipeline
                  |vpiStmt:
                  \_assignment: , line:222:13, endln:222:27
                    |vpiParent:
                    \_begin: (work@vscale_pipeline), line:221:19, endln:224:13
                    |vpiOpType:82
                    |vpiRhs:
                    \_ref_obj: (work@vscale_pipeline.PC_IF), line:222:22, endln:222:27
                      |vpiParent:
                      \_assignment: , line:222:13, endln:222:27
                      |vpiName:PC_IF
                      |vpiFullName:work@vscale_pipeline.PC_IF
                      |vpiActual:
                      \_logic_net: (work@vscale_pipeline.PC_IF), line:73:43, endln:73:48
                    |vpiLhs:
                    \_ref_obj: (work@vscale_pipeline.PC_DX), line:222:13, endln:222:18
                      |vpiParent:
                      \_assignment: , line:222:13, endln:222:27
                      |vpiName:PC_DX
                      |vpiFullName:work@vscale_pipeline.PC_DX
                      |vpiActual:
                      \_logic_net: (work@vscale_pipeline.PC_DX), line:79:43, endln:79:48
                  |vpiStmt:
                  \_assignment: , line:223:13, endln:223:34
                    |vpiParent:
                    \_begin: (work@vscale_pipeline), line:221:19, endln:224:13
                    |vpiOpType:82
                    |vpiRhs:
                    \_ref_obj: (work@vscale_pipeline.imem_rdata), line:223:24, endln:223:34
                      |vpiParent:
                      \_assignment: , line:223:13, endln:223:34
                      |vpiName:imem_rdata
                      |vpiFullName:work@vscale_pipeline.imem_rdata
                      |vpiActual:
                      \_logic_net: (work@vscale_pipeline.imem_rdata), line:14:44, endln:14:54
                    |vpiLhs:
                    \_ref_obj: (work@vscale_pipeline.inst_DX), line:223:13, endln:223:20
                      |vpiParent:
                      \_assignment: , line:223:13, endln:223:34
                      |vpiName:inst_DX
                      |vpiFullName:work@vscale_pipeline.inst_DX
                      |vpiActual:
                      \_logic_net: (work@vscale_pipeline.inst_DX), line:80:40, endln:80:47
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:293:4, endln:307:7
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiStmt:
    \_event_control: , line:293:11, endln:293:25
      |vpiParent:
      \_always: , line:293:4, endln:307:7
      |vpiCondition:
      \_operation: , line:293:13, endln:293:24
        |vpiParent:
        \_event_control: , line:293:11, endln:293:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_pipeline.clk), line:293:21, endln:293:24
          |vpiParent:
          \_operation: , line:293:13, endln:293:24
          |vpiName:clk
          |vpiFullName:work@vscale_pipeline.clk
          |vpiActual:
          \_logic_net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
      |vpiStmt:
      \_begin: (work@vscale_pipeline), line:293:26, endln:307:7
        |vpiParent:
        \_event_control: , line:293:11, endln:293:25
        |vpiFullName:work@vscale_pipeline
        |vpiStmt:
        \_if_else: , line:294:7, endln:306:10
          |vpiParent:
          \_begin: (work@vscale_pipeline), line:293:26, endln:307:7
          |vpiCondition:
          \_ref_obj: (work@vscale_pipeline.reset), line:294:11, endln:294:16
            |vpiParent:
            \_begin: (work@vscale_pipeline), line:293:26, endln:307:7
            |vpiName:reset
            |vpiFullName:work@vscale_pipeline.reset
            |vpiActual:
            \_logic_net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
          |vpiStmt:
          \_begin: (work@vscale_pipeline), line:294:18, endln:300:10
            |vpiParent:
            \_if_else: , line:294:7, endln:306:10
            |vpiFullName:work@vscale_pipeline
            |vpiStmt:
            \_assignment: , line:296:10, endln:296:26
              |vpiParent:
              \_begin: (work@vscale_pipeline), line:294:18, endln:300:10
              |vpiOpType:82
              |vpiRhs:
              \_sys_func_call: ($random), line:296:19, endln:296:26
                |vpiParent:
                \_assignment: , line:296:10, endln:296:26
                |vpiName:$random
              |vpiLhs:
              \_ref_obj: (work@vscale_pipeline.PC_WB), line:296:10, endln:296:15
                |vpiParent:
                \_assignment: , line:296:10, endln:296:26
                |vpiName:PC_WB
                |vpiFullName:work@vscale_pipeline.PC_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.PC_WB), line:112:43, endln:112:48
            |vpiStmt:
            \_assignment: , line:297:10, endln:297:34
              |vpiParent:
              \_begin: (work@vscale_pipeline), line:294:18, endln:300:10
              |vpiOpType:82
              |vpiRhs:
              \_sys_func_call: ($random), line:297:27, endln:297:34
                |vpiParent:
                \_assignment: , line:297:10, endln:297:34
                |vpiName:$random
              |vpiLhs:
              \_ref_obj: (work@vscale_pipeline.store_data_WB), line:297:10, endln:297:23
                |vpiParent:
                \_assignment: , line:297:10, endln:297:34
                |vpiName:store_data_WB
                |vpiFullName:work@vscale_pipeline.store_data_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.store_data_WB), line:115:43, endln:115:56
            |vpiStmt:
            \_assignment: , line:298:10, endln:298:31
              |vpiParent:
              \_begin: (work@vscale_pipeline), line:294:18, endln:300:10
              |vpiOpType:82
              |vpiRhs:
              \_sys_func_call: ($random), line:298:24, endln:298:31
                |vpiParent:
                \_assignment: , line:298:10, endln:298:31
                |vpiName:$random
              |vpiLhs:
              \_ref_obj: (work@vscale_pipeline.alu_out_WB), line:298:10, endln:298:20
                |vpiParent:
                \_assignment: , line:298:10, endln:298:31
                |vpiName:alu_out_WB
                |vpiFullName:work@vscale_pipeline.alu_out_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.alu_out_WB), line:113:43, endln:113:53
          |vpiElseStmt:
          \_if_stmt: , line:300:16, endln:306:10
            |vpiParent:
            \_if_else: , line:294:7, endln:306:10
            |vpiCondition:
            \_operation: , line:300:20, endln:300:29
              |vpiParent:
              \_if_else: , line:294:7, endln:306:10
              |vpiOpType:4
              |vpiOperand:
              \_ref_obj: (work@vscale_pipeline.stall_WB), line:300:21, endln:300:29
                |vpiParent:
                \_operation: , line:300:20, endln:300:29
                |vpiName:stall_WB
                |vpiFullName:work@vscale_pipeline.stall_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.stall_WB), line:118:49, endln:118:57
            |vpiStmt:
            \_begin: (work@vscale_pipeline), line:300:31, endln:306:10
              |vpiParent:
              \_if_stmt: , line:300:16, endln:306:10
              |vpiFullName:work@vscale_pipeline
              |vpiStmt:
              \_assignment: , line:301:10, endln:301:24
                |vpiParent:
                \_begin: (work@vscale_pipeline), line:300:31, endln:306:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_pipeline.PC_DX), line:301:19, endln:301:24
                  |vpiParent:
                  \_assignment: , line:301:10, endln:301:24
                  |vpiName:PC_DX
                  |vpiFullName:work@vscale_pipeline.PC_DX
                  |vpiActual:
                  \_logic_net: (work@vscale_pipeline.PC_DX), line:79:43, endln:79:48
                |vpiLhs:
                \_ref_obj: (work@vscale_pipeline.PC_WB), line:301:10, endln:301:15
                  |vpiParent:
                  \_assignment: , line:301:10, endln:301:24
                  |vpiName:PC_WB
                  |vpiFullName:work@vscale_pipeline.PC_WB
                  |vpiActual:
                  \_logic_net: (work@vscale_pipeline.PC_WB), line:112:43, endln:112:48
              |vpiStmt:
              \_assignment: , line:302:10, endln:302:44
                |vpiParent:
                \_begin: (work@vscale_pipeline), line:300:31, endln:306:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_pipeline.rs2_data_bypassed), line:302:27, endln:302:44
                  |vpiParent:
                  \_assignment: , line:302:10, endln:302:44
                  |vpiName:rs2_data_bypassed
                  |vpiFullName:work@vscale_pipeline.rs2_data_bypassed
                  |vpiActual:
                  \_logic_net: (work@vscale_pipeline.rs2_data_bypassed), line:93:43, endln:93:60
                |vpiLhs:
                \_ref_obj: (work@vscale_pipeline.store_data_WB), line:302:10, endln:302:23
                  |vpiParent:
                  \_assignment: , line:302:10, endln:302:44
                  |vpiName:store_data_WB
                  |vpiFullName:work@vscale_pipeline.store_data_WB
                  |vpiActual:
                  \_logic_net: (work@vscale_pipeline.store_data_WB), line:115:43, endln:115:56
              |vpiStmt:
              \_assignment: , line:303:10, endln:303:31
                |vpiParent:
                \_begin: (work@vscale_pipeline), line:300:31, endln:306:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_pipeline.alu_out), line:303:24, endln:303:31
                  |vpiParent:
                  \_assignment: , line:303:10, endln:303:31
                  |vpiName:alu_out
                  |vpiFullName:work@vscale_pipeline.alu_out
                  |vpiActual:
                  \_logic_net: (work@vscale_pipeline.alu_out), line:97:43, endln:97:50
                |vpiLhs:
                \_ref_obj: (work@vscale_pipeline.alu_out_WB), line:303:10, endln:303:20
                  |vpiParent:
                  \_assignment: , line:303:10, endln:303:31
                  |vpiName:alu_out_WB
                  |vpiFullName:work@vscale_pipeline.alu_out_WB
                  |vpiActual:
                  \_logic_net: (work@vscale_pipeline.alu_out_WB), line:113:43, endln:113:53
              |vpiStmt:
              \_assignment: , line:304:10, endln:304:35
                |vpiParent:
                \_begin: (work@vscale_pipeline), line:300:31, endln:306:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_pipeline.csr_rdata), line:304:26, endln:304:35
                  |vpiParent:
                  \_assignment: , line:304:10, endln:304:35
                  |vpiName:csr_rdata
                  |vpiFullName:work@vscale_pipeline.csr_rdata
                  |vpiActual:
                  \_logic_net: (work@vscale_pipeline.csr_rdata), line:136:43, endln:136:52
                |vpiLhs:
                \_ref_obj: (work@vscale_pipeline.csr_rdata_WB), line:304:10, endln:304:22
                  |vpiParent:
                  \_assignment: , line:304:10, endln:304:35
                  |vpiName:csr_rdata_WB
                  |vpiFullName:work@vscale_pipeline.csr_rdata_WB
                  |vpiActual:
                  \_logic_net: (work@vscale_pipeline.csr_rdata_WB), line:114:43, endln:114:55
              |vpiStmt:
              \_assignment: , line:305:10, endln:305:35
                |vpiParent:
                \_begin: (work@vscale_pipeline), line:300:31, endln:306:10
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@vscale_pipeline.dmem_type), line:305:26, endln:305:35
                  |vpiParent:
                  \_assignment: , line:305:10, endln:305:35
                  |vpiName:dmem_type
                  |vpiFullName:work@vscale_pipeline.dmem_type
                  |vpiActual:
                  \_logic_net: (work@vscale_pipeline.dmem_type), line:101:35, endln:101:44
                |vpiLhs:
                \_ref_obj: (work@vscale_pipeline.dmem_type_WB), line:305:10, endln:305:22
                  |vpiParent:
                  \_assignment: , line:305:10, endln:305:35
                  |vpiName:dmem_type_WB
                  |vpiFullName:work@vscale_pipeline.dmem_type_WB
                  |vpiActual:
                  \_logic_net: (work@vscale_pipeline.dmem_type_WB), line:125:35, endln:125:47
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:310:4, endln:316:7
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiStmt:
    \_event_control: , line:310:11, endln:310:15
      |vpiParent:
      \_always: , line:310:4, endln:316:7
      |vpiStmt:
      \_begin: (work@vscale_pipeline), line:310:16, endln:316:7
        |vpiParent:
        \_event_control: , line:310:11, endln:310:15
        |vpiFullName:work@vscale_pipeline
        |vpiStmt:
        \_case_stmt: , line:311:7, endln:315:14
          |vpiParent:
          \_begin: (work@vscale_pipeline), line:310:16, endln:316:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_pipeline.wb_src_sel_WB), line:311:13, endln:311:26
            |vpiParent:
            \_begin: (work@vscale_pipeline), line:310:16, endln:316:7
            |vpiName:wb_src_sel_WB
            |vpiFullName:work@vscale_pipeline.wb_src_sel_WB
            |vpiActual:
            \_logic_net: (work@vscale_pipeline.wb_src_sel_WB), line:124:33, endln:124:46
          |vpiCaseItem:
          \_case_item: , line:312:9, endln:312:46
            |vpiParent:
            \_case_stmt: , line:311:7, endln:315:14
            |vpiExpr:
            \_constant: , line:312:9, endln:312:13
              |vpiParent:
              \_case_item: , line:312:9, endln:312:46
              |vpiDecompile:2'd2
              |vpiSize:2
              |DEC:2
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:312:16, endln:312:45
              |vpiParent:
              \_case_item: , line:312:9, endln:312:46
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_pipeline.csr_rdata_WB), line:312:33, endln:312:45
                |vpiParent:
                \_assignment: , line:312:16, endln:312:45
                |vpiName:csr_rdata_WB
                |vpiFullName:work@vscale_pipeline.csr_rdata_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.csr_rdata_WB), line:114:43, endln:114:55
              |vpiLhs:
              \_ref_obj: (work@vscale_pipeline.bypass_data_WB), line:312:16, endln:312:30
                |vpiParent:
                \_assignment: , line:312:16, endln:312:45
                |vpiName:bypass_data_WB
                |vpiFullName:work@vscale_pipeline.bypass_data_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.bypass_data_WB), line:119:43, endln:119:57
          |vpiCaseItem:
          \_case_item: , line:313:9, endln:313:48
            |vpiParent:
            \_case_stmt: , line:311:7, endln:315:14
            |vpiExpr:
            \_constant: , line:313:9, endln:313:13
              |vpiParent:
              \_case_item: , line:313:9, endln:313:48
              |vpiDecompile:2'd3
              |vpiSize:2
              |DEC:3
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:313:16, endln:313:47
              |vpiParent:
              \_case_item: , line:313:9, endln:313:48
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_pipeline.md_resp_result), line:313:33, endln:313:47
                |vpiParent:
                \_assignment: , line:313:16, endln:313:47
                |vpiName:md_resp_result
                |vpiFullName:work@vscale_pipeline.md_resp_result
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.md_resp_result), line:110:43, endln:110:57
              |vpiLhs:
              \_ref_obj: (work@vscale_pipeline.bypass_data_WB), line:313:16, endln:313:30
                |vpiParent:
                \_assignment: , line:313:16, endln:313:47
                |vpiName:bypass_data_WB
                |vpiFullName:work@vscale_pipeline.bypass_data_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.bypass_data_WB), line:119:43, endln:119:57
          |vpiCaseItem:
          \_case_item: , line:314:9, endln:314:47
            |vpiParent:
            \_case_stmt: , line:311:7, endln:315:14
            |vpiStmt:
            \_assignment: , line:314:19, endln:314:46
              |vpiParent:
              \_case_item: , line:314:9, endln:314:47
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_pipeline.alu_out_WB), line:314:36, endln:314:46
                |vpiParent:
                \_assignment: , line:314:19, endln:314:46
                |vpiName:alu_out_WB
                |vpiFullName:work@vscale_pipeline.alu_out_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.alu_out_WB), line:113:43, endln:113:53
              |vpiLhs:
              \_ref_obj: (work@vscale_pipeline.bypass_data_WB), line:314:19, endln:314:33
                |vpiParent:
                \_assignment: , line:314:19, endln:314:46
                |vpiName:bypass_data_WB
                |vpiFullName:work@vscale_pipeline.bypass_data_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.bypass_data_WB), line:119:43, endln:119:57
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:320:4, endln:328:7
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiStmt:
    \_event_control: , line:320:11, endln:320:15
      |vpiParent:
      \_always: , line:320:4, endln:328:7
      |vpiStmt:
      \_begin: (work@vscale_pipeline), line:320:16, endln:328:7
        |vpiParent:
        \_event_control: , line:320:11, endln:320:15
        |vpiFullName:work@vscale_pipeline
        |vpiStmt:
        \_case_stmt: , line:321:7, endln:327:14
          |vpiParent:
          \_begin: (work@vscale_pipeline), line:320:16, endln:328:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_pipeline.wb_src_sel_WB), line:321:13, endln:321:26
            |vpiParent:
            \_begin: (work@vscale_pipeline), line:320:16, endln:328:7
            |vpiName:wb_src_sel_WB
            |vpiFullName:work@vscale_pipeline.wb_src_sel_WB
            |vpiActual:
            \_logic_net: (work@vscale_pipeline.wb_src_sel_WB), line:124:33, endln:124:46
          |vpiCaseItem:
          \_case_item: , line:322:9, endln:322:44
            |vpiParent:
            \_case_stmt: , line:321:7, endln:327:14
            |vpiExpr:
            \_constant: , line:322:9, endln:322:13
              |vpiParent:
              \_case_item: , line:322:9, endln:322:44
              |vpiDecompile:2'd0
              |vpiSize:2
              |DEC:0
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:322:16, endln:322:43
              |vpiParent:
              \_case_item: , line:322:9, endln:322:44
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_pipeline.bypass_data_WB), line:322:29, endln:322:43
                |vpiParent:
                \_assignment: , line:322:16, endln:322:43
                |vpiName:bypass_data_WB
                |vpiFullName:work@vscale_pipeline.bypass_data_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.bypass_data_WB), line:119:43, endln:119:57
              |vpiLhs:
              \_ref_obj: (work@vscale_pipeline.wb_data_WB), line:322:16, endln:322:26
                |vpiParent:
                \_assignment: , line:322:16, endln:322:43
                |vpiName:wb_data_WB
                |vpiFullName:work@vscale_pipeline.wb_data_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.wb_data_WB), line:121:43, endln:121:53
          |vpiCaseItem:
          \_case_item: , line:323:9, endln:323:42
            |vpiParent:
            \_case_stmt: , line:321:7, endln:327:14
            |vpiExpr:
            \_constant: , line:323:9, endln:323:13
              |vpiParent:
              \_case_item: , line:323:9, endln:323:42
              |vpiDecompile:2'd1
              |vpiSize:2
              |DEC:1
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:323:16, endln:323:41
              |vpiParent:
              \_case_item: , line:323:9, endln:323:42
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_pipeline.load_data_WB), line:323:29, endln:323:41
                |vpiParent:
                \_assignment: , line:323:16, endln:323:41
                |vpiName:load_data_WB
                |vpiFullName:work@vscale_pipeline.load_data_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.load_data_WB), line:120:43, endln:120:55
              |vpiLhs:
              \_ref_obj: (work@vscale_pipeline.wb_data_WB), line:323:16, endln:323:26
                |vpiParent:
                \_assignment: , line:323:16, endln:323:41
                |vpiName:wb_data_WB
                |vpiFullName:work@vscale_pipeline.wb_data_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.wb_data_WB), line:121:43, endln:121:53
          |vpiCaseItem:
          \_case_item: , line:324:9, endln:324:44
            |vpiParent:
            \_case_stmt: , line:321:7, endln:327:14
            |vpiExpr:
            \_constant: , line:324:9, endln:324:13
              |vpiParent:
              \_case_item: , line:324:9, endln:324:44
              |vpiDecompile:2'd2
              |vpiSize:2
              |DEC:2
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:324:16, endln:324:43
              |vpiParent:
              \_case_item: , line:324:9, endln:324:44
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_pipeline.bypass_data_WB), line:324:29, endln:324:43
                |vpiParent:
                \_assignment: , line:324:16, endln:324:43
                |vpiName:bypass_data_WB
                |vpiFullName:work@vscale_pipeline.bypass_data_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.bypass_data_WB), line:119:43, endln:119:57
              |vpiLhs:
              \_ref_obj: (work@vscale_pipeline.wb_data_WB), line:324:16, endln:324:26
                |vpiParent:
                \_assignment: , line:324:16, endln:324:43
                |vpiName:wb_data_WB
                |vpiFullName:work@vscale_pipeline.wb_data_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.wb_data_WB), line:121:43, endln:121:53
          |vpiCaseItem:
          \_case_item: , line:325:9, endln:325:44
            |vpiParent:
            \_case_stmt: , line:321:7, endln:327:14
            |vpiExpr:
            \_constant: , line:325:9, endln:325:13
              |vpiParent:
              \_case_item: , line:325:9, endln:325:44
              |vpiDecompile:2'd3
              |vpiSize:2
              |DEC:3
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:325:16, endln:325:43
              |vpiParent:
              \_case_item: , line:325:9, endln:325:44
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_pipeline.bypass_data_WB), line:325:29, endln:325:43
                |vpiParent:
                \_assignment: , line:325:16, endln:325:43
                |vpiName:bypass_data_WB
                |vpiFullName:work@vscale_pipeline.bypass_data_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.bypass_data_WB), line:119:43, endln:119:57
              |vpiLhs:
              \_ref_obj: (work@vscale_pipeline.wb_data_WB), line:325:16, endln:325:26
                |vpiParent:
                \_assignment: , line:325:16, endln:325:43
                |vpiName:wb_data_WB
                |vpiFullName:work@vscale_pipeline.wb_data_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.wb_data_WB), line:121:43, endln:121:53
          |vpiCaseItem:
          \_case_item: , line:326:9, endln:326:47
            |vpiParent:
            \_case_stmt: , line:321:7, endln:327:14
            |vpiStmt:
            \_assignment: , line:326:19, endln:326:46
              |vpiParent:
              \_case_item: , line:326:9, endln:326:47
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_pipeline.bypass_data_WB), line:326:32, endln:326:46
                |vpiParent:
                \_assignment: , line:326:19, endln:326:46
                |vpiName:bypass_data_WB
                |vpiFullName:work@vscale_pipeline.bypass_data_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.bypass_data_WB), line:119:43, endln:119:57
              |vpiLhs:
              \_ref_obj: (work@vscale_pipeline.wb_data_WB), line:326:19, endln:326:29
                |vpiParent:
                \_assignment: , line:326:19, endln:326:46
                |vpiName:wb_data_WB
                |vpiFullName:work@vscale_pipeline.wb_data_WB
                |vpiActual:
                \_logic_net: (work@vscale_pipeline.wb_data_WB), line:121:43, endln:121:53
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:204:11, endln:204:29
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_ref_obj: (work@vscale_pipeline.PC_PIF), line:204:23, endln:204:29
      |vpiParent:
      \_cont_assign: , line:204:11, endln:204:29
      |vpiName:PC_PIF
      |vpiFullName:work@vscale_pipeline.PC_PIF
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.PC_PIF), line:70:43, endln:70:49
    |vpiLhs:
    \_ref_obj: (work@vscale_pipeline.imem_addr), line:204:11, endln:204:20
      |vpiParent:
      \_cont_assign: , line:204:11, endln:204:29
      |vpiName:imem_addr
      |vpiFullName:work@vscale_pipeline.imem_addr
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.imem_addr), line:13:45, endln:13:54
  |vpiContAssign:
  \_cont_assign: , line:228:11, endln:228:36
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_part_select: inst_DX (work@vscale_pipeline.inst_DX), line:228:22, endln:228:36
      |vpiParent:
      \_cont_assign: , line:228:11, endln:228:36
      |vpiName:inst_DX
      |vpiFullName:work@vscale_pipeline.inst_DX
      |vpiDefName:inst_DX
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_constant: , line:228:30, endln:228:32
        |vpiDecompile:19
        |vpiSize:64
        |UINT:19
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:228:33, endln:228:35
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_pipeline.rs1_addr), line:228:11, endln:228:19
      |vpiParent:
      \_cont_assign: , line:228:11, endln:228:36
      |vpiName:rs1_addr
      |vpiFullName:work@vscale_pipeline.rs1_addr
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.rs1_addr), line:88:35, endln:88:43
  |vpiContAssign:
  \_cont_assign: , line:229:11, endln:229:36
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_part_select: inst_DX (work@vscale_pipeline.inst_DX), line:229:22, endln:229:36
      |vpiParent:
      \_cont_assign: , line:229:11, endln:229:36
      |vpiName:inst_DX
      |vpiFullName:work@vscale_pipeline.inst_DX
      |vpiDefName:inst_DX
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_constant: , line:229:30, endln:229:32
        |vpiDecompile:24
        |vpiSize:64
        |UINT:24
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:229:33, endln:229:35
        |vpiDecompile:20
        |vpiSize:64
        |UINT:20
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_pipeline.rs2_addr), line:229:11, endln:229:19
      |vpiParent:
      \_cont_assign: , line:229:11, endln:229:36
      |vpiName:rs2_addr
      |vpiFullName:work@vscale_pipeline.rs2_addr
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.rs2_addr), line:91:35, endln:91:43
  |vpiContAssign:
  \_cont_assign: , line:262:11, endln:262:69
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_operation: , line:262:31, endln:262:69
      |vpiParent:
      \_cont_assign: , line:262:11, endln:262:69
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@vscale_pipeline.bypass_rs1), line:262:31, endln:262:41
        |vpiParent:
        \_operation: , line:262:31, endln:262:69
        |vpiName:bypass_rs1
        |vpiFullName:work@vscale_pipeline.bypass_rs1
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.bypass_rs1), line:99:49, endln:99:59
      |vpiOperand:
      \_ref_obj: (work@vscale_pipeline.bypass_data_WB), line:262:44, endln:262:58
        |vpiParent:
        \_operation: , line:262:31, endln:262:69
        |vpiName:bypass_data_WB
        |vpiFullName:work@vscale_pipeline.bypass_data_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.bypass_data_WB), line:119:43, endln:119:57
      |vpiOperand:
      \_ref_obj: (work@vscale_pipeline.rs1_data), line:262:61, endln:262:69
        |vpiParent:
        \_operation: , line:262:31, endln:262:69
        |vpiName:rs1_data
        |vpiFullName:work@vscale_pipeline.rs1_data
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.rs1_data), line:89:43, endln:89:51
    |vpiLhs:
    \_ref_obj: (work@vscale_pipeline.rs1_data_bypassed), line:262:11, endln:262:28
      |vpiParent:
      \_cont_assign: , line:262:11, endln:262:69
      |vpiName:rs1_data_bypassed
      |vpiFullName:work@vscale_pipeline.rs1_data_bypassed
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.rs1_data_bypassed), line:90:43, endln:90:60
  |vpiContAssign:
  \_cont_assign: , line:263:11, endln:263:69
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_operation: , line:263:31, endln:263:69
      |vpiParent:
      \_cont_assign: , line:263:11, endln:263:69
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@vscale_pipeline.bypass_rs2), line:263:31, endln:263:41
        |vpiParent:
        \_operation: , line:263:31, endln:263:69
        |vpiName:bypass_rs2
        |vpiFullName:work@vscale_pipeline.bypass_rs2
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.bypass_rs2), line:100:49, endln:100:59
      |vpiOperand:
      \_ref_obj: (work@vscale_pipeline.bypass_data_WB), line:263:44, endln:263:58
        |vpiParent:
        \_operation: , line:263:31, endln:263:69
        |vpiName:bypass_data_WB
        |vpiFullName:work@vscale_pipeline.bypass_data_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.bypass_data_WB), line:119:43, endln:119:57
      |vpiOperand:
      \_ref_obj: (work@vscale_pipeline.rs2_data), line:263:61, endln:263:69
        |vpiParent:
        \_operation: , line:263:31, endln:263:69
        |vpiName:rs2_data
        |vpiFullName:work@vscale_pipeline.rs2_data
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.rs2_data), line:92:43, endln:92:51
    |vpiLhs:
    \_ref_obj: (work@vscale_pipeline.rs2_data_bypassed), line:263:11, endln:263:28
      |vpiParent:
      \_cont_assign: , line:263:11, endln:263:69
      |vpiName:rs2_data_bypassed
      |vpiFullName:work@vscale_pipeline.rs2_data_bypassed
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.rs2_data_bypassed), line:93:43, endln:93:60
  |vpiContAssign:
  \_cont_assign: , line:288:11, endln:288:32
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_bit_select: (work@vscale_pipeline.alu_out), line:288:30, endln:288:31
      |vpiParent:
      \_cont_assign: , line:288:11, endln:288:32
      |vpiName:alu_out
      |vpiFullName:work@vscale_pipeline.alu_out
      |vpiIndex:
      \_constant: , line:288:30, endln:288:31
        |vpiParent:
        \_bit_select: (work@vscale_pipeline.alu_out), line:288:30, endln:288:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_pipeline.cmp_true), line:288:11, endln:288:19
      |vpiParent:
      \_cont_assign: , line:288:11, endln:288:32
      |vpiName:cmp_true
      |vpiFullName:work@vscale_pipeline.cmp_true
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.cmp_true), line:98:49, endln:98:57
  |vpiContAssign:
  \_cont_assign: , line:291:11, endln:291:30
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_ref_obj: (work@vscale_pipeline.alu_out), line:291:23, endln:291:30
      |vpiParent:
      \_cont_assign: , line:291:11, endln:291:30
      |vpiName:alu_out
      |vpiFullName:work@vscale_pipeline.alu_out
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.alu_out), line:97:43, endln:97:50
    |vpiLhs:
    \_ref_obj: (work@vscale_pipeline.dmem_addr), line:291:11, endln:291:20
      |vpiParent:
      \_cont_assign: , line:291:11, endln:291:30
      |vpiName:dmem_addr
      |vpiFullName:work@vscale_pipeline.dmem_addr
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.dmem_addr), line:20:45, endln:20:54
  |vpiContAssign:
  \_cont_assign: , line:318:11, endln:318:71
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_func_call: (load_data), line:318:26, endln:318:71
      |vpiParent:
      \_cont_assign: , line:318:11, endln:318:71
      |vpiArgument:
      \_ref_obj: (work@vscale_pipeline.alu_out_WB), line:318:36, endln:318:46
        |vpiParent:
        \_func_call: (load_data), line:318:26, endln:318:71
        |vpiName:alu_out_WB
        |vpiFullName:work@vscale_pipeline.alu_out_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.alu_out_WB), line:113:43, endln:113:53
      |vpiArgument:
      \_ref_obj: (work@vscale_pipeline.dmem_rdata), line:318:47, endln:318:57
        |vpiParent:
        \_func_call: (load_data), line:318:26, endln:318:71
        |vpiName:dmem_rdata
        |vpiFullName:work@vscale_pipeline.dmem_rdata
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.dmem_rdata), line:22:44, endln:22:54
      |vpiArgument:
      \_ref_obj: (work@vscale_pipeline.dmem_type_WB), line:318:58, endln:318:70
        |vpiParent:
        \_func_call: (load_data), line:318:26, endln:318:71
        |vpiName:dmem_type_WB
        |vpiFullName:work@vscale_pipeline.dmem_type_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.dmem_type_WB), line:125:35, endln:125:47
      |vpiName:load_data
      |vpiFunction:
      \_function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
    |vpiLhs:
    \_ref_obj: (work@vscale_pipeline.load_data_WB), line:318:11, endln:318:23
      |vpiParent:
      \_cont_assign: , line:318:11, endln:318:71
      |vpiName:load_data_WB
      |vpiFullName:work@vscale_pipeline.load_data_WB
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.load_data_WB), line:120:43, endln:120:55
  |vpiContAssign:
  \_cont_assign: , line:331:11, endln:331:81
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_func_call: (store_data), line:331:32, endln:331:81
      |vpiParent:
      \_cont_assign: , line:331:11, endln:331:81
      |vpiArgument:
      \_ref_obj: (work@vscale_pipeline.alu_out_WB), line:331:43, endln:331:53
        |vpiParent:
        \_func_call: (store_data), line:331:32, endln:331:81
        |vpiName:alu_out_WB
        |vpiFullName:work@vscale_pipeline.alu_out_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.alu_out_WB), line:113:43, endln:113:53
      |vpiArgument:
      \_ref_obj: (work@vscale_pipeline.store_data_WB), line:331:54, endln:331:67
        |vpiParent:
        \_func_call: (store_data), line:331:32, endln:331:81
        |vpiName:store_data_WB
        |vpiFullName:work@vscale_pipeline.store_data_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.store_data_WB), line:115:43, endln:115:56
      |vpiArgument:
      \_ref_obj: (work@vscale_pipeline.dmem_type_WB), line:331:68, endln:331:80
        |vpiParent:
        \_func_call: (store_data), line:331:32, endln:331:81
        |vpiName:dmem_type_WB
        |vpiFullName:work@vscale_pipeline.dmem_type_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.dmem_type_WB), line:125:35, endln:125:47
      |vpiName:store_data
      |vpiFunction:
      \_function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
    |vpiLhs:
    \_ref_obj: (work@vscale_pipeline.dmem_wdata_delayed), line:331:11, endln:331:29
      |vpiParent:
      \_cont_assign: , line:331:11, endln:331:81
      |vpiName:dmem_wdata_delayed
      |vpiFullName:work@vscale_pipeline.dmem_wdata_delayed
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.dmem_wdata_delayed), line:21:45, endln:21:63
  |vpiContAssign:
  \_cont_assign: , line:336:11, endln:336:36
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_part_select: inst_DX (work@vscale_pipeline.inst_DX), line:336:22, endln:336:36
      |vpiParent:
      \_cont_assign: , line:336:11, endln:336:36
      |vpiName:inst_DX
      |vpiFullName:work@vscale_pipeline.inst_DX
      |vpiDefName:inst_DX
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_constant: , line:336:30, endln:336:32
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:336:33, endln:336:35
        |vpiDecompile:20
        |vpiSize:64
        |UINT:20
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_pipeline.csr_addr), line:336:11, endln:336:19
      |vpiParent:
      \_cont_assign: , line:336:11, endln:336:36
      |vpiName:csr_addr
      |vpiFullName:work@vscale_pipeline.csr_addr
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.csr_addr), line:128:36, endln:128:44
  |vpiContAssign:
  \_cont_assign: , line:337:11, endln:337:73
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_operation: , line:337:23, endln:337:73
      |vpiParent:
      \_cont_assign: , line:337:11, endln:337:73
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@vscale_pipeline.csr_imm_sel), line:337:24, endln:337:35
        |vpiParent:
        \_operation: , line:337:23, endln:337:73
        |vpiName:csr_imm_sel
        |vpiFullName:work@vscale_pipeline.csr_imm_sel
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.csr_imm_sel), line:130:49, endln:130:60
      |vpiOperand:
      \_part_select: inst_DX (work@vscale_pipeline.inst_DX), line:337:39, endln:337:53
        |vpiParent:
        \_operation: , line:337:23, endln:337:73
        |vpiName:inst_DX
        |vpiFullName:work@vscale_pipeline.inst_DX
        |vpiDefName:inst_DX
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:337:47, endln:337:49
          |vpiDecompile:19
          |vpiSize:64
          |UINT:19
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:337:50, endln:337:52
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@vscale_pipeline.rs1_data_bypassed), line:337:56, endln:337:73
        |vpiParent:
        \_operation: , line:337:23, endln:337:73
        |vpiName:rs1_data_bypassed
        |vpiFullName:work@vscale_pipeline.rs1_data_bypassed
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.rs1_data_bypassed), line:90:43, endln:90:60
    |vpiLhs:
    \_ref_obj: (work@vscale_pipeline.csr_wdata), line:337:11, endln:337:20
      |vpiParent:
      \_cont_assign: , line:337:11, endln:337:73
      |vpiName:csr_wdata
      |vpiFullName:work@vscale_pipeline.csr_wdata
      |vpiActual:
      \_logic_net: (work@vscale_pipeline.csr_wdata), line:135:43, endln:135:52
  |vpiRefModule:
  \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:ctrl
    |vpiDefName:work@vscale_ctrl
    |vpiActual:
    \_module_inst: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiPort:
    \_port: (clk), line:145:21, endln:145:30
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:clk
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.clk.clk), line:145:26, endln:145:29
        |vpiParent:
        \_port: (clk), line:145:21, endln:145:30
        |vpiName:clk
        |vpiFullName:work@vscale_pipeline.ctrl.clk.clk
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
    |vpiPort:
    \_port: (reset), line:146:21, endln:146:34
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:reset
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.reset.reset), line:146:28, endln:146:33
        |vpiParent:
        \_port: (reset), line:146:21, endln:146:34
        |vpiName:reset
        |vpiFullName:work@vscale_pipeline.ctrl.reset.reset
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
    |vpiPort:
    \_port: (inst_DX), line:147:21, endln:147:38
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:inst_DX
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.inst_DX.inst_DX), line:147:30, endln:147:37
        |vpiParent:
        \_port: (inst_DX), line:147:21, endln:147:38
        |vpiName:inst_DX
        |vpiFullName:work@vscale_pipeline.ctrl.inst_DX.inst_DX
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.inst_DX), line:80:40, endln:80:47
    |vpiPort:
    \_port: (imem_wait), line:148:21, endln:148:42
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:imem_wait
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.imem_wait.imem_wait), line:148:32, endln:148:41
        |vpiParent:
        \_port: (imem_wait), line:148:21, endln:148:42
        |vpiName:imem_wait
        |vpiFullName:work@vscale_pipeline.ctrl.imem_wait.imem_wait
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.imem_wait), line:12:37, endln:12:46
    |vpiPort:
    \_port: (imem_badmem_e), line:149:21, endln:149:50
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:imem_badmem_e
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.imem_badmem_e.imem_badmem_e), line:149:36, endln:149:49
        |vpiParent:
        \_port: (imem_badmem_e), line:149:21, endln:149:50
        |vpiName:imem_badmem_e
        |vpiFullName:work@vscale_pipeline.ctrl.imem_badmem_e.imem_badmem_e
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.imem_badmem_e), line:15:37, endln:15:50
    |vpiPort:
    \_port: (dmem_wait), line:150:21, endln:150:42
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:dmem_wait
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.dmem_wait.dmem_wait), line:150:32, endln:150:41
        |vpiParent:
        \_port: (dmem_wait), line:150:21, endln:150:42
        |vpiName:dmem_wait
        |vpiFullName:work@vscale_pipeline.ctrl.dmem_wait.dmem_wait
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.dmem_wait), line:16:37, endln:16:46
    |vpiPort:
    \_port: (dmem_badmem_e), line:151:21, endln:151:50
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:dmem_badmem_e
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.dmem_badmem_e.dmem_badmem_e), line:151:36, endln:151:49
        |vpiParent:
        \_port: (dmem_badmem_e), line:151:21, endln:151:50
        |vpiName:dmem_badmem_e
        |vpiFullName:work@vscale_pipeline.ctrl.dmem_badmem_e.dmem_badmem_e
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.dmem_badmem_e), line:23:37, endln:23:50
    |vpiPort:
    \_port: (cmp_true), line:152:21, endln:152:40
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:cmp_true
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.cmp_true.cmp_true), line:152:31, endln:152:39
        |vpiParent:
        \_port: (cmp_true), line:152:21, endln:152:40
        |vpiName:cmp_true
        |vpiFullName:work@vscale_pipeline.ctrl.cmp_true.cmp_true
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.cmp_true), line:98:49, endln:98:57
    |vpiPort:
    \_port: (PC_src_sel), line:153:21, endln:153:44
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:PC_src_sel
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.PC_src_sel.PC_src_sel), line:153:33, endln:153:43
        |vpiParent:
        \_port: (PC_src_sel), line:153:21, endln:153:44
        |vpiName:PC_src_sel
        |vpiFullName:work@vscale_pipeline.ctrl.PC_src_sel.PC_src_sel
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.PC_src_sel), line:69:33, endln:69:43
    |vpiPort:
    \_port: (imm_type), line:154:21, endln:154:40
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:imm_type
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.imm_type.imm_type), line:154:31, endln:154:39
        |vpiParent:
        \_port: (imm_type), line:154:21, endln:154:40
        |vpiName:imm_type
        |vpiFullName:work@vscale_pipeline.ctrl.imm_type.imm_type
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.imm_type), line:84:35, endln:84:43
    |vpiPort:
    \_port: (src_a_sel), line:155:21, endln:155:42
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:src_a_sel
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.src_a_sel.src_a_sel), line:155:32, endln:155:41
        |vpiParent:
        \_port: (src_a_sel), line:155:21, endln:155:42
        |vpiName:src_a_sel
        |vpiFullName:work@vscale_pipeline.ctrl.src_a_sel.src_a_sel
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.src_a_sel), line:86:34, endln:86:43
    |vpiPort:
    \_port: (src_b_sel), line:156:21, endln:156:42
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:src_b_sel
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.src_b_sel.src_b_sel), line:156:32, endln:156:41
        |vpiParent:
        \_port: (src_b_sel), line:156:21, endln:156:42
        |vpiName:src_b_sel
        |vpiFullName:work@vscale_pipeline.ctrl.src_b_sel.src_b_sel
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.src_b_sel), line:87:34, endln:87:43
    |vpiPort:
    \_port: (bypass_rs1), line:157:21, endln:157:44
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:bypass_rs1
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.bypass_rs1.bypass_rs1), line:157:33, endln:157:43
        |vpiParent:
        \_port: (bypass_rs1), line:157:21, endln:157:44
        |vpiName:bypass_rs1
        |vpiFullName:work@vscale_pipeline.ctrl.bypass_rs1.bypass_rs1
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.bypass_rs1), line:99:49, endln:99:59
    |vpiPort:
    \_port: (bypass_rs2), line:158:21, endln:158:44
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:bypass_rs2
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.bypass_rs2.bypass_rs2), line:158:33, endln:158:43
        |vpiParent:
        \_port: (bypass_rs2), line:158:21, endln:158:44
        |vpiName:bypass_rs2
        |vpiFullName:work@vscale_pipeline.ctrl.bypass_rs2.bypass_rs2
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.bypass_rs2), line:100:49, endln:100:59
    |vpiPort:
    \_port: (alu_op), line:159:21, endln:159:36
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:alu_op
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.alu_op.alu_op), line:159:29, endln:159:35
        |vpiParent:
        \_port: (alu_op), line:159:21, endln:159:36
        |vpiName:alu_op
        |vpiFullName:work@vscale_pipeline.ctrl.alu_op.alu_op
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.alu_op), line:94:37, endln:94:43
    |vpiPort:
    \_port: (dmem_en), line:160:21, endln:160:38
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:dmem_en
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.dmem_en.dmem_en), line:160:30, endln:160:37
        |vpiParent:
        \_port: (dmem_en), line:160:21, endln:160:38
        |vpiName:dmem_en
        |vpiFullName:work@vscale_pipeline.ctrl.dmem_en.dmem_en
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.dmem_en), line:17:38, endln:17:45
    |vpiPort:
    \_port: (dmem_wen), line:161:21, endln:161:40
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:dmem_wen
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.dmem_wen.dmem_wen), line:161:31, endln:161:39
        |vpiParent:
        \_port: (dmem_wen), line:161:21, endln:161:40
        |vpiName:dmem_wen
        |vpiFullName:work@vscale_pipeline.ctrl.dmem_wen.dmem_wen
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.dmem_wen), line:18:38, endln:18:46
    |vpiPort:
    \_port: (dmem_size), line:162:21, endln:162:42
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:dmem_size
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.dmem_size.dmem_size), line:162:32, endln:162:41
        |vpiParent:
        \_port: (dmem_size), line:162:21, endln:162:42
        |vpiName:dmem_size
        |vpiFullName:work@vscale_pipeline.ctrl.dmem_size.dmem_size
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.dmem_size), line:19:39, endln:19:48
    |vpiPort:
    \_port: (dmem_type), line:163:21, endln:163:42
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:dmem_type
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.dmem_type.dmem_type), line:163:32, endln:163:41
        |vpiParent:
        \_port: (dmem_type), line:163:21, endln:163:42
        |vpiName:dmem_type
        |vpiFullName:work@vscale_pipeline.ctrl.dmem_type.dmem_type
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.dmem_type), line:101:35, endln:101:44
    |vpiPort:
    \_port: (md_req_valid), line:164:21, endln:164:48
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:md_req_valid
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.md_req_valid.md_req_valid), line:164:35, endln:164:47
        |vpiParent:
        \_port: (md_req_valid), line:164:21, endln:164:48
        |vpiName:md_req_valid
        |vpiFullName:work@vscale_pipeline.ctrl.md_req_valid.md_req_valid
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.md_req_valid), line:103:49, endln:103:61
    |vpiPort:
    \_port: (md_req_ready), line:165:21, endln:165:48
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:md_req_ready
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.md_req_ready.md_req_ready), line:165:35, endln:165:47
        |vpiParent:
        \_port: (md_req_ready), line:165:21, endln:165:48
        |vpiName:md_req_ready
        |vpiFullName:work@vscale_pipeline.ctrl.md_req_ready.md_req_ready
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.md_req_ready), line:104:49, endln:104:61
    |vpiPort:
    \_port: (md_req_op), line:166:21, endln:166:42
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:md_req_op
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.md_req_op.md_req_op), line:166:32, endln:166:41
        |vpiParent:
        \_port: (md_req_op), line:166:21, endln:166:42
        |vpiName:md_req_op
        |vpiFullName:work@vscale_pipeline.ctrl.md_req_op.md_req_op
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.md_req_op), line:108:38, endln:108:47
    |vpiPort:
    \_port: (md_req_in_1_signed), line:167:21, endln:167:60
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:md_req_in_1_signed
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.md_req_in_1_signed.md_req_in_1_signed), line:167:41, endln:167:59
        |vpiParent:
        \_port: (md_req_in_1_signed), line:167:21, endln:167:60
        |vpiName:md_req_in_1_signed
        |vpiFullName:work@vscale_pipeline.ctrl.md_req_in_1_signed.md_req_in_1_signed
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.md_req_in_1_signed), line:105:49, endln:105:67
    |vpiPort:
    \_port: (md_req_in_2_signed), line:168:21, endln:168:60
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:md_req_in_2_signed
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.md_req_in_2_signed.md_req_in_2_signed), line:168:41, endln:168:59
        |vpiParent:
        \_port: (md_req_in_2_signed), line:168:21, endln:168:60
        |vpiName:md_req_in_2_signed
        |vpiFullName:work@vscale_pipeline.ctrl.md_req_in_2_signed.md_req_in_2_signed
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.md_req_in_2_signed), line:106:49, endln:106:67
    |vpiPort:
    \_port: (md_req_out_sel), line:169:21, endln:169:52
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:md_req_out_sel
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.md_req_out_sel.md_req_out_sel), line:169:37, endln:169:51
        |vpiParent:
        \_port: (md_req_out_sel), line:169:21, endln:169:52
        |vpiName:md_req_out_sel
        |vpiFullName:work@vscale_pipeline.ctrl.md_req_out_sel.md_req_out_sel
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.md_req_out_sel), line:107:33, endln:107:47
    |vpiPort:
    \_port: (md_resp_valid), line:170:21, endln:170:50
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:md_resp_valid
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.md_resp_valid.md_resp_valid), line:170:36, endln:170:49
        |vpiParent:
        \_port: (md_resp_valid), line:170:21, endln:170:50
        |vpiName:md_resp_valid
        |vpiFullName:work@vscale_pipeline.ctrl.md_resp_valid.md_resp_valid
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.md_resp_valid), line:109:49, endln:109:62
    |vpiPort:
    \_port: (wr_reg_WB), line:171:21, endln:171:42
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:wr_reg_WB
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.wr_reg_WB.wr_reg_WB), line:171:32, endln:171:41
        |vpiParent:
        \_port: (wr_reg_WB), line:171:21, endln:171:42
        |vpiName:wr_reg_WB
        |vpiFullName:work@vscale_pipeline.ctrl.wr_reg_WB.wr_reg_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.wr_reg_WB), line:123:49, endln:123:58
    |vpiPort:
    \_port: (reg_to_wr_WB), line:172:21, endln:172:48
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:reg_to_wr_WB
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.reg_to_wr_WB.reg_to_wr_WB), line:172:35, endln:172:47
        |vpiParent:
        \_port: (reg_to_wr_WB), line:172:21, endln:172:48
        |vpiName:reg_to_wr_WB
        |vpiFullName:work@vscale_pipeline.ctrl.reg_to_wr_WB.reg_to_wr_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.reg_to_wr_WB), line:122:35, endln:122:47
    |vpiPort:
    \_port: (wb_src_sel_WB), line:173:21, endln:173:50
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:wb_src_sel_WB
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.wb_src_sel_WB.wb_src_sel_WB), line:173:36, endln:173:49
        |vpiParent:
        \_port: (wb_src_sel_WB), line:173:21, endln:173:50
        |vpiName:wb_src_sel_WB
        |vpiFullName:work@vscale_pipeline.ctrl.wb_src_sel_WB.wb_src_sel_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.wb_src_sel_WB), line:124:33, endln:124:46
    |vpiPort:
    \_port: (stall_IF), line:174:21, endln:174:40
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:stall_IF
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.stall_IF.stall_IF), line:174:31, endln:174:39
        |vpiParent:
        \_port: (stall_IF), line:174:21, endln:174:40
        |vpiName:stall_IF
        |vpiFullName:work@vscale_pipeline.ctrl.stall_IF.stall_IF
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.stall_IF), line:76:49, endln:76:57
    |vpiPort:
    \_port: (kill_IF), line:175:21, endln:175:38
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:kill_IF
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.kill_IF.kill_IF), line:175:30, endln:175:37
        |vpiParent:
        \_port: (kill_IF), line:175:21, endln:175:38
        |vpiName:kill_IF
        |vpiFullName:work@vscale_pipeline.ctrl.kill_IF.kill_IF
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.kill_IF), line:75:49, endln:75:56
    |vpiPort:
    \_port: (stall_DX), line:176:21, endln:176:40
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:stall_DX
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.stall_DX.stall_DX), line:176:31, endln:176:39
        |vpiParent:
        \_port: (stall_DX), line:176:21, endln:176:40
        |vpiName:stall_DX
        |vpiFullName:work@vscale_pipeline.ctrl.stall_DX.stall_DX
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.stall_DX), line:83:49, endln:83:57
    |vpiPort:
    \_port: (kill_DX), line:177:21, endln:177:38
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:kill_DX
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.kill_DX.kill_DX), line:177:30, endln:177:37
        |vpiParent:
        \_port: (kill_DX), line:177:21, endln:177:38
        |vpiName:kill_DX
        |vpiFullName:work@vscale_pipeline.ctrl.kill_DX.kill_DX
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.kill_DX), line:82:49, endln:82:56
    |vpiPort:
    \_port: (stall_WB), line:178:21, endln:178:40
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:stall_WB
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.stall_WB.stall_WB), line:178:31, endln:178:39
        |vpiParent:
        \_port: (stall_WB), line:178:21, endln:178:40
        |vpiName:stall_WB
        |vpiFullName:work@vscale_pipeline.ctrl.stall_WB.stall_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.stall_WB), line:118:49, endln:118:57
    |vpiPort:
    \_port: (kill_WB), line:179:21, endln:179:38
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:kill_WB
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.kill_WB.kill_WB), line:179:30, endln:179:37
        |vpiParent:
        \_port: (kill_WB), line:179:21, endln:179:38
        |vpiName:kill_WB
        |vpiFullName:work@vscale_pipeline.ctrl.kill_WB.kill_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.kill_WB), line:117:49, endln:117:56
    |vpiPort:
    \_port: (exception_WB), line:180:21, endln:180:48
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:exception_WB
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.exception_WB.exception_WB), line:180:35, endln:180:47
        |vpiParent:
        \_port: (exception_WB), line:180:21, endln:180:48
        |vpiName:exception_WB
        |vpiFullName:work@vscale_pipeline.ctrl.exception_WB.exception_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.exception_WB), line:138:49, endln:138:61
    |vpiPort:
    \_port: (exception_code_WB), line:181:21, endln:181:58
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:exception_code_WB
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.exception_code_WB.exception_code_WB), line:181:40, endln:181:57
        |vpiParent:
        \_port: (exception_code_WB), line:181:21, endln:181:58
        |vpiName:exception_code_WB
        |vpiFullName:work@vscale_pipeline.ctrl.exception_code_WB.exception_code_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.exception_code_WB), line:139:38, endln:139:55
    |vpiPort:
    \_port: (retire_WB), line:182:21, endln:182:42
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:retire_WB
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.retire_WB.retire_WB), line:182:32, endln:182:41
        |vpiParent:
        \_port: (retire_WB), line:182:21, endln:182:42
        |vpiName:retire_WB
        |vpiFullName:work@vscale_pipeline.ctrl.retire_WB.retire_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.retire_WB), line:137:49, endln:137:58
    |vpiPort:
    \_port: (csr_cmd), line:183:21, endln:183:38
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:csr_cmd
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.csr_cmd.csr_cmd), line:183:30, endln:183:37
        |vpiParent:
        \_port: (csr_cmd), line:183:21, endln:183:38
        |vpiName:csr_cmd
        |vpiFullName:work@vscale_pipeline.ctrl.csr_cmd.csr_cmd
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.csr_cmd), line:129:36, endln:129:43
    |vpiPort:
    \_port: (csr_imm_sel), line:184:21, endln:184:46
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:csr_imm_sel
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.csr_imm_sel.csr_imm_sel), line:184:34, endln:184:45
        |vpiParent:
        \_port: (csr_imm_sel), line:184:21, endln:184:46
        |vpiName:csr_imm_sel
        |vpiFullName:work@vscale_pipeline.ctrl.csr_imm_sel.csr_imm_sel
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.csr_imm_sel), line:130:49, endln:130:60
    |vpiPort:
    \_port: (illegal_csr_access), line:185:21, endln:185:60
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:illegal_csr_access
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.illegal_csr_access.illegal_csr_access), line:185:41, endln:185:59
        |vpiParent:
        \_port: (illegal_csr_access), line:185:21, endln:185:60
        |vpiName:illegal_csr_access
        |vpiFullName:work@vscale_pipeline.ctrl.illegal_csr_access.illegal_csr_access
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.illegal_csr_access), line:132:49, endln:132:67
    |vpiPort:
    \_port: (interrupt_pending), line:186:7, endln:186:44
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:interrupt_pending
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.interrupt_pending.interrupt_pending), line:186:26, endln:186:43
        |vpiParent:
        \_port: (interrupt_pending), line:186:7, endln:186:44
        |vpiName:interrupt_pending
        |vpiFullName:work@vscale_pipeline.ctrl.interrupt_pending.interrupt_pending
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.interrupt_pending), line:133:14, endln:133:31
    |vpiPort:
    \_port: (interrupt_taken), line:187:7, endln:187:40
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:interrupt_taken
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.interrupt_taken.interrupt_taken), line:187:24, endln:187:39
        |vpiParent:
        \_port: (interrupt_taken), line:187:7, endln:187:40
        |vpiName:interrupt_taken
        |vpiFullName:work@vscale_pipeline.ctrl.interrupt_taken.interrupt_taken
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.interrupt_taken), line:134:14, endln:134:29
    |vpiPort:
    \_port: (prv), line:188:21, endln:188:30
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:prv
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.prv.prv), line:188:26, endln:188:29
        |vpiParent:
        \_port: (prv), line:188:21, endln:188:30
        |vpiName:prv
        |vpiFullName:work@vscale_pipeline.ctrl.prv.prv
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.prv), line:131:40, endln:131:43
    |vpiPort:
    \_port: (eret), line:189:21, endln:189:32
      |vpiParent:
      \_ref_module: work@vscale_ctrl (ctrl), line:144:16, endln:144:20
      |vpiName:eret
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.ctrl.eret.eret), line:189:27, endln:189:31
        |vpiParent:
        \_port: (eret), line:189:21, endln:189:32
        |vpiName:eret
        |vpiFullName:work@vscale_pipeline.ctrl.eret.eret
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.eret), line:141:49, endln:141:53
  |vpiRefModule:
  \_ref_module: work@vscale_PC_mux (PCmux), line:193:18, endln:193:23
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:PCmux
    |vpiDefName:work@vscale_PC_mux
    |vpiActual:
    \_module_inst: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiPort:
    \_port: (PC_src_sel), line:194:24, endln:194:47
      |vpiParent:
      \_ref_module: work@vscale_PC_mux (PCmux), line:193:18, endln:193:23
      |vpiName:PC_src_sel
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.PCmux.PC_src_sel.PC_src_sel), line:194:36, endln:194:46
        |vpiParent:
        \_port: (PC_src_sel), line:194:24, endln:194:47
        |vpiName:PC_src_sel
        |vpiFullName:work@vscale_pipeline.PCmux.PC_src_sel.PC_src_sel
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.PC_src_sel), line:69:33, endln:69:43
    |vpiPort:
    \_port: (inst_DX), line:195:24, endln:195:41
      |vpiParent:
      \_ref_module: work@vscale_PC_mux (PCmux), line:193:18, endln:193:23
      |vpiName:inst_DX
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.PCmux.inst_DX.inst_DX), line:195:33, endln:195:40
        |vpiParent:
        \_port: (inst_DX), line:195:24, endln:195:41
        |vpiName:inst_DX
        |vpiFullName:work@vscale_pipeline.PCmux.inst_DX.inst_DX
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.inst_DX), line:80:40, endln:80:47
    |vpiPort:
    \_port: (rs1_data), line:196:24, endln:196:52
      |vpiParent:
      \_ref_module: work@vscale_PC_mux (PCmux), line:193:18, endln:193:23
      |vpiName:rs1_data
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.PCmux.rs1_data.rs1_data_bypassed), line:196:34, endln:196:51
        |vpiParent:
        \_port: (rs1_data), line:196:24, endln:196:52
        |vpiName:rs1_data_bypassed
        |vpiFullName:work@vscale_pipeline.PCmux.rs1_data.rs1_data_bypassed
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.rs1_data_bypassed), line:90:43, endln:90:60
    |vpiPort:
    \_port: (PC_IF), line:197:24, endln:197:37
      |vpiParent:
      \_ref_module: work@vscale_PC_mux (PCmux), line:193:18, endln:193:23
      |vpiName:PC_IF
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.PCmux.PC_IF.PC_IF), line:197:31, endln:197:36
        |vpiParent:
        \_port: (PC_IF), line:197:24, endln:197:37
        |vpiName:PC_IF
        |vpiFullName:work@vscale_pipeline.PCmux.PC_IF.PC_IF
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.PC_IF), line:73:43, endln:73:48
    |vpiPort:
    \_port: (PC_DX), line:198:24, endln:198:37
      |vpiParent:
      \_ref_module: work@vscale_PC_mux (PCmux), line:193:18, endln:193:23
      |vpiName:PC_DX
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.PCmux.PC_DX.PC_DX), line:198:31, endln:198:36
        |vpiParent:
        \_port: (PC_DX), line:198:24, endln:198:37
        |vpiName:PC_DX
        |vpiFullName:work@vscale_pipeline.PCmux.PC_DX.PC_DX
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.PC_DX), line:79:43, endln:79:48
    |vpiPort:
    \_port: (handler_PC), line:199:24, endln:199:47
      |vpiParent:
      \_ref_module: work@vscale_PC_mux (PCmux), line:193:18, endln:193:23
      |vpiName:handler_PC
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.PCmux.handler_PC.handler_PC), line:199:36, endln:199:46
        |vpiParent:
        \_port: (handler_PC), line:199:24, endln:199:47
        |vpiName:handler_PC
        |vpiFullName:work@vscale_pipeline.PCmux.handler_PC.handler_PC
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.handler_PC), line:140:43, endln:140:53
    |vpiPort:
    \_port: (epc), line:200:24, endln:200:33
      |vpiParent:
      \_ref_module: work@vscale_PC_mux (PCmux), line:193:18, endln:193:23
      |vpiName:epc
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.PCmux.epc.epc), line:200:29, endln:200:32
        |vpiParent:
        \_port: (epc), line:200:24, endln:200:33
        |vpiName:epc
        |vpiFullName:work@vscale_pipeline.PCmux.epc.epc
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.epc), line:142:43, endln:142:46
    |vpiPort:
    \_port: (PC_PIF), line:201:24, endln:201:39
      |vpiParent:
      \_ref_module: work@vscale_PC_mux (PCmux), line:193:18, endln:193:23
      |vpiName:PC_PIF
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.PCmux.PC_PIF.PC_PIF), line:201:32, endln:201:38
        |vpiParent:
        \_port: (PC_PIF), line:201:24, endln:201:39
        |vpiName:PC_PIF
        |vpiFullName:work@vscale_pipeline.PCmux.PC_PIF.PC_PIF
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.PC_PIF), line:70:43, endln:70:49
  |vpiRefModule:
  \_ref_module: work@vscale_regfile (regfile), line:231:19, endln:231:26
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:regfile
    |vpiDefName:work@vscale_regfile
    |vpiActual:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiPort:
    \_port: (clk), line:232:27, endln:232:36
      |vpiParent:
      \_ref_module: work@vscale_regfile (regfile), line:231:19, endln:231:26
      |vpiName:clk
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.regfile.clk.clk), line:232:32, endln:232:35
        |vpiParent:
        \_port: (clk), line:232:27, endln:232:36
        |vpiName:clk
        |vpiFullName:work@vscale_pipeline.regfile.clk.clk
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
    |vpiPort:
    \_port: (ra1), line:233:27, endln:233:41
      |vpiParent:
      \_ref_module: work@vscale_regfile (regfile), line:231:19, endln:231:26
      |vpiName:ra1
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.regfile.ra1.rs1_addr), line:233:32, endln:233:40
        |vpiParent:
        \_port: (ra1), line:233:27, endln:233:41
        |vpiName:rs1_addr
        |vpiFullName:work@vscale_pipeline.regfile.ra1.rs1_addr
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.rs1_addr), line:88:35, endln:88:43
    |vpiPort:
    \_port: (rd1), line:234:27, endln:234:41
      |vpiParent:
      \_ref_module: work@vscale_regfile (regfile), line:231:19, endln:231:26
      |vpiName:rd1
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.regfile.rd1.rs1_data), line:234:32, endln:234:40
        |vpiParent:
        \_port: (rd1), line:234:27, endln:234:41
        |vpiName:rs1_data
        |vpiFullName:work@vscale_pipeline.regfile.rd1.rs1_data
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.rs1_data), line:89:43, endln:89:51
    |vpiPort:
    \_port: (ra2), line:235:27, endln:235:41
      |vpiParent:
      \_ref_module: work@vscale_regfile (regfile), line:231:19, endln:231:26
      |vpiName:ra2
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.regfile.ra2.rs2_addr), line:235:32, endln:235:40
        |vpiParent:
        \_port: (ra2), line:235:27, endln:235:41
        |vpiName:rs2_addr
        |vpiFullName:work@vscale_pipeline.regfile.ra2.rs2_addr
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.rs2_addr), line:91:35, endln:91:43
    |vpiPort:
    \_port: (rd2), line:236:27, endln:236:41
      |vpiParent:
      \_ref_module: work@vscale_regfile (regfile), line:231:19, endln:231:26
      |vpiName:rd2
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.regfile.rd2.rs2_data), line:236:32, endln:236:40
        |vpiParent:
        \_port: (rd2), line:236:27, endln:236:41
        |vpiName:rs2_data
        |vpiFullName:work@vscale_pipeline.regfile.rd2.rs2_data
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.rs2_data), line:92:43, endln:92:51
    |vpiPort:
    \_port: (wen), line:237:27, endln:237:42
      |vpiParent:
      \_ref_module: work@vscale_regfile (regfile), line:231:19, endln:231:26
      |vpiName:wen
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.regfile.wen.wr_reg_WB), line:237:32, endln:237:41
        |vpiParent:
        \_port: (wen), line:237:27, endln:237:42
        |vpiName:wr_reg_WB
        |vpiFullName:work@vscale_pipeline.regfile.wen.wr_reg_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.wr_reg_WB), line:123:49, endln:123:58
    |vpiPort:
    \_port: (wa), line:238:27, endln:238:44
      |vpiParent:
      \_ref_module: work@vscale_regfile (regfile), line:231:19, endln:231:26
      |vpiName:wa
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.regfile.wa.reg_to_wr_WB), line:238:31, endln:238:43
        |vpiParent:
        \_port: (wa), line:238:27, endln:238:44
        |vpiName:reg_to_wr_WB
        |vpiFullName:work@vscale_pipeline.regfile.wa.reg_to_wr_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.reg_to_wr_WB), line:122:35, endln:122:47
    |vpiPort:
    \_port: (wd), line:239:27, endln:239:42
      |vpiParent:
      \_ref_module: work@vscale_regfile (regfile), line:231:19, endln:231:26
      |vpiName:wd
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.regfile.wd.wb_data_WB), line:239:31, endln:239:41
        |vpiParent:
        \_port: (wd), line:239:27, endln:239:42
        |vpiName:wb_data_WB
        |vpiFullName:work@vscale_pipeline.regfile.wd.wb_data_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.wb_data_WB), line:121:43, endln:121:53
  |vpiRefModule:
  \_ref_module: work@vscale_imm_gen (imm_gen), line:242:19, endln:242:26
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imm_gen
    |vpiDefName:work@vscale_imm_gen
    |vpiActual:
    \_module_inst: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiPort:
    \_port: (inst), line:243:27, endln:243:41
      |vpiParent:
      \_ref_module: work@vscale_imm_gen (imm_gen), line:242:19, endln:242:26
      |vpiName:inst
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.imm_gen.inst.inst_DX), line:243:33, endln:243:40
        |vpiParent:
        \_port: (inst), line:243:27, endln:243:41
        |vpiName:inst_DX
        |vpiFullName:work@vscale_pipeline.imm_gen.inst.inst_DX
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.inst_DX), line:80:40, endln:80:47
    |vpiPort:
    \_port: (imm_type), line:244:27, endln:244:46
      |vpiParent:
      \_ref_module: work@vscale_imm_gen (imm_gen), line:242:19, endln:242:26
      |vpiName:imm_type
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.imm_gen.imm_type.imm_type), line:244:37, endln:244:45
        |vpiParent:
        \_port: (imm_type), line:244:27, endln:244:46
        |vpiName:imm_type
        |vpiFullName:work@vscale_pipeline.imm_gen.imm_type.imm_type
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.imm_type), line:84:35, endln:84:43
    |vpiPort:
    \_port: (imm), line:245:27, endln:245:36
      |vpiParent:
      \_ref_module: work@vscale_imm_gen (imm_gen), line:242:19, endln:242:26
      |vpiName:imm
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.imm_gen.imm.imm), line:245:32, endln:245:35
        |vpiParent:
        \_port: (imm), line:245:27, endln:245:36
        |vpiName:imm
        |vpiFullName:work@vscale_pipeline.imm_gen.imm.imm
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.imm), line:85:43, endln:85:46
  |vpiRefModule:
  \_ref_module: work@vscale_src_a_mux (src_a_mux), line:248:21, endln:248:30
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:src_a_mux
    |vpiDefName:work@vscale_src_a_mux
    |vpiActual:
    \_module_inst: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiPort:
    \_port: (src_a_sel), line:249:31, endln:249:52
      |vpiParent:
      \_ref_module: work@vscale_src_a_mux (src_a_mux), line:248:21, endln:248:30
      |vpiName:src_a_sel
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.src_a_mux.src_a_sel.src_a_sel), line:249:42, endln:249:51
        |vpiParent:
        \_port: (src_a_sel), line:249:31, endln:249:52
        |vpiName:src_a_sel
        |vpiFullName:work@vscale_pipeline.src_a_mux.src_a_sel.src_a_sel
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.src_a_sel), line:86:34, endln:86:43
    |vpiPort:
    \_port: (PC_DX), line:250:31, endln:250:44
      |vpiParent:
      \_ref_module: work@vscale_src_a_mux (src_a_mux), line:248:21, endln:248:30
      |vpiName:PC_DX
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.src_a_mux.PC_DX.PC_DX), line:250:38, endln:250:43
        |vpiParent:
        \_port: (PC_DX), line:250:31, endln:250:44
        |vpiName:PC_DX
        |vpiFullName:work@vscale_pipeline.src_a_mux.PC_DX.PC_DX
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.PC_DX), line:79:43, endln:79:48
    |vpiPort:
    \_port: (rs1_data), line:251:31, endln:251:59
      |vpiParent:
      \_ref_module: work@vscale_src_a_mux (src_a_mux), line:248:21, endln:248:30
      |vpiName:rs1_data
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.src_a_mux.rs1_data.rs1_data_bypassed), line:251:41, endln:251:58
        |vpiParent:
        \_port: (rs1_data), line:251:31, endln:251:59
        |vpiName:rs1_data_bypassed
        |vpiFullName:work@vscale_pipeline.src_a_mux.rs1_data.rs1_data_bypassed
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.rs1_data_bypassed), line:90:43, endln:90:60
    |vpiPort:
    \_port: (alu_src_a), line:252:31, endln:252:52
      |vpiParent:
      \_ref_module: work@vscale_src_a_mux (src_a_mux), line:248:21, endln:248:30
      |vpiName:alu_src_a
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.src_a_mux.alu_src_a.alu_src_a), line:252:42, endln:252:51
        |vpiParent:
        \_port: (alu_src_a), line:252:31, endln:252:52
        |vpiName:alu_src_a
        |vpiFullName:work@vscale_pipeline.src_a_mux.alu_src_a.alu_src_a
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.alu_src_a), line:95:43, endln:95:52
  |vpiRefModule:
  \_ref_module: work@vscale_src_b_mux (src_b_mux), line:255:21, endln:255:30
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:src_b_mux
    |vpiDefName:work@vscale_src_b_mux
    |vpiActual:
    \_module_inst: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiPort:
    \_port: (src_b_sel), line:256:31, endln:256:52
      |vpiParent:
      \_ref_module: work@vscale_src_b_mux (src_b_mux), line:255:21, endln:255:30
      |vpiName:src_b_sel
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.src_b_mux.src_b_sel.src_b_sel), line:256:42, endln:256:51
        |vpiParent:
        \_port: (src_b_sel), line:256:31, endln:256:52
        |vpiName:src_b_sel
        |vpiFullName:work@vscale_pipeline.src_b_mux.src_b_sel.src_b_sel
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.src_b_sel), line:87:34, endln:87:43
    |vpiPort:
    \_port: (imm), line:257:31, endln:257:40
      |vpiParent:
      \_ref_module: work@vscale_src_b_mux (src_b_mux), line:255:21, endln:255:30
      |vpiName:imm
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.src_b_mux.imm.imm), line:257:36, endln:257:39
        |vpiParent:
        \_port: (imm), line:257:31, endln:257:40
        |vpiName:imm
        |vpiFullName:work@vscale_pipeline.src_b_mux.imm.imm
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.imm), line:85:43, endln:85:46
    |vpiPort:
    \_port: (rs2_data), line:258:31, endln:258:59
      |vpiParent:
      \_ref_module: work@vscale_src_b_mux (src_b_mux), line:255:21, endln:255:30
      |vpiName:rs2_data
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.src_b_mux.rs2_data.rs2_data_bypassed), line:258:41, endln:258:58
        |vpiParent:
        \_port: (rs2_data), line:258:31, endln:258:59
        |vpiName:rs2_data_bypassed
        |vpiFullName:work@vscale_pipeline.src_b_mux.rs2_data.rs2_data_bypassed
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.rs2_data_bypassed), line:93:43, endln:93:60
    |vpiPort:
    \_port: (alu_src_b), line:259:31, endln:259:52
      |vpiParent:
      \_ref_module: work@vscale_src_b_mux (src_b_mux), line:255:21, endln:255:30
      |vpiName:alu_src_b
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.src_b_mux.alu_src_b.alu_src_b), line:259:42, endln:259:51
        |vpiParent:
        \_port: (alu_src_b), line:259:31, endln:259:52
        |vpiName:alu_src_b
        |vpiFullName:work@vscale_pipeline.src_b_mux.alu_src_b.alu_src_b
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.alu_src_b), line:96:43, endln:96:52
  |vpiRefModule:
  \_ref_module: work@vscale_alu (alu), line:265:15, endln:265:18
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:alu
    |vpiDefName:work@vscale_alu
    |vpiActual:
    \_module_inst: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiPort:
    \_port: (op), line:266:19, endln:266:30
      |vpiParent:
      \_ref_module: work@vscale_alu (alu), line:265:15, endln:265:18
      |vpiName:op
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.alu.op.alu_op), line:266:23, endln:266:29
        |vpiParent:
        \_port: (op), line:266:19, endln:266:30
        |vpiName:alu_op
        |vpiFullName:work@vscale_pipeline.alu.op.alu_op
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.alu_op), line:94:37, endln:94:43
    |vpiPort:
    \_port: (in1), line:267:19, endln:267:34
      |vpiParent:
      \_ref_module: work@vscale_alu (alu), line:265:15, endln:265:18
      |vpiName:in1
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.alu.in1.alu_src_a), line:267:24, endln:267:33
        |vpiParent:
        \_port: (in1), line:267:19, endln:267:34
        |vpiName:alu_src_a
        |vpiFullName:work@vscale_pipeline.alu.in1.alu_src_a
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.alu_src_a), line:95:43, endln:95:52
    |vpiPort:
    \_port: (in2), line:268:19, endln:268:34
      |vpiParent:
      \_ref_module: work@vscale_alu (alu), line:265:15, endln:265:18
      |vpiName:in2
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.alu.in2.alu_src_b), line:268:24, endln:268:33
        |vpiParent:
        \_port: (in2), line:268:19, endln:268:34
        |vpiName:alu_src_b
        |vpiFullName:work@vscale_pipeline.alu.in2.alu_src_b
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.alu_src_b), line:96:43, endln:96:52
    |vpiPort:
    \_port: (out), line:269:19, endln:269:32
      |vpiParent:
      \_ref_module: work@vscale_alu (alu), line:265:15, endln:265:18
      |vpiName:out
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.alu.out.alu_out), line:269:24, endln:269:31
        |vpiParent:
        \_port: (out), line:269:19, endln:269:32
        |vpiName:alu_out
        |vpiFullName:work@vscale_pipeline.alu.out.alu_out
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.alu_out), line:97:43, endln:97:50
  |vpiRefModule:
  \_ref_module: work@vscale_mul_div (md), line:272:19, endln:272:21
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:md
    |vpiDefName:work@vscale_mul_div
    |vpiActual:
    \_module_inst: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiPort:
    \_port: (clk), line:273:22, endln:273:31
      |vpiParent:
      \_ref_module: work@vscale_mul_div (md), line:272:19, endln:272:21
      |vpiName:clk
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.md.clk.clk), line:273:27, endln:273:30
        |vpiParent:
        \_port: (clk), line:273:22, endln:273:31
        |vpiName:clk
        |vpiFullName:work@vscale_pipeline.md.clk.clk
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
    |vpiPort:
    \_port: (reset), line:274:22, endln:274:35
      |vpiParent:
      \_ref_module: work@vscale_mul_div (md), line:272:19, endln:272:21
      |vpiName:reset
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.md.reset.reset), line:274:29, endln:274:34
        |vpiParent:
        \_port: (reset), line:274:22, endln:274:35
        |vpiName:reset
        |vpiFullName:work@vscale_pipeline.md.reset.reset
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
    |vpiPort:
    \_port: (req_valid), line:275:22, endln:275:46
      |vpiParent:
      \_ref_module: work@vscale_mul_div (md), line:272:19, endln:272:21
      |vpiName:req_valid
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.md.req_valid.md_req_valid), line:275:33, endln:275:45
        |vpiParent:
        \_port: (req_valid), line:275:22, endln:275:46
        |vpiName:md_req_valid
        |vpiFullName:work@vscale_pipeline.md.req_valid.md_req_valid
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.md_req_valid), line:103:49, endln:103:61
    |vpiPort:
    \_port: (req_ready), line:276:22, endln:276:46
      |vpiParent:
      \_ref_module: work@vscale_mul_div (md), line:272:19, endln:272:21
      |vpiName:req_ready
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.md.req_ready.md_req_ready), line:276:33, endln:276:45
        |vpiParent:
        \_port: (req_ready), line:276:22, endln:276:46
        |vpiName:md_req_ready
        |vpiFullName:work@vscale_pipeline.md.req_ready.md_req_ready
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.md_req_ready), line:104:49, endln:104:61
    |vpiPort:
    \_port: (req_in_1_signed), line:277:22, endln:277:58
      |vpiParent:
      \_ref_module: work@vscale_mul_div (md), line:272:19, endln:272:21
      |vpiName:req_in_1_signed
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.md.req_in_1_signed.md_req_in_1_signed), line:277:39, endln:277:57
        |vpiParent:
        \_port: (req_in_1_signed), line:277:22, endln:277:58
        |vpiName:md_req_in_1_signed
        |vpiFullName:work@vscale_pipeline.md.req_in_1_signed.md_req_in_1_signed
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.md_req_in_1_signed), line:105:49, endln:105:67
    |vpiPort:
    \_port: (req_in_2_signed), line:278:22, endln:278:58
      |vpiParent:
      \_ref_module: work@vscale_mul_div (md), line:272:19, endln:272:21
      |vpiName:req_in_2_signed
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.md.req_in_2_signed.md_req_in_2_signed), line:278:39, endln:278:57
        |vpiParent:
        \_port: (req_in_2_signed), line:278:22, endln:278:58
        |vpiName:md_req_in_2_signed
        |vpiFullName:work@vscale_pipeline.md.req_in_2_signed.md_req_in_2_signed
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.md_req_in_2_signed), line:106:49, endln:106:67
    |vpiPort:
    \_port: (req_out_sel), line:279:22, endln:279:50
      |vpiParent:
      \_ref_module: work@vscale_mul_div (md), line:272:19, endln:272:21
      |vpiName:req_out_sel
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.md.req_out_sel.md_req_out_sel), line:279:35, endln:279:49
        |vpiParent:
        \_port: (req_out_sel), line:279:22, endln:279:50
        |vpiName:md_req_out_sel
        |vpiFullName:work@vscale_pipeline.md.req_out_sel.md_req_out_sel
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.md_req_out_sel), line:107:33, endln:107:47
    |vpiPort:
    \_port: (req_op), line:280:22, endln:280:40
      |vpiParent:
      \_ref_module: work@vscale_mul_div (md), line:272:19, endln:272:21
      |vpiName:req_op
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.md.req_op.md_req_op), line:280:30, endln:280:39
        |vpiParent:
        \_port: (req_op), line:280:22, endln:280:40
        |vpiName:md_req_op
        |vpiFullName:work@vscale_pipeline.md.req_op.md_req_op
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.md_req_op), line:108:38, endln:108:47
    |vpiPort:
    \_port: (req_in_1), line:281:22, endln:281:50
      |vpiParent:
      \_ref_module: work@vscale_mul_div (md), line:272:19, endln:272:21
      |vpiName:req_in_1
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.md.req_in_1.rs1_data_bypassed), line:281:32, endln:281:49
        |vpiParent:
        \_port: (req_in_1), line:281:22, endln:281:50
        |vpiName:rs1_data_bypassed
        |vpiFullName:work@vscale_pipeline.md.req_in_1.rs1_data_bypassed
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.rs1_data_bypassed), line:90:43, endln:90:60
    |vpiPort:
    \_port: (req_in_2), line:282:22, endln:282:50
      |vpiParent:
      \_ref_module: work@vscale_mul_div (md), line:272:19, endln:272:21
      |vpiName:req_in_2
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.md.req_in_2.rs2_data_bypassed), line:282:32, endln:282:49
        |vpiParent:
        \_port: (req_in_2), line:282:22, endln:282:50
        |vpiName:rs2_data_bypassed
        |vpiFullName:work@vscale_pipeline.md.req_in_2.rs2_data_bypassed
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.rs2_data_bypassed), line:93:43, endln:93:60
    |vpiPort:
    \_port: (resp_valid), line:283:22, endln:283:48
      |vpiParent:
      \_ref_module: work@vscale_mul_div (md), line:272:19, endln:272:21
      |vpiName:resp_valid
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.md.resp_valid.md_resp_valid), line:283:34, endln:283:47
        |vpiParent:
        \_port: (resp_valid), line:283:22, endln:283:48
        |vpiName:md_resp_valid
        |vpiFullName:work@vscale_pipeline.md.resp_valid.md_resp_valid
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.md_resp_valid), line:109:49, endln:109:62
    |vpiPort:
    \_port: (resp_result), line:284:22, endln:284:50
      |vpiParent:
      \_ref_module: work@vscale_mul_div (md), line:272:19, endln:272:21
      |vpiName:resp_result
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.md.resp_result.md_resp_result), line:284:35, endln:284:49
        |vpiParent:
        \_port: (resp_result), line:284:22, endln:284:50
        |vpiName:md_resp_result
        |vpiFullName:work@vscale_pipeline.md.resp_result.md_resp_result
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.md_resp_result), line:110:43, endln:110:57
  |vpiRefModule:
  \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
    |vpiParent:
    \_module_inst: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:csr
    |vpiDefName:work@vscale_csr_file
    |vpiActual:
    \_module_inst: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiPort:
    \_port: (clk), line:340:24, endln:340:33
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:clk
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.clk.clk), line:340:29, endln:340:32
        |vpiParent:
        \_port: (clk), line:340:24, endln:340:33
        |vpiName:clk
        |vpiFullName:work@vscale_pipeline.csr.clk.clk
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
    |vpiPort:
    \_port: (ext_interrupts), line:341:10, endln:341:41
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:ext_interrupts
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.ext_interrupts.ext_interrupts), line:341:26, endln:341:40
        |vpiParent:
        \_port: (ext_interrupts), line:341:10, endln:341:41
        |vpiName:ext_interrupts
        |vpiFullName:work@vscale_pipeline.csr.ext_interrupts.ext_interrupts
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.ext_interrupts), line:10:35, endln:10:49
    |vpiPort:
    \_port: (reset), line:342:24, endln:342:37
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:reset
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.reset.reset), line:342:31, endln:342:36
        |vpiParent:
        \_port: (reset), line:342:24, endln:342:37
        |vpiName:reset
        |vpiFullName:work@vscale_pipeline.csr.reset.reset
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
    |vpiPort:
    \_port: (addr), line:343:24, endln:343:39
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:addr
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.addr.csr_addr), line:343:30, endln:343:38
        |vpiParent:
        \_port: (addr), line:343:24, endln:343:39
        |vpiName:csr_addr
        |vpiFullName:work@vscale_pipeline.csr.addr.csr_addr
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.csr_addr), line:128:36, endln:128:44
    |vpiPort:
    \_port: (cmd), line:344:24, endln:344:37
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:cmd
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.cmd.csr_cmd), line:344:29, endln:344:36
        |vpiParent:
        \_port: (cmd), line:344:24, endln:344:37
        |vpiName:csr_cmd
        |vpiFullName:work@vscale_pipeline.csr.cmd.csr_cmd
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.csr_cmd), line:129:36, endln:129:43
    |vpiPort:
    \_port: (wdata), line:345:24, endln:345:41
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:wdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.wdata.csr_wdata), line:345:31, endln:345:40
        |vpiParent:
        \_port: (wdata), line:345:24, endln:345:41
        |vpiName:csr_wdata
        |vpiFullName:work@vscale_pipeline.csr.wdata.csr_wdata
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.csr_wdata), line:135:43, endln:135:52
    |vpiPort:
    \_port: (prv), line:346:24, endln:346:33
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:prv
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.prv.prv), line:346:29, endln:346:32
        |vpiParent:
        \_port: (prv), line:346:24, endln:346:33
        |vpiName:prv
        |vpiFullName:work@vscale_pipeline.csr.prv.prv
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.prv), line:131:40, endln:131:43
    |vpiPort:
    \_port: (illegal_access), line:347:24, endln:347:59
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:illegal_access
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.illegal_access.illegal_csr_access), line:347:40, endln:347:58
        |vpiParent:
        \_port: (illegal_access), line:347:24, endln:347:59
        |vpiName:illegal_csr_access
        |vpiFullName:work@vscale_pipeline.csr.illegal_access.illegal_csr_access
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.illegal_csr_access), line:132:49, endln:132:67
    |vpiPort:
    \_port: (rdata), line:348:24, endln:348:41
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:rdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.rdata.csr_rdata), line:348:31, endln:348:40
        |vpiParent:
        \_port: (rdata), line:348:24, endln:348:41
        |vpiName:csr_rdata
        |vpiFullName:work@vscale_pipeline.csr.rdata.csr_rdata
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.csr_rdata), line:136:43, endln:136:52
    |vpiPort:
    \_port: (retire), line:349:24, endln:349:42
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:retire
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.retire.retire_WB), line:349:32, endln:349:41
        |vpiParent:
        \_port: (retire), line:349:24, endln:349:42
        |vpiName:retire_WB
        |vpiFullName:work@vscale_pipeline.csr.retire.retire_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.retire_WB), line:137:49, endln:137:58
    |vpiPort:
    \_port: (exception), line:350:24, endln:350:48
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:exception
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.exception.exception_WB), line:350:35, endln:350:47
        |vpiParent:
        \_port: (exception), line:350:24, endln:350:48
        |vpiName:exception_WB
        |vpiFullName:work@vscale_pipeline.csr.exception.exception_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.exception_WB), line:138:49, endln:138:61
    |vpiPort:
    \_port: (exception_code), line:351:24, endln:351:58
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:exception_code
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.exception_code.exception_code_WB), line:351:40, endln:351:57
        |vpiParent:
        \_port: (exception_code), line:351:24, endln:351:58
        |vpiName:exception_code_WB
        |vpiFullName:work@vscale_pipeline.csr.exception_code.exception_code_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.exception_code_WB), line:139:38, endln:139:55
    |vpiPort:
    \_port: (exception_load_addr), line:352:24, endln:352:56
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:exception_load_addr
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.exception_load_addr.alu_out_WB), line:352:45, endln:352:55
        |vpiParent:
        \_port: (exception_load_addr), line:352:24, endln:352:56
        |vpiName:alu_out_WB
        |vpiFullName:work@vscale_pipeline.csr.exception_load_addr.alu_out_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.alu_out_WB), line:113:43, endln:113:53
    |vpiPort:
    \_port: (exception_PC), line:353:24, endln:353:44
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:exception_PC
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.exception_PC.PC_WB), line:353:38, endln:353:43
        |vpiParent:
        \_port: (exception_PC), line:353:24, endln:353:44
        |vpiName:PC_WB
        |vpiFullName:work@vscale_pipeline.csr.exception_PC.PC_WB
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.PC_WB), line:112:43, endln:112:48
    |vpiPort:
    \_port: (epc), line:354:24, endln:354:33
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:epc
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.epc.epc), line:354:29, endln:354:32
        |vpiParent:
        \_port: (epc), line:354:24, endln:354:33
        |vpiName:epc
        |vpiFullName:work@vscale_pipeline.csr.epc.epc
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.epc), line:142:43, endln:142:46
    |vpiPort:
    \_port: (eret), line:355:24, endln:355:35
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:eret
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.eret.eret), line:355:30, endln:355:34
        |vpiParent:
        \_port: (eret), line:355:24, endln:355:35
        |vpiName:eret
        |vpiFullName:work@vscale_pipeline.csr.eret.eret
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.eret), line:141:49, endln:141:53
    |vpiPort:
    \_port: (handler_PC), line:356:24, endln:356:47
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:handler_PC
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.handler_PC.handler_PC), line:356:36, endln:356:46
        |vpiParent:
        \_port: (handler_PC), line:356:24, endln:356:47
        |vpiName:handler_PC
        |vpiFullName:work@vscale_pipeline.csr.handler_PC.handler_PC
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.handler_PC), line:140:43, endln:140:53
    |vpiPort:
    \_port: (interrupt_pending), line:357:10, endln:357:47
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:interrupt_pending
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.interrupt_pending.interrupt_pending), line:357:29, endln:357:46
        |vpiParent:
        \_port: (interrupt_pending), line:357:10, endln:357:47
        |vpiName:interrupt_pending
        |vpiFullName:work@vscale_pipeline.csr.interrupt_pending.interrupt_pending
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.interrupt_pending), line:133:14, endln:133:31
    |vpiPort:
    \_port: (interrupt_taken), line:358:10, endln:358:43
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:interrupt_taken
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.interrupt_taken.interrupt_taken), line:358:27, endln:358:42
        |vpiParent:
        \_port: (interrupt_taken), line:358:10, endln:358:43
        |vpiName:interrupt_taken
        |vpiFullName:work@vscale_pipeline.csr.interrupt_taken.interrupt_taken
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.interrupt_taken), line:134:14, endln:134:29
    |vpiPort:
    \_port: (htif_reset), line:359:24, endln:359:47
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:htif_reset
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.htif_reset.htif_reset), line:359:36, endln:359:46
        |vpiParent:
        \_port: (htif_reset), line:359:24, endln:359:47
        |vpiName:htif_reset
        |vpiFullName:work@vscale_pipeline.csr.htif_reset.htif_reset
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.htif_reset), line:24:37, endln:24:47
    |vpiPort:
    \_port: (htif_pcr_req_valid), line:360:24, endln:360:63
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:htif_pcr_req_valid
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.htif_pcr_req_valid.htif_pcr_req_valid), line:360:44, endln:360:62
        |vpiParent:
        \_port: (htif_pcr_req_valid), line:360:24, endln:360:63
        |vpiName:htif_pcr_req_valid
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_req_valid.htif_pcr_req_valid
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.htif_pcr_req_valid), line:25:37, endln:25:55
    |vpiPort:
    \_port: (htif_pcr_req_ready), line:361:24, endln:361:63
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:htif_pcr_req_ready
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.htif_pcr_req_ready.htif_pcr_req_ready), line:361:44, endln:361:62
        |vpiParent:
        \_port: (htif_pcr_req_ready), line:361:24, endln:361:63
        |vpiName:htif_pcr_req_ready
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_req_ready.htif_pcr_req_ready
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.htif_pcr_req_ready), line:26:38, endln:26:56
    |vpiPort:
    \_port: (htif_pcr_req_rw), line:362:24, endln:362:57
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:htif_pcr_req_rw
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.htif_pcr_req_rw.htif_pcr_req_rw), line:362:41, endln:362:56
        |vpiParent:
        \_port: (htif_pcr_req_rw), line:362:24, endln:362:57
        |vpiName:htif_pcr_req_rw
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_req_rw.htif_pcr_req_rw
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.htif_pcr_req_rw), line:27:37, endln:27:52
    |vpiPort:
    \_port: (htif_pcr_req_addr), line:363:24, endln:363:61
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:htif_pcr_req_addr
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.htif_pcr_req_addr.htif_pcr_req_addr), line:363:43, endln:363:60
        |vpiParent:
        \_port: (htif_pcr_req_addr), line:363:24, endln:363:61
        |vpiName:htif_pcr_req_addr
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_req_addr.htif_pcr_req_addr
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.htif_pcr_req_addr), line:28:40, endln:28:57
    |vpiPort:
    \_port: (htif_pcr_req_data), line:364:24, endln:364:61
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:htif_pcr_req_data
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.htif_pcr_req_data.htif_pcr_req_data), line:364:43, endln:364:60
        |vpiParent:
        \_port: (htif_pcr_req_data), line:364:24, endln:364:61
        |vpiName:htif_pcr_req_data
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_req_data.htif_pcr_req_data
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.htif_pcr_req_data), line:29:40, endln:29:57
    |vpiPort:
    \_port: (htif_pcr_resp_valid), line:365:24, endln:365:65
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:htif_pcr_resp_valid
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.htif_pcr_resp_valid.htif_pcr_resp_valid), line:365:45, endln:365:64
        |vpiParent:
        \_port: (htif_pcr_resp_valid), line:365:24, endln:365:65
        |vpiName:htif_pcr_resp_valid
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_resp_valid.htif_pcr_resp_valid
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.htif_pcr_resp_valid), line:30:38, endln:30:57
    |vpiPort:
    \_port: (htif_pcr_resp_ready), line:366:24, endln:366:65
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:htif_pcr_resp_ready
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.htif_pcr_resp_ready.htif_pcr_resp_ready), line:366:45, endln:366:64
        |vpiParent:
        \_port: (htif_pcr_resp_ready), line:366:24, endln:366:65
        |vpiName:htif_pcr_resp_ready
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_resp_ready.htif_pcr_resp_ready
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.htif_pcr_resp_ready), line:31:37, endln:31:56
    |vpiPort:
    \_port: (htif_pcr_resp_data), line:367:24, endln:367:63
      |vpiParent:
      \_ref_module: work@vscale_csr_file (csr), line:339:20, endln:339:23
      |vpiName:htif_pcr_resp_data
      |vpiHighConn:
      \_ref_obj: (work@vscale_pipeline.csr.htif_pcr_resp_data.htif_pcr_resp_data), line:367:44, endln:367:62
        |vpiParent:
        \_port: (htif_pcr_resp_data), line:367:24, endln:367:63
        |vpiName:htif_pcr_resp_data
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_resp_data.htif_pcr_resp_data
        |vpiActual:
        \_logic_net: (work@vscale_pipeline.htif_pcr_resp_data), line:32:40, endln:32:58
|uhdmallModules:
\_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@vscale_regfile
  |vpiDefName:work@vscale_regfile
  |vpiNet:
  \_logic_net: (work@vscale_regfile.clk), line:4:51, endln:4:54
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:clk
    |vpiFullName:work@vscale_regfile.clk
  |vpiNet:
  \_logic_net: (work@vscale_regfile.ra1), line:5:37, endln:5:40
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:ra1
    |vpiFullName:work@vscale_regfile.ra1
  |vpiNet:
  \_logic_net: (work@vscale_regfile.rd1), line:6:45, endln:6:48
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:rd1
    |vpiFullName:work@vscale_regfile.rd1
  |vpiNet:
  \_logic_net: (work@vscale_regfile.ra2), line:7:37, endln:7:40
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:ra2
    |vpiFullName:work@vscale_regfile.ra2
  |vpiNet:
  \_logic_net: (work@vscale_regfile.rd2), line:8:45, endln:8:48
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:rd2
    |vpiFullName:work@vscale_regfile.rd2
  |vpiNet:
  \_logic_net: (work@vscale_regfile.wen), line:9:51, endln:9:54
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:wen
    |vpiFullName:work@vscale_regfile.wen
  |vpiNet:
  \_logic_net: (work@vscale_regfile.wa), line:10:37, endln:10:39
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:wa
    |vpiFullName:work@vscale_regfile.wa
  |vpiNet:
  \_logic_net: (work@vscale_regfile.wd), line:11:45, endln:11:47
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:wd
    |vpiFullName:work@vscale_regfile.wd
  |vpiNet:
  \_logic_net: (work@vscale_regfile.data), line:14:45, endln:14:49
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_regfile.data)
      |vpiParent:
      \_logic_net: (work@vscale_regfile.data), line:14:45, endln:14:49
      |vpiFullName:work@vscale_regfile.data
      |vpiActual:
      \_logic_typespec: , line:14:4, endln:14:56
    |vpiName:data
    |vpiFullName:work@vscale_regfile.data
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@vscale_regfile.wen_internal), line:15:51, endln:15:63
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_regfile.wen_internal)
      |vpiParent:
      \_logic_net: (work@vscale_regfile.wen_internal), line:15:51, endln:15:63
      |vpiFullName:work@vscale_regfile.wen_internal
      |vpiActual:
      \_logic_typespec: , line:15:4, endln:15:8
    |vpiName:wen_internal
    |vpiFullName:work@vscale_regfile.wen_internal
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_regfile.i), line:30:12, endln:30:13
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_regfile.i)
      |vpiParent:
      \_logic_net: (work@vscale_regfile.i), line:30:12, endln:30:13
      |vpiFullName:work@vscale_regfile.i
      |vpiActual:
      \_integer_typespec: , line:30:4, endln:30:11
    |vpiName:i
    |vpiFullName:work@vscale_regfile.i
  |vpiPort:
  \_port: (clk), line:4:51, endln:4:54
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_regfile.clk.clk), line:4:51, endln:4:54
      |vpiParent:
      \_port: (clk), line:4:51, endln:4:54
      |vpiName:clk
      |vpiFullName:work@vscale_regfile.clk.clk
      |vpiActual:
      \_logic_net: (work@vscale_regfile.clk), line:4:51, endln:4:54
    |vpiTypedef:
    \_ref_typespec: (work@vscale_regfile.clk)
      |vpiParent:
      \_port: (clk), line:4:51, endln:4:54
      |vpiFullName:work@vscale_regfile.clk
      |vpiActual:
      \_logic_typespec: , line:4:51, endln:4:51
  |vpiPort:
  \_port: (ra1), line:5:37, endln:5:40
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:ra1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_regfile.ra1.ra1), line:5:37, endln:5:40
      |vpiParent:
      \_port: (ra1), line:5:37, endln:5:40
      |vpiName:ra1
      |vpiFullName:work@vscale_regfile.ra1.ra1
      |vpiActual:
      \_logic_net: (work@vscale_regfile.ra1), line:5:37, endln:5:40
    |vpiTypedef:
    \_ref_typespec: (work@vscale_regfile.ra1)
      |vpiParent:
      \_port: (ra1), line:5:37, endln:5:40
      |vpiFullName:work@vscale_regfile.ra1
      |vpiActual:
      \_logic_typespec: , line:5:29, endln:5:36
  |vpiPort:
  \_port: (rd1), line:6:45, endln:6:48
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:rd1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_regfile.rd1.rd1), line:6:45, endln:6:48
      |vpiParent:
      \_port: (rd1), line:6:45, endln:6:48
      |vpiName:rd1
      |vpiFullName:work@vscale_regfile.rd1.rd1
      |vpiActual:
      \_logic_net: (work@vscale_regfile.rd1), line:6:45, endln:6:48
    |vpiTypedef:
    \_ref_typespec: (work@vscale_regfile.rd1)
      |vpiParent:
      \_port: (rd1), line:6:45, endln:6:48
      |vpiFullName:work@vscale_regfile.rd1
      |vpiActual:
      \_logic_typespec: , line:6:30, endln:6:38
  |vpiPort:
  \_port: (ra2), line:7:37, endln:7:40
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:ra2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_regfile.ra2.ra2), line:7:37, endln:7:40
      |vpiParent:
      \_port: (ra2), line:7:37, endln:7:40
      |vpiName:ra2
      |vpiFullName:work@vscale_regfile.ra2.ra2
      |vpiActual:
      \_logic_net: (work@vscale_regfile.ra2), line:7:37, endln:7:40
    |vpiTypedef:
    \_ref_typespec: (work@vscale_regfile.ra2)
      |vpiParent:
      \_port: (ra2), line:7:37, endln:7:40
      |vpiFullName:work@vscale_regfile.ra2
      |vpiActual:
      \_logic_typespec: , line:7:29, endln:7:36
  |vpiPort:
  \_port: (rd2), line:8:45, endln:8:48
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:rd2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_regfile.rd2.rd2), line:8:45, endln:8:48
      |vpiParent:
      \_port: (rd2), line:8:45, endln:8:48
      |vpiName:rd2
      |vpiFullName:work@vscale_regfile.rd2.rd2
      |vpiActual:
      \_logic_net: (work@vscale_regfile.rd2), line:8:45, endln:8:48
    |vpiTypedef:
    \_ref_typespec: (work@vscale_regfile.rd2)
      |vpiParent:
      \_port: (rd2), line:8:45, endln:8:48
      |vpiFullName:work@vscale_regfile.rd2
      |vpiActual:
      \_logic_typespec: , line:8:30, endln:8:38
  |vpiPort:
  \_port: (wen), line:9:51, endln:9:54
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:wen
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_regfile.wen.wen), line:9:51, endln:9:54
      |vpiParent:
      \_port: (wen), line:9:51, endln:9:54
      |vpiName:wen
      |vpiFullName:work@vscale_regfile.wen.wen
      |vpiActual:
      \_logic_net: (work@vscale_regfile.wen), line:9:51, endln:9:54
    |vpiTypedef:
    \_ref_typespec: (work@vscale_regfile.wen)
      |vpiParent:
      \_port: (wen), line:9:51, endln:9:54
      |vpiFullName:work@vscale_regfile.wen
      |vpiActual:
      \_logic_typespec: , line:9:51, endln:9:51
  |vpiPort:
  \_port: (wa), line:10:37, endln:10:39
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:wa
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_regfile.wa.wa), line:10:37, endln:10:39
      |vpiParent:
      \_port: (wa), line:10:37, endln:10:39
      |vpiName:wa
      |vpiFullName:work@vscale_regfile.wa.wa
      |vpiActual:
      \_logic_net: (work@vscale_regfile.wa), line:10:37, endln:10:39
    |vpiTypedef:
    \_ref_typespec: (work@vscale_regfile.wa)
      |vpiParent:
      \_port: (wa), line:10:37, endln:10:39
      |vpiFullName:work@vscale_regfile.wa
      |vpiActual:
      \_logic_typespec: , line:10:29, endln:10:36
  |vpiPort:
  \_port: (wd), line:11:45, endln:11:47
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:wd
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_regfile.wd.wd), line:11:45, endln:11:47
      |vpiParent:
      \_port: (wd), line:11:45, endln:11:47
      |vpiName:wd
      |vpiFullName:work@vscale_regfile.wd.wd
      |vpiActual:
      \_logic_net: (work@vscale_regfile.wd), line:11:45, endln:11:47
    |vpiTypedef:
    \_ref_typespec: (work@vscale_regfile.wd)
      |vpiParent:
      \_port: (wd), line:11:45, endln:11:47
      |vpiFullName:work@vscale_regfile.wd
      |vpiActual:
      \_logic_typespec: , line:11:29, endln:11:37
  |vpiProcess:
  \_always: , line:23:4, endln:27:7
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiStmt:
    \_event_control: , line:23:11, endln:23:25
      |vpiParent:
      \_always: , line:23:4, endln:27:7
      |vpiCondition:
      \_operation: , line:23:13, endln:23:24
        |vpiParent:
        \_event_control: , line:23:11, endln:23:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vscale_regfile.clk), line:23:21, endln:23:24
          |vpiParent:
          \_operation: , line:23:13, endln:23:24
          |vpiName:clk
          |vpiFullName:work@vscale_regfile.clk
          |vpiActual:
          \_logic_net: (work@vscale_regfile.clk), line:4:51, endln:4:54
      |vpiStmt:
      \_begin: (work@vscale_regfile), line:23:26, endln:27:7
        |vpiParent:
        \_event_control: , line:23:11, endln:23:25
        |vpiFullName:work@vscale_regfile
        |vpiStmt:
        \_if_stmt: , line:24:7, endln:26:10
          |vpiParent:
          \_begin: (work@vscale_regfile), line:23:26, endln:27:7
          |vpiCondition:
          \_ref_obj: (work@vscale_regfile.wen_internal), line:24:11, endln:24:23
            |vpiParent:
            \_begin: (work@vscale_regfile), line:23:26, endln:27:7
            |vpiName:wen_internal
            |vpiFullName:work@vscale_regfile.wen_internal
            |vpiActual:
            \_logic_net: (work@vscale_regfile.wen_internal), line:15:51, endln:15:63
          |vpiStmt:
          \_begin: (work@vscale_regfile), line:24:25, endln:26:10
            |vpiParent:
            \_if_stmt: , line:24:7, endln:26:10
            |vpiFullName:work@vscale_regfile
            |vpiStmt:
            \_assignment: , line:25:10, endln:25:24
              |vpiParent:
              \_begin: (work@vscale_regfile), line:24:25, endln:26:10
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@vscale_regfile.wd), line:25:22, endln:25:24
                |vpiParent:
                \_assignment: , line:25:10, endln:25:24
                |vpiName:wd
                |vpiFullName:work@vscale_regfile.wd
                |vpiActual:
                \_logic_net: (work@vscale_regfile.wd), line:11:45, endln:11:47
              |vpiLhs:
              \_bit_select: (work@vscale_regfile.data), line:25:10, endln:25:18
                |vpiParent:
                \_assignment: , line:25:10, endln:25:24
                |vpiName:data
                |vpiFullName:work@vscale_regfile.data
                |vpiIndex:
                \_ref_obj: (work@vscale_regfile.wa), line:25:15, endln:25:17
                  |vpiParent:
                  \_bit_select: (work@vscale_regfile.data), line:25:10, endln:25:18
                  |vpiName:wa
                  |vpiFullName:work@vscale_regfile.wa
                  |vpiActual:
                  \_logic_net: (work@vscale_regfile.wa), line:10:37, endln:10:39
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:31:4, endln:35:7
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiStmt:
    \_begin: (work@vscale_regfile), line:31:12, endln:35:7
      |vpiParent:
      \_initial: , line:31:4, endln:35:7
      |vpiFullName:work@vscale_regfile
      |vpiStmt:
      \_for_stmt: (work@vscale_regfile), line:32:7, endln:32:10
        |vpiParent:
        \_begin: (work@vscale_regfile), line:31:12, endln:35:7
        |vpiFullName:work@vscale_regfile
        |vpiForInitStmt:
        \_assignment: , line:32:12, endln:32:17
          |vpiParent:
          \_for_stmt: (work@vscale_regfile), line:32:7, endln:32:10
          |vpiRhs:
          \_constant: , line:32:16, endln:32:17
            |vpiParent:
            \_assignment: , line:32:12, endln:32:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_var: (work@vscale_regfile.i), line:32:12, endln:32:13
            |vpiParent:
            \_assignment: , line:32:12, endln:32:17
            |vpiName:i
            |vpiFullName:work@vscale_regfile.i
        |vpiForIncStmt:
        \_assignment: , line:32:27, endln:32:36
          |vpiParent:
          \_for_stmt: (work@vscale_regfile), line:32:7, endln:32:10
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:32:31, endln:32:36
            |vpiParent:
            \_assignment: , line:32:27, endln:32:36
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@vscale_regfile.i), line:32:31, endln:32:32
              |vpiParent:
              \_operation: , line:32:31, endln:32:36
              |vpiName:i
              |vpiFullName:work@vscale_regfile.i
              |vpiActual:
              \_logic_net: (work@vscale_regfile.i), line:30:12, endln:30:13
            |vpiOperand:
            \_constant: , line:32:35, endln:32:36
              |vpiParent:
              \_operation: , line:32:31, endln:32:36
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@vscale_regfile.i), line:32:27, endln:32:28
            |vpiParent:
            \_assignment: , line:32:27, endln:32:36
            |vpiName:i
            |vpiFullName:work@vscale_regfile.i
            |vpiActual:
            \_logic_net: (work@vscale_regfile.i), line:30:12, endln:30:13
        |vpiCondition:
        \_operation: , line:32:19, endln:32:25
          |vpiParent:
          \_for_stmt: (work@vscale_regfile), line:32:7, endln:32:10
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@vscale_regfile.i), line:32:19, endln:32:20
            |vpiParent:
            \_operation: , line:32:19, endln:32:25
            |vpiName:i
            |vpiFullName:work@vscale_regfile.i
            |vpiActual:
            \_logic_net: (work@vscale_regfile.i), line:30:12, endln:30:13
          |vpiOperand:
          \_constant: , line:32:23, endln:32:25
            |vpiParent:
            \_operation: , line:32:19, endln:32:25
            |vpiDecompile:32
            |vpiSize:64
            |UINT:32
            |vpiConstType:9
        |vpiStmt:
        \_begin: (work@vscale_regfile), line:32:38, endln:34:10
          |vpiParent:
          \_for_stmt: (work@vscale_regfile), line:32:7, endln:32:10
          |vpiFullName:work@vscale_regfile
          |vpiStmt:
          \_assignment: , line:33:10, endln:33:27
            |vpiParent:
            \_begin: (work@vscale_regfile), line:32:38, endln:34:10
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_sys_func_call: ($random), line:33:20, endln:33:27
              |vpiParent:
              \_assignment: , line:33:10, endln:33:27
              |vpiName:$random
            |vpiLhs:
            \_bit_select: (work@vscale_regfile.data), line:33:10, endln:33:17
              |vpiParent:
              \_assignment: , line:33:10, endln:33:27
              |vpiName:data
              |vpiFullName:work@vscale_regfile.data
              |vpiIndex:
              \_ref_obj: (work@vscale_regfile.i), line:33:15, endln:33:16
                |vpiParent:
                \_bit_select: (work@vscale_regfile.data), line:33:10, endln:33:17
                |vpiName:i
                |vpiFullName:work@vscale_regfile.i
                |vpiActual:
                \_logic_net: (work@vscale_regfile.i), line:30:12, endln:30:13
  |vpiContAssign:
  \_cont_assign: , line:18:11, endln:18:36
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiRhs:
    \_operation: , line:18:26, endln:18:36
      |vpiParent:
      \_cont_assign: , line:18:11, endln:18:36
      |vpiOpType:26
      |vpiOperand:
      \_ref_obj: (work@vscale_regfile.wen), line:18:26, endln:18:29
        |vpiParent:
        \_operation: , line:18:26, endln:18:36
        |vpiName:wen
        |vpiFullName:work@vscale_regfile.wen
        |vpiActual:
        \_logic_net: (work@vscale_regfile.wen), line:9:51, endln:9:54
      |vpiOperand:
      \_operation: , line:18:33, endln:18:36
        |vpiParent:
        \_operation: , line:18:26, endln:18:36
        |vpiOpType:7
        |vpiOperand:
        \_ref_obj: (work@vscale_regfile.wa), line:18:34, endln:18:36
          |vpiParent:
          \_operation: , line:18:33, endln:18:36
          |vpiName:wa
          |vpiFullName:work@vscale_regfile.wa
          |vpiActual:
          \_logic_net: (work@vscale_regfile.wa), line:10:37, endln:10:39
    |vpiLhs:
    \_ref_obj: (work@vscale_regfile.wen_internal), line:18:11, endln:18:23
      |vpiParent:
      \_cont_assign: , line:18:11, endln:18:36
      |vpiName:wen_internal
      |vpiFullName:work@vscale_regfile.wen_internal
      |vpiActual:
      \_logic_net: (work@vscale_regfile.wen_internal), line:15:51, endln:15:63
  |vpiContAssign:
  \_cont_assign: , line:20:11, endln:20:37
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiRhs:
    \_operation: , line:20:17, endln:20:37
      |vpiParent:
      \_cont_assign: , line:20:11, endln:20:37
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:20:17, endln:20:21
        |vpiParent:
        \_operation: , line:20:17, endln:20:37
        |vpiOpType:7
        |vpiOperand:
        \_ref_obj: (work@vscale_regfile.ra1), line:20:18, endln:20:21
          |vpiParent:
          \_operation: , line:20:17, endln:20:21
          |vpiName:ra1
          |vpiFullName:work@vscale_regfile.ra1
          |vpiActual:
          \_logic_net: (work@vscale_regfile.ra1), line:5:37, endln:5:40
      |vpiOperand:
      \_bit_select: (work@vscale_regfile.data), line:20:29, endln:20:32
        |vpiParent:
        \_operation: , line:20:17, endln:20:37
        |vpiName:data
        |vpiFullName:work@vscale_regfile.data
        |vpiIndex:
        \_ref_obj: (work@vscale_regfile.ra1), line:20:29, endln:20:32
          |vpiParent:
          \_bit_select: (work@vscale_regfile.data), line:20:29, endln:20:32
          |vpiName:ra1
          |vpiFullName:work@vscale_regfile.ra1
          |vpiActual:
          \_logic_net: (work@vscale_regfile.ra1), line:5:37, endln:5:40
      |vpiOperand:
      \_constant: , line:20:36, endln:20:37
        |vpiParent:
        \_operation: , line:20:17, endln:20:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_regfile.rd1), line:20:11, endln:20:14
      |vpiParent:
      \_cont_assign: , line:20:11, endln:20:37
      |vpiName:rd1
      |vpiFullName:work@vscale_regfile.rd1
      |vpiActual:
      \_logic_net: (work@vscale_regfile.rd1), line:6:45, endln:6:48
  |vpiContAssign:
  \_cont_assign: , line:21:11, endln:21:37
    |vpiParent:
    \_module_inst: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiRhs:
    \_operation: , line:21:17, endln:21:37
      |vpiParent:
      \_cont_assign: , line:21:11, endln:21:37
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:21:17, endln:21:21
        |vpiParent:
        \_operation: , line:21:17, endln:21:37
        |vpiOpType:7
        |vpiOperand:
        \_ref_obj: (work@vscale_regfile.ra2), line:21:18, endln:21:21
          |vpiParent:
          \_operation: , line:21:17, endln:21:21
          |vpiName:ra2
          |vpiFullName:work@vscale_regfile.ra2
          |vpiActual:
          \_logic_net: (work@vscale_regfile.ra2), line:7:37, endln:7:40
      |vpiOperand:
      \_bit_select: (work@vscale_regfile.data), line:21:29, endln:21:32
        |vpiParent:
        \_operation: , line:21:17, endln:21:37
        |vpiName:data
        |vpiFullName:work@vscale_regfile.data
        |vpiIndex:
        \_ref_obj: (work@vscale_regfile.ra2), line:21:29, endln:21:32
          |vpiParent:
          \_bit_select: (work@vscale_regfile.data), line:21:29, endln:21:32
          |vpiName:ra2
          |vpiFullName:work@vscale_regfile.ra2
          |vpiActual:
          \_logic_net: (work@vscale_regfile.ra2), line:7:37, endln:7:40
      |vpiOperand:
      \_constant: , line:21:36, endln:21:37
        |vpiParent:
        \_operation: , line:21:17, endln:21:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@vscale_regfile.rd2), line:21:11, endln:21:14
      |vpiParent:
      \_cont_assign: , line:21:11, endln:21:37
      |vpiName:rd2
      |vpiFullName:work@vscale_regfile.rd2
      |vpiActual:
      \_logic_net: (work@vscale_regfile.rd2), line:8:45, endln:8:48
|uhdmallModules:
\_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@vscale_sim_top
  |vpiDefName:work@vscale_sim_top
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.clk), line:6:52, endln:6:55
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:clk
    |vpiFullName:work@vscale_sim_top.clk
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.reset), line:7:52, endln:7:57
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:reset
    |vpiFullName:work@vscale_sim_top.reset
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_pcr_req_valid), line:8:52, endln:8:70
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_valid
    |vpiFullName:work@vscale_sim_top.htif_pcr_req_valid
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_pcr_req_ready), line:9:52, endln:9:70
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_ready
    |vpiFullName:work@vscale_sim_top.htif_pcr_req_ready
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_pcr_req_rw), line:10:52, endln:10:67
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_rw
    |vpiFullName:work@vscale_sim_top.htif_pcr_req_rw
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_pcr_req_addr), line:11:39, endln:11:56
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_addr
    |vpiFullName:work@vscale_sim_top.htif_pcr_req_addr
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_pcr_req_data), line:12:39, endln:12:56
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_data
    |vpiFullName:work@vscale_sim_top.htif_pcr_req_data
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_pcr_resp_valid), line:13:52, endln:13:71
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_resp_valid
    |vpiFullName:work@vscale_sim_top.htif_pcr_resp_valid
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_pcr_resp_ready), line:14:52, endln:14:71
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_resp_ready
    |vpiFullName:work@vscale_sim_top.htif_pcr_resp_ready
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_pcr_resp_data), line:15:39, endln:15:57
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_resp_data
    |vpiFullName:work@vscale_sim_top.htif_pcr_resp_data
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.resetn), line:18:52, endln:18:58
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.resetn)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.resetn), line:18:52, endln:18:58
      |vpiFullName:work@vscale_sim_top.resetn
      |vpiActual:
      \_logic_typespec: , line:18:4, endln:18:8
    |vpiName:resetn
    |vpiFullName:work@vscale_sim_top.resetn
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.imem_haddr), line:20:37, endln:20:47
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.imem_haddr)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.imem_haddr), line:20:37, endln:20:47
      |vpiFullName:work@vscale_sim_top.imem_haddr
      |vpiActual:
      \_logic_typespec: , line:20:4, endln:20:17
    |vpiName:imem_haddr
    |vpiFullName:work@vscale_sim_top.imem_haddr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.imem_hwrite), line:21:52, endln:21:63
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.imem_hwrite)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.imem_hwrite), line:21:52, endln:21:63
      |vpiFullName:work@vscale_sim_top.imem_hwrite
      |vpiActual:
      \_logic_typespec: , line:21:4, endln:21:8
    |vpiName:imem_hwrite
    |vpiFullName:work@vscale_sim_top.imem_hwrite
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.imem_hsize), line:22:36, endln:22:46
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.imem_hsize)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.imem_hsize), line:22:36, endln:22:46
      |vpiFullName:work@vscale_sim_top.imem_hsize
      |vpiActual:
      \_logic_typespec: , line:22:4, endln:22:16
    |vpiName:imem_hsize
    |vpiFullName:work@vscale_sim_top.imem_hsize
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.imem_hburst), line:23:35, endln:23:46
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.imem_hburst)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.imem_hburst), line:23:35, endln:23:46
      |vpiFullName:work@vscale_sim_top.imem_hburst
      |vpiActual:
      \_logic_typespec: , line:23:4, endln:23:16
    |vpiName:imem_hburst
    |vpiFullName:work@vscale_sim_top.imem_hburst
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.imem_hmastlock), line:24:52, endln:24:66
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.imem_hmastlock)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.imem_hmastlock), line:24:52, endln:24:66
      |vpiFullName:work@vscale_sim_top.imem_hmastlock
      |vpiActual:
      \_logic_typespec: , line:24:4, endln:24:8
    |vpiName:imem_hmastlock
    |vpiFullName:work@vscale_sim_top.imem_hmastlock
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.imem_hprot), line:25:36, endln:25:46
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.imem_hprot)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.imem_hprot), line:25:36, endln:25:46
      |vpiFullName:work@vscale_sim_top.imem_hprot
      |vpiActual:
      \_logic_typespec: , line:25:4, endln:25:16
    |vpiName:imem_hprot
    |vpiFullName:work@vscale_sim_top.imem_hprot
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.imem_htrans), line:26:35, endln:26:46
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.imem_htrans)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.imem_htrans), line:26:35, endln:26:46
      |vpiFullName:work@vscale_sim_top.imem_htrans
      |vpiActual:
      \_logic_typespec: , line:26:4, endln:26:16
    |vpiName:imem_htrans
    |vpiFullName:work@vscale_sim_top.imem_htrans
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.imem_hwdata), line:27:38, endln:27:49
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.imem_hwdata)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.imem_hwdata), line:27:38, endln:27:49
      |vpiFullName:work@vscale_sim_top.imem_hwdata
      |vpiActual:
      \_logic_typespec: , line:27:4, endln:27:17
    |vpiName:imem_hwdata
    |vpiFullName:work@vscale_sim_top.imem_hwdata
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.imem_hrdata), line:28:38, endln:28:49
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.imem_hrdata)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.imem_hrdata), line:28:38, endln:28:49
      |vpiFullName:work@vscale_sim_top.imem_hrdata
      |vpiActual:
      \_logic_typespec: , line:28:4, endln:28:17
    |vpiName:imem_hrdata
    |vpiFullName:work@vscale_sim_top.imem_hrdata
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.imem_hready), line:29:52, endln:29:63
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.imem_hready)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.imem_hready), line:29:52, endln:29:63
      |vpiFullName:work@vscale_sim_top.imem_hready
      |vpiActual:
      \_logic_typespec: , line:29:4, endln:29:8
    |vpiName:imem_hready
    |vpiFullName:work@vscale_sim_top.imem_hready
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.imem_hresp), line:30:36, endln:30:46
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.imem_hresp)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.imem_hresp), line:30:36, endln:30:46
      |vpiFullName:work@vscale_sim_top.imem_hresp
      |vpiActual:
      \_logic_typespec: , line:30:4, endln:30:16
    |vpiName:imem_hresp
    |vpiFullName:work@vscale_sim_top.imem_hresp
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.dmem_haddr), line:32:37, endln:32:47
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.dmem_haddr)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.dmem_haddr), line:32:37, endln:32:47
      |vpiFullName:work@vscale_sim_top.dmem_haddr
      |vpiActual:
      \_logic_typespec: , line:32:4, endln:32:17
    |vpiName:dmem_haddr
    |vpiFullName:work@vscale_sim_top.dmem_haddr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.dmem_hwrite), line:33:52, endln:33:63
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.dmem_hwrite)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.dmem_hwrite), line:33:52, endln:33:63
      |vpiFullName:work@vscale_sim_top.dmem_hwrite
      |vpiActual:
      \_logic_typespec: , line:33:4, endln:33:8
    |vpiName:dmem_hwrite
    |vpiFullName:work@vscale_sim_top.dmem_hwrite
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.dmem_hsize), line:34:36, endln:34:46
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.dmem_hsize)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.dmem_hsize), line:34:36, endln:34:46
      |vpiFullName:work@vscale_sim_top.dmem_hsize
      |vpiActual:
      \_logic_typespec: , line:34:4, endln:34:16
    |vpiName:dmem_hsize
    |vpiFullName:work@vscale_sim_top.dmem_hsize
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.dmem_hburst), line:35:35, endln:35:46
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.dmem_hburst)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.dmem_hburst), line:35:35, endln:35:46
      |vpiFullName:work@vscale_sim_top.dmem_hburst
      |vpiActual:
      \_logic_typespec: , line:35:4, endln:35:16
    |vpiName:dmem_hburst
    |vpiFullName:work@vscale_sim_top.dmem_hburst
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.dmem_hmastlock), line:36:52, endln:36:66
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.dmem_hmastlock)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.dmem_hmastlock), line:36:52, endln:36:66
      |vpiFullName:work@vscale_sim_top.dmem_hmastlock
      |vpiActual:
      \_logic_typespec: , line:36:4, endln:36:8
    |vpiName:dmem_hmastlock
    |vpiFullName:work@vscale_sim_top.dmem_hmastlock
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.dmem_hprot), line:37:36, endln:37:46
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.dmem_hprot)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.dmem_hprot), line:37:36, endln:37:46
      |vpiFullName:work@vscale_sim_top.dmem_hprot
      |vpiActual:
      \_logic_typespec: , line:37:4, endln:37:16
    |vpiName:dmem_hprot
    |vpiFullName:work@vscale_sim_top.dmem_hprot
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.dmem_htrans), line:38:35, endln:38:46
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.dmem_htrans)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.dmem_htrans), line:38:35, endln:38:46
      |vpiFullName:work@vscale_sim_top.dmem_htrans
      |vpiActual:
      \_logic_typespec: , line:38:4, endln:38:16
    |vpiName:dmem_htrans
    |vpiFullName:work@vscale_sim_top.dmem_htrans
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.dmem_hwdata), line:39:38, endln:39:49
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.dmem_hwdata)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.dmem_hwdata), line:39:38, endln:39:49
      |vpiFullName:work@vscale_sim_top.dmem_hwdata
      |vpiActual:
      \_logic_typespec: , line:39:4, endln:39:17
    |vpiName:dmem_hwdata
    |vpiFullName:work@vscale_sim_top.dmem_hwdata
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.dmem_hrdata), line:40:38, endln:40:49
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.dmem_hrdata)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.dmem_hrdata), line:40:38, endln:40:49
      |vpiFullName:work@vscale_sim_top.dmem_hrdata
      |vpiActual:
      \_logic_typespec: , line:40:4, endln:40:17
    |vpiName:dmem_hrdata
    |vpiFullName:work@vscale_sim_top.dmem_hrdata
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.dmem_hready), line:41:52, endln:41:63
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.dmem_hready)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.dmem_hready), line:41:52, endln:41:63
      |vpiFullName:work@vscale_sim_top.dmem_hready
      |vpiActual:
      \_logic_typespec: , line:41:4, endln:41:8
    |vpiName:dmem_hready
    |vpiFullName:work@vscale_sim_top.dmem_hready
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.dmem_hresp), line:42:36, endln:42:46
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.dmem_hresp)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.dmem_hresp), line:42:36, endln:42:46
      |vpiFullName:work@vscale_sim_top.dmem_hresp
      |vpiActual:
      \_logic_typespec: , line:42:4, endln:42:16
    |vpiName:dmem_hresp
    |vpiFullName:work@vscale_sim_top.dmem_hresp
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_reset), line:44:52, endln:44:62
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.htif_reset)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.htif_reset), line:44:52, endln:44:62
      |vpiFullName:work@vscale_sim_top.htif_reset
      |vpiActual:
      \_logic_typespec: , line:44:4, endln:44:8
    |vpiName:htif_reset
    |vpiFullName:work@vscale_sim_top.htif_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_ipi_req_ready), line:46:52, endln:46:70
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.htif_ipi_req_ready)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.htif_ipi_req_ready), line:46:52, endln:46:70
      |vpiFullName:work@vscale_sim_top.htif_ipi_req_ready
      |vpiActual:
      \_logic_typespec: , line:46:4, endln:46:8
    |vpiName:htif_ipi_req_ready
    |vpiFullName:work@vscale_sim_top.htif_ipi_req_ready
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_ipi_req_valid), line:47:52, endln:47:70
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.htif_ipi_req_valid)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.htif_ipi_req_valid), line:47:52, endln:47:70
      |vpiFullName:work@vscale_sim_top.htif_ipi_req_valid
      |vpiActual:
      \_logic_typespec: , line:47:4, endln:47:8
    |vpiName:htif_ipi_req_valid
    |vpiFullName:work@vscale_sim_top.htif_ipi_req_valid
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_ipi_req_data), line:48:52, endln:48:69
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.htif_ipi_req_data)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.htif_ipi_req_data), line:48:52, endln:48:69
      |vpiFullName:work@vscale_sim_top.htif_ipi_req_data
      |vpiActual:
      \_logic_typespec: , line:48:4, endln:48:8
    |vpiName:htif_ipi_req_data
    |vpiFullName:work@vscale_sim_top.htif_ipi_req_data
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_ipi_resp_ready), line:49:52, endln:49:71
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.htif_ipi_resp_ready)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.htif_ipi_resp_ready), line:49:52, endln:49:71
      |vpiFullName:work@vscale_sim_top.htif_ipi_resp_ready
      |vpiActual:
      \_logic_typespec: , line:49:4, endln:49:8
    |vpiName:htif_ipi_resp_ready
    |vpiFullName:work@vscale_sim_top.htif_ipi_resp_ready
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_ipi_resp_valid), line:50:52, endln:50:71
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.htif_ipi_resp_valid)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.htif_ipi_resp_valid), line:50:52, endln:50:71
      |vpiFullName:work@vscale_sim_top.htif_ipi_resp_valid
      |vpiActual:
      \_logic_typespec: , line:50:4, endln:50:8
    |vpiName:htif_ipi_resp_valid
    |vpiFullName:work@vscale_sim_top.htif_ipi_resp_valid
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_ipi_resp_data), line:51:52, endln:51:70
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.htif_ipi_resp_data)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.htif_ipi_resp_data), line:51:52, endln:51:70
      |vpiFullName:work@vscale_sim_top.htif_ipi_resp_data
      |vpiActual:
      \_logic_typespec: , line:51:4, endln:51:8
    |vpiName:htif_ipi_resp_data
    |vpiFullName:work@vscale_sim_top.htif_ipi_resp_data
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vscale_sim_top.htif_debug_stats_pcr), line:52:52, endln:52:72
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_ref_typespec: (work@vscale_sim_top.htif_debug_stats_pcr)
      |vpiParent:
      \_logic_net: (work@vscale_sim_top.htif_debug_stats_pcr), line:52:52, endln:52:72
      |vpiFullName:work@vscale_sim_top.htif_debug_stats_pcr
      |vpiActual:
      \_logic_typespec: , line:52:4, endln:52:8
    |vpiName:htif_debug_stats_pcr
    |vpiFullName:work@vscale_sim_top.htif_debug_stats_pcr
    |vpiNetType:1
  |vpiPort:
  \_port: (clk), line:6:52, endln:6:55
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_sim_top.clk.clk), line:6:52, endln:6:55
      |vpiParent:
      \_port: (clk), line:6:52, endln:6:55
      |vpiName:clk
      |vpiFullName:work@vscale_sim_top.clk.clk
      |vpiActual:
      \_logic_net: (work@vscale_sim_top.clk), line:6:52, endln:6:55
    |vpiTypedef:
    \_ref_typespec: (work@vscale_sim_top.clk)
      |vpiParent:
      \_port: (clk), line:6:52, endln:6:55
      |vpiFullName:work@vscale_sim_top.clk
      |vpiActual:
      \_logic_typespec: , line:6:52, endln:6:52
  |vpiPort:
  \_port: (reset), line:7:52, endln:7:57
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_sim_top.reset.reset), line:7:52, endln:7:57
      |vpiParent:
      \_port: (reset), line:7:52, endln:7:57
      |vpiName:reset
      |vpiFullName:work@vscale_sim_top.reset.reset
      |vpiActual:
      \_logic_net: (work@vscale_sim_top.reset), line:7:52, endln:7:57
    |vpiTypedef:
    \_ref_typespec: (work@vscale_sim_top.reset)
      |vpiParent:
      \_port: (reset), line:7:52, endln:7:57
      |vpiFullName:work@vscale_sim_top.reset
      |vpiActual:
      \_logic_typespec: , line:7:52, endln:7:52
  |vpiPort:
  \_port: (htif_pcr_req_valid), line:8:52, endln:8:70
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_valid
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_sim_top.htif_pcr_req_valid.htif_pcr_req_valid), line:8:52, endln:8:70
      |vpiParent:
      \_port: (htif_pcr_req_valid), line:8:52, endln:8:70
      |vpiName:htif_pcr_req_valid
      |vpiFullName:work@vscale_sim_top.htif_pcr_req_valid.htif_pcr_req_valid
      |vpiActual:
      \_logic_net: (work@vscale_sim_top.htif_pcr_req_valid), line:8:52, endln:8:70
    |vpiTypedef:
    \_ref_typespec: (work@vscale_sim_top.htif_pcr_req_valid)
      |vpiParent:
      \_port: (htif_pcr_req_valid), line:8:52, endln:8:70
      |vpiFullName:work@vscale_sim_top.htif_pcr_req_valid
      |vpiActual:
      \_logic_typespec: , line:8:52, endln:8:52
  |vpiPort:
  \_port: (htif_pcr_req_ready), line:9:52, endln:9:70
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_ready
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_sim_top.htif_pcr_req_ready.htif_pcr_req_ready), line:9:52, endln:9:70
      |vpiParent:
      \_port: (htif_pcr_req_ready), line:9:52, endln:9:70
      |vpiName:htif_pcr_req_ready
      |vpiFullName:work@vscale_sim_top.htif_pcr_req_ready.htif_pcr_req_ready
      |vpiActual:
      \_logic_net: (work@vscale_sim_top.htif_pcr_req_ready), line:9:52, endln:9:70
    |vpiTypedef:
    \_ref_typespec: (work@vscale_sim_top.htif_pcr_req_ready)
      |vpiParent:
      \_port: (htif_pcr_req_ready), line:9:52, endln:9:70
      |vpiFullName:work@vscale_sim_top.htif_pcr_req_ready
      |vpiActual:
      \_logic_typespec: , line:9:52, endln:9:52
  |vpiPort:
  \_port: (htif_pcr_req_rw), line:10:52, endln:10:67
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_rw
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_sim_top.htif_pcr_req_rw.htif_pcr_req_rw), line:10:52, endln:10:67
      |vpiParent:
      \_port: (htif_pcr_req_rw), line:10:52, endln:10:67
      |vpiName:htif_pcr_req_rw
      |vpiFullName:work@vscale_sim_top.htif_pcr_req_rw.htif_pcr_req_rw
      |vpiActual:
      \_logic_net: (work@vscale_sim_top.htif_pcr_req_rw), line:10:52, endln:10:67
    |vpiTypedef:
    \_ref_typespec: (work@vscale_sim_top.htif_pcr_req_rw)
      |vpiParent:
      \_port: (htif_pcr_req_rw), line:10:52, endln:10:67
      |vpiFullName:work@vscale_sim_top.htif_pcr_req_rw
      |vpiActual:
      \_logic_typespec: , line:10:52, endln:10:52
  |vpiPort:
  \_port: (htif_pcr_req_addr), line:11:39, endln:11:56
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_addr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_sim_top.htif_pcr_req_addr.htif_pcr_req_addr), line:11:39, endln:11:56
      |vpiParent:
      \_port: (htif_pcr_req_addr), line:11:39, endln:11:56
      |vpiName:htif_pcr_req_addr
      |vpiFullName:work@vscale_sim_top.htif_pcr_req_addr.htif_pcr_req_addr
      |vpiActual:
      \_logic_net: (work@vscale_sim_top.htif_pcr_req_addr), line:11:39, endln:11:56
    |vpiTypedef:
    \_ref_typespec: (work@vscale_sim_top.htif_pcr_req_addr)
      |vpiParent:
      \_port: (htif_pcr_req_addr), line:11:39, endln:11:56
      |vpiFullName:work@vscale_sim_top.htif_pcr_req_addr
      |vpiActual:
      \_logic_typespec: , line:11:29, endln:11:37
  |vpiPort:
  \_port: (htif_pcr_req_data), line:12:39, endln:12:56
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_sim_top.htif_pcr_req_data.htif_pcr_req_data), line:12:39, endln:12:56
      |vpiParent:
      \_port: (htif_pcr_req_data), line:12:39, endln:12:56
      |vpiName:htif_pcr_req_data
      |vpiFullName:work@vscale_sim_top.htif_pcr_req_data.htif_pcr_req_data
      |vpiActual:
      \_logic_net: (work@vscale_sim_top.htif_pcr_req_data), line:12:39, endln:12:56
    |vpiTypedef:
    \_ref_typespec: (work@vscale_sim_top.htif_pcr_req_data)
      |vpiParent:
      \_port: (htif_pcr_req_data), line:12:39, endln:12:56
      |vpiFullName:work@vscale_sim_top.htif_pcr_req_data
      |vpiActual:
      \_logic_typespec: , line:12:29, endln:12:37
  |vpiPort:
  \_port: (htif_pcr_resp_valid), line:13:52, endln:13:71
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_resp_valid
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_sim_top.htif_pcr_resp_valid.htif_pcr_resp_valid), line:13:52, endln:13:71
      |vpiParent:
      \_port: (htif_pcr_resp_valid), line:13:52, endln:13:71
      |vpiName:htif_pcr_resp_valid
      |vpiFullName:work@vscale_sim_top.htif_pcr_resp_valid.htif_pcr_resp_valid
      |vpiActual:
      \_logic_net: (work@vscale_sim_top.htif_pcr_resp_valid), line:13:52, endln:13:71
    |vpiTypedef:
    \_ref_typespec: (work@vscale_sim_top.htif_pcr_resp_valid)
      |vpiParent:
      \_port: (htif_pcr_resp_valid), line:13:52, endln:13:71
      |vpiFullName:work@vscale_sim_top.htif_pcr_resp_valid
      |vpiActual:
      \_logic_typespec: , line:13:52, endln:13:52
  |vpiPort:
  \_port: (htif_pcr_resp_ready), line:14:52, endln:14:71
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_resp_ready
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_sim_top.htif_pcr_resp_ready.htif_pcr_resp_ready), line:14:52, endln:14:71
      |vpiParent:
      \_port: (htif_pcr_resp_ready), line:14:52, endln:14:71
      |vpiName:htif_pcr_resp_ready
      |vpiFullName:work@vscale_sim_top.htif_pcr_resp_ready.htif_pcr_resp_ready
      |vpiActual:
      \_logic_net: (work@vscale_sim_top.htif_pcr_resp_ready), line:14:52, endln:14:71
    |vpiTypedef:
    \_ref_typespec: (work@vscale_sim_top.htif_pcr_resp_ready)
      |vpiParent:
      \_port: (htif_pcr_resp_ready), line:14:52, endln:14:71
      |vpiFullName:work@vscale_sim_top.htif_pcr_resp_ready
      |vpiActual:
      \_logic_typespec: , line:14:52, endln:14:52
  |vpiPort:
  \_port: (htif_pcr_resp_data), line:15:39, endln:15:57
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_resp_data
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_sim_top.htif_pcr_resp_data.htif_pcr_resp_data), line:15:39, endln:15:57
      |vpiParent:
      \_port: (htif_pcr_resp_data), line:15:39, endln:15:57
      |vpiName:htif_pcr_resp_data
      |vpiFullName:work@vscale_sim_top.htif_pcr_resp_data.htif_pcr_resp_data
      |vpiActual:
      \_logic_net: (work@vscale_sim_top.htif_pcr_resp_data), line:15:39, endln:15:57
    |vpiTypedef:
    \_ref_typespec: (work@vscale_sim_top.htif_pcr_resp_data)
      |vpiParent:
      \_port: (htif_pcr_resp_data), line:15:39, endln:15:57
      |vpiFullName:work@vscale_sim_top.htif_pcr_resp_data
      |vpiActual:
      \_logic_typespec: , line:15:30, endln:15:38
  |vpiContAssign:
  \_cont_assign: , line:54:11, endln:54:26
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiRhs:
    \_operation: , line:54:20, endln:54:26
      |vpiParent:
      \_cont_assign: , line:54:11, endln:54:26
      |vpiOpType:4
      |vpiOperand:
      \_ref_obj: (work@vscale_sim_top.reset), line:54:21, endln:54:26
        |vpiParent:
        \_operation: , line:54:20, endln:54:26
        |vpiName:reset
        |vpiFullName:work@vscale_sim_top.reset
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.reset), line:7:52, endln:7:57
    |vpiLhs:
    \_ref_obj: (work@vscale_sim_top.resetn), line:54:11, endln:54:17
      |vpiParent:
      \_cont_assign: , line:54:11, endln:54:26
      |vpiName:resetn
      |vpiFullName:work@vscale_sim_top.resetn
      |vpiActual:
      \_logic_net: (work@vscale_sim_top.resetn), line:18:52, endln:18:58
  |vpiContAssign:
  \_cont_assign: , line:55:11, endln:55:29
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiRhs:
    \_ref_obj: (work@vscale_sim_top.reset), line:55:24, endln:55:29
      |vpiParent:
      \_cont_assign: , line:55:11, endln:55:29
      |vpiName:reset
      |vpiFullName:work@vscale_sim_top.reset
      |vpiActual:
      \_logic_net: (work@vscale_sim_top.reset), line:7:52, endln:7:57
    |vpiLhs:
    \_ref_obj: (work@vscale_sim_top.htif_reset), line:55:11, endln:55:21
      |vpiParent:
      \_cont_assign: , line:55:11, endln:55:29
      |vpiName:htif_reset
      |vpiFullName:work@vscale_sim_top.htif_reset
      |vpiActual:
      \_logic_net: (work@vscale_sim_top.htif_reset), line:44:52, endln:44:62
  |vpiRefModule:
  \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:vscale
    |vpiDefName:work@vscale_core
    |vpiActual:
    \_module_inst: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiPort:
    \_port: (clk), line:58:23, endln:58:32
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:clk
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.clk.clk), line:58:28, endln:58:31
        |vpiParent:
        \_port: (clk), line:58:23, endln:58:32
        |vpiName:clk
        |vpiFullName:work@vscale_sim_top.vscale.clk.clk
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.clk), line:6:52, endln:6:55
    |vpiPort:
    \_port: (ext_interrupts), line:59:9, endln:59:27
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:ext_interrupts
      |vpiHighConn:
      \_constant: , line:59:25, endln:59:26
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiPort:
    \_port: (imem_haddr), line:60:23, endln:60:46
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:imem_haddr
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.imem_haddr.imem_haddr), line:60:35, endln:60:45
        |vpiParent:
        \_port: (imem_haddr), line:60:23, endln:60:46
        |vpiName:imem_haddr
        |vpiFullName:work@vscale_sim_top.vscale.imem_haddr.imem_haddr
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_haddr), line:20:37, endln:20:47
    |vpiPort:
    \_port: (imem_hwrite), line:61:23, endln:61:48
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:imem_hwrite
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.imem_hwrite.imem_hwrite), line:61:36, endln:61:47
        |vpiParent:
        \_port: (imem_hwrite), line:61:23, endln:61:48
        |vpiName:imem_hwrite
        |vpiFullName:work@vscale_sim_top.vscale.imem_hwrite.imem_hwrite
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hwrite), line:21:52, endln:21:63
    |vpiPort:
    \_port: (imem_hsize), line:62:23, endln:62:46
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:imem_hsize
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.imem_hsize.imem_hsize), line:62:35, endln:62:45
        |vpiParent:
        \_port: (imem_hsize), line:62:23, endln:62:46
        |vpiName:imem_hsize
        |vpiFullName:work@vscale_sim_top.vscale.imem_hsize.imem_hsize
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hsize), line:22:36, endln:22:46
    |vpiPort:
    \_port: (imem_hburst), line:63:23, endln:63:48
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:imem_hburst
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.imem_hburst.imem_hburst), line:63:36, endln:63:47
        |vpiParent:
        \_port: (imem_hburst), line:63:23, endln:63:48
        |vpiName:imem_hburst
        |vpiFullName:work@vscale_sim_top.vscale.imem_hburst.imem_hburst
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hburst), line:23:35, endln:23:46
    |vpiPort:
    \_port: (imem_hmastlock), line:64:23, endln:64:54
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:imem_hmastlock
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.imem_hmastlock.imem_hmastlock), line:64:39, endln:64:53
        |vpiParent:
        \_port: (imem_hmastlock), line:64:23, endln:64:54
        |vpiName:imem_hmastlock
        |vpiFullName:work@vscale_sim_top.vscale.imem_hmastlock.imem_hmastlock
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hmastlock), line:24:52, endln:24:66
    |vpiPort:
    \_port: (imem_hprot), line:65:23, endln:65:46
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:imem_hprot
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.imem_hprot.imem_hprot), line:65:35, endln:65:45
        |vpiParent:
        \_port: (imem_hprot), line:65:23, endln:65:46
        |vpiName:imem_hprot
        |vpiFullName:work@vscale_sim_top.vscale.imem_hprot.imem_hprot
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hprot), line:25:36, endln:25:46
    |vpiPort:
    \_port: (imem_htrans), line:66:23, endln:66:48
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:imem_htrans
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.imem_htrans.imem_htrans), line:66:36, endln:66:47
        |vpiParent:
        \_port: (imem_htrans), line:66:23, endln:66:48
        |vpiName:imem_htrans
        |vpiFullName:work@vscale_sim_top.vscale.imem_htrans.imem_htrans
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_htrans), line:26:35, endln:26:46
    |vpiPort:
    \_port: (imem_hwdata), line:67:23, endln:67:48
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:imem_hwdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.imem_hwdata.imem_hwdata), line:67:36, endln:67:47
        |vpiParent:
        \_port: (imem_hwdata), line:67:23, endln:67:48
        |vpiName:imem_hwdata
        |vpiFullName:work@vscale_sim_top.vscale.imem_hwdata.imem_hwdata
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hwdata), line:27:38, endln:27:49
    |vpiPort:
    \_port: (imem_hrdata), line:68:23, endln:68:48
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:imem_hrdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.imem_hrdata.imem_hrdata), line:68:36, endln:68:47
        |vpiParent:
        \_port: (imem_hrdata), line:68:23, endln:68:48
        |vpiName:imem_hrdata
        |vpiFullName:work@vscale_sim_top.vscale.imem_hrdata.imem_hrdata
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hrdata), line:28:38, endln:28:49
    |vpiPort:
    \_port: (imem_hready), line:69:23, endln:69:48
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:imem_hready
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.imem_hready.imem_hready), line:69:36, endln:69:47
        |vpiParent:
        \_port: (imem_hready), line:69:23, endln:69:48
        |vpiName:imem_hready
        |vpiFullName:work@vscale_sim_top.vscale.imem_hready.imem_hready
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hready), line:29:52, endln:29:63
    |vpiPort:
    \_port: (imem_hresp), line:70:23, endln:70:46
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:imem_hresp
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.imem_hresp.imem_hresp), line:70:35, endln:70:45
        |vpiParent:
        \_port: (imem_hresp), line:70:23, endln:70:46
        |vpiName:imem_hresp
        |vpiFullName:work@vscale_sim_top.vscale.imem_hresp.imem_hresp
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hresp), line:30:36, endln:30:46
    |vpiPort:
    \_port: (dmem_haddr), line:71:23, endln:71:46
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:dmem_haddr
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.dmem_haddr.dmem_haddr), line:71:35, endln:71:45
        |vpiParent:
        \_port: (dmem_haddr), line:71:23, endln:71:46
        |vpiName:dmem_haddr
        |vpiFullName:work@vscale_sim_top.vscale.dmem_haddr.dmem_haddr
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_haddr), line:32:37, endln:32:47
    |vpiPort:
    \_port: (dmem_hwrite), line:72:23, endln:72:48
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:dmem_hwrite
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.dmem_hwrite.dmem_hwrite), line:72:36, endln:72:47
        |vpiParent:
        \_port: (dmem_hwrite), line:72:23, endln:72:48
        |vpiName:dmem_hwrite
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hwrite.dmem_hwrite
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hwrite), line:33:52, endln:33:63
    |vpiPort:
    \_port: (dmem_hsize), line:73:23, endln:73:46
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:dmem_hsize
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.dmem_hsize.dmem_hsize), line:73:35, endln:73:45
        |vpiParent:
        \_port: (dmem_hsize), line:73:23, endln:73:46
        |vpiName:dmem_hsize
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hsize.dmem_hsize
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hsize), line:34:36, endln:34:46
    |vpiPort:
    \_port: (dmem_hburst), line:74:23, endln:74:48
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:dmem_hburst
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.dmem_hburst.dmem_hburst), line:74:36, endln:74:47
        |vpiParent:
        \_port: (dmem_hburst), line:74:23, endln:74:48
        |vpiName:dmem_hburst
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hburst.dmem_hburst
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hburst), line:35:35, endln:35:46
    |vpiPort:
    \_port: (dmem_hmastlock), line:75:23, endln:75:54
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:dmem_hmastlock
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.dmem_hmastlock.dmem_hmastlock), line:75:39, endln:75:53
        |vpiParent:
        \_port: (dmem_hmastlock), line:75:23, endln:75:54
        |vpiName:dmem_hmastlock
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hmastlock.dmem_hmastlock
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hmastlock), line:36:52, endln:36:66
    |vpiPort:
    \_port: (dmem_hprot), line:76:23, endln:76:46
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:dmem_hprot
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.dmem_hprot.dmem_hprot), line:76:35, endln:76:45
        |vpiParent:
        \_port: (dmem_hprot), line:76:23, endln:76:46
        |vpiName:dmem_hprot
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hprot.dmem_hprot
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hprot), line:37:36, endln:37:46
    |vpiPort:
    \_port: (dmem_htrans), line:77:23, endln:77:48
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:dmem_htrans
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.dmem_htrans.dmem_htrans), line:77:36, endln:77:47
        |vpiParent:
        \_port: (dmem_htrans), line:77:23, endln:77:48
        |vpiName:dmem_htrans
        |vpiFullName:work@vscale_sim_top.vscale.dmem_htrans.dmem_htrans
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_htrans), line:38:35, endln:38:46
    |vpiPort:
    \_port: (dmem_hwdata), line:78:23, endln:78:48
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:dmem_hwdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.dmem_hwdata.dmem_hwdata), line:78:36, endln:78:47
        |vpiParent:
        \_port: (dmem_hwdata), line:78:23, endln:78:48
        |vpiName:dmem_hwdata
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hwdata.dmem_hwdata
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hwdata), line:39:38, endln:39:49
    |vpiPort:
    \_port: (dmem_hrdata), line:79:23, endln:79:48
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:dmem_hrdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.dmem_hrdata.dmem_hrdata), line:79:36, endln:79:47
        |vpiParent:
        \_port: (dmem_hrdata), line:79:23, endln:79:48
        |vpiName:dmem_hrdata
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hrdata.dmem_hrdata
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hrdata), line:40:38, endln:40:49
    |vpiPort:
    \_port: (dmem_hready), line:80:23, endln:80:48
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:dmem_hready
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.dmem_hready.dmem_hready), line:80:36, endln:80:47
        |vpiParent:
        \_port: (dmem_hready), line:80:23, endln:80:48
        |vpiName:dmem_hready
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hready.dmem_hready
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hready), line:41:52, endln:41:63
    |vpiPort:
    \_port: (dmem_hresp), line:81:23, endln:81:46
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:dmem_hresp
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.dmem_hresp.dmem_hresp), line:81:35, endln:81:45
        |vpiParent:
        \_port: (dmem_hresp), line:81:23, endln:81:46
        |vpiName:dmem_hresp
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hresp.dmem_hresp
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hresp), line:42:36, endln:42:46
    |vpiPort:
    \_port: (htif_reset), line:82:23, endln:82:46
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_reset
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_reset.htif_reset), line:82:35, endln:82:45
        |vpiParent:
        \_port: (htif_reset), line:82:23, endln:82:46
        |vpiName:htif_reset
        |vpiFullName:work@vscale_sim_top.vscale.htif_reset.htif_reset
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_reset), line:44:52, endln:44:62
    |vpiPort:
    \_port: (htif_id), line:83:23, endln:83:37
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_id
      |vpiHighConn:
      \_constant: , line:83:32, endln:83:36
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
    |vpiPort:
    \_port: (htif_pcr_req_valid), line:84:23, endln:84:62
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_pcr_req_valid
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_pcr_req_valid.htif_pcr_req_valid), line:84:43, endln:84:61
        |vpiParent:
        \_port: (htif_pcr_req_valid), line:84:23, endln:84:62
        |vpiName:htif_pcr_req_valid
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_req_valid.htif_pcr_req_valid
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_pcr_req_valid), line:8:52, endln:8:70
    |vpiPort:
    \_port: (htif_pcr_req_ready), line:85:23, endln:85:62
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_pcr_req_ready
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_pcr_req_ready.htif_pcr_req_ready), line:85:43, endln:85:61
        |vpiParent:
        \_port: (htif_pcr_req_ready), line:85:23, endln:85:62
        |vpiName:htif_pcr_req_ready
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_req_ready.htif_pcr_req_ready
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_pcr_req_ready), line:9:52, endln:9:70
    |vpiPort:
    \_port: (htif_pcr_req_rw), line:86:23, endln:86:56
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_pcr_req_rw
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_pcr_req_rw.htif_pcr_req_rw), line:86:40, endln:86:55
        |vpiParent:
        \_port: (htif_pcr_req_rw), line:86:23, endln:86:56
        |vpiName:htif_pcr_req_rw
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_req_rw.htif_pcr_req_rw
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_pcr_req_rw), line:10:52, endln:10:67
    |vpiPort:
    \_port: (htif_pcr_req_addr), line:87:23, endln:87:60
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_pcr_req_addr
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_pcr_req_addr.htif_pcr_req_addr), line:87:42, endln:87:59
        |vpiParent:
        \_port: (htif_pcr_req_addr), line:87:23, endln:87:60
        |vpiName:htif_pcr_req_addr
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_req_addr.htif_pcr_req_addr
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_pcr_req_addr), line:11:39, endln:11:56
    |vpiPort:
    \_port: (htif_pcr_req_data), line:88:23, endln:88:60
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_pcr_req_data
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_pcr_req_data.htif_pcr_req_data), line:88:42, endln:88:59
        |vpiParent:
        \_port: (htif_pcr_req_data), line:88:23, endln:88:60
        |vpiName:htif_pcr_req_data
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_req_data.htif_pcr_req_data
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_pcr_req_data), line:12:39, endln:12:56
    |vpiPort:
    \_port: (htif_pcr_resp_valid), line:89:23, endln:89:64
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_pcr_resp_valid
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_pcr_resp_valid.htif_pcr_resp_valid), line:89:44, endln:89:63
        |vpiParent:
        \_port: (htif_pcr_resp_valid), line:89:23, endln:89:64
        |vpiName:htif_pcr_resp_valid
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_resp_valid.htif_pcr_resp_valid
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_pcr_resp_valid), line:13:52, endln:13:71
    |vpiPort:
    \_port: (htif_pcr_resp_ready), line:90:23, endln:90:64
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_pcr_resp_ready
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_pcr_resp_ready.htif_pcr_resp_ready), line:90:44, endln:90:63
        |vpiParent:
        \_port: (htif_pcr_resp_ready), line:90:23, endln:90:64
        |vpiName:htif_pcr_resp_ready
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_resp_ready.htif_pcr_resp_ready
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_pcr_resp_ready), line:14:52, endln:14:71
    |vpiPort:
    \_port: (htif_pcr_resp_data), line:91:23, endln:91:62
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_pcr_resp_data
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_pcr_resp_data.htif_pcr_resp_data), line:91:43, endln:91:61
        |vpiParent:
        \_port: (htif_pcr_resp_data), line:91:23, endln:91:62
        |vpiName:htif_pcr_resp_data
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_resp_data.htif_pcr_resp_data
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_pcr_resp_data), line:15:39, endln:15:57
    |vpiPort:
    \_port: (htif_ipi_req_ready), line:92:23, endln:92:62
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_ipi_req_ready
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_ipi_req_ready.htif_ipi_req_ready), line:92:43, endln:92:61
        |vpiParent:
        \_port: (htif_ipi_req_ready), line:92:23, endln:92:62
        |vpiName:htif_ipi_req_ready
        |vpiFullName:work@vscale_sim_top.vscale.htif_ipi_req_ready.htif_ipi_req_ready
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_ipi_req_ready), line:46:52, endln:46:70
    |vpiPort:
    \_port: (htif_ipi_req_valid), line:93:23, endln:93:62
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_ipi_req_valid
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_ipi_req_valid.htif_ipi_req_valid), line:93:43, endln:93:61
        |vpiParent:
        \_port: (htif_ipi_req_valid), line:93:23, endln:93:62
        |vpiName:htif_ipi_req_valid
        |vpiFullName:work@vscale_sim_top.vscale.htif_ipi_req_valid.htif_ipi_req_valid
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_ipi_req_valid), line:47:52, endln:47:70
    |vpiPort:
    \_port: (htif_ipi_req_data), line:94:23, endln:94:60
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_ipi_req_data
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_ipi_req_data.htif_ipi_req_data), line:94:42, endln:94:59
        |vpiParent:
        \_port: (htif_ipi_req_data), line:94:23, endln:94:60
        |vpiName:htif_ipi_req_data
        |vpiFullName:work@vscale_sim_top.vscale.htif_ipi_req_data.htif_ipi_req_data
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_ipi_req_data), line:48:52, endln:48:69
    |vpiPort:
    \_port: (htif_ipi_resp_ready), line:95:23, endln:95:64
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_ipi_resp_ready
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_ipi_resp_ready.htif_ipi_resp_ready), line:95:44, endln:95:63
        |vpiParent:
        \_port: (htif_ipi_resp_ready), line:95:23, endln:95:64
        |vpiName:htif_ipi_resp_ready
        |vpiFullName:work@vscale_sim_top.vscale.htif_ipi_resp_ready.htif_ipi_resp_ready
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_ipi_resp_ready), line:49:52, endln:49:71
    |vpiPort:
    \_port: (htif_ipi_resp_valid), line:96:23, endln:96:64
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_ipi_resp_valid
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_ipi_resp_valid.htif_ipi_resp_valid), line:96:44, endln:96:63
        |vpiParent:
        \_port: (htif_ipi_resp_valid), line:96:23, endln:96:64
        |vpiName:htif_ipi_resp_valid
        |vpiFullName:work@vscale_sim_top.vscale.htif_ipi_resp_valid.htif_ipi_resp_valid
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_ipi_resp_valid), line:50:52, endln:50:71
    |vpiPort:
    \_port: (htif_ipi_resp_data), line:97:23, endln:97:62
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_ipi_resp_data
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_ipi_resp_data.htif_ipi_resp_data), line:97:43, endln:97:61
        |vpiParent:
        \_port: (htif_ipi_resp_data), line:97:23, endln:97:62
        |vpiName:htif_ipi_resp_data
        |vpiFullName:work@vscale_sim_top.vscale.htif_ipi_resp_data.htif_ipi_resp_data
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_ipi_resp_data), line:51:52, endln:51:70
    |vpiPort:
    \_port: (htif_debug_stats_pcr), line:98:23, endln:98:66
      |vpiParent:
      \_ref_module: work@vscale_core (vscale), line:57:16, endln:57:22
      |vpiName:htif_debug_stats_pcr
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.vscale.htif_debug_stats_pcr.htif_debug_stats_pcr), line:98:45, endln:98:65
        |vpiParent:
        \_port: (htif_debug_stats_pcr), line:98:23, endln:98:66
        |vpiName:htif_debug_stats_pcr
        |vpiFullName:work@vscale_sim_top.vscale.htif_debug_stats_pcr.htif_debug_stats_pcr
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.htif_debug_stats_pcr), line:52:52, endln:52:72
  |vpiRefModule:
  \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
    |vpiParent:
    \_module_inst: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:hasti_mem
    |vpiDefName:work@vscale_dp_hasti_sram
    |vpiActual:
    \_module_inst: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiPort:
    \_port: (hclk), line:102:35, endln:102:45
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:hclk
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.hclk.clk), line:102:41, endln:102:44
        |vpiParent:
        \_port: (hclk), line:102:35, endln:102:45
        |vpiName:clk
        |vpiFullName:work@vscale_sim_top.hasti_mem.hclk.clk
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.clk), line:6:52, endln:6:55
    |vpiPort:
    \_port: (hresetn), line:103:35, endln:103:51
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:hresetn
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.hresetn.resetn), line:103:44, endln:103:50
        |vpiParent:
        \_port: (hresetn), line:103:35, endln:103:51
        |vpiName:resetn
        |vpiFullName:work@vscale_sim_top.hasti_mem.hresetn.resetn
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.resetn), line:18:52, endln:18:58
    |vpiPort:
    \_port: (p1_haddr), line:104:35, endln:104:56
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p1_haddr
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p1_haddr.imem_haddr), line:104:45, endln:104:55
        |vpiParent:
        \_port: (p1_haddr), line:104:35, endln:104:56
        |vpiName:imem_haddr
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_haddr.imem_haddr
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_haddr), line:20:37, endln:20:47
    |vpiPort:
    \_port: (p1_hwrite), line:105:35, endln:105:58
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p1_hwrite
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p1_hwrite.imem_hwrite), line:105:46, endln:105:57
        |vpiParent:
        \_port: (p1_hwrite), line:105:35, endln:105:58
        |vpiName:imem_hwrite
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hwrite.imem_hwrite
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hwrite), line:21:52, endln:21:63
    |vpiPort:
    \_port: (p1_hsize), line:106:35, endln:106:56
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p1_hsize
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p1_hsize.imem_hsize), line:106:45, endln:106:55
        |vpiParent:
        \_port: (p1_hsize), line:106:35, endln:106:56
        |vpiName:imem_hsize
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hsize.imem_hsize
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hsize), line:22:36, endln:22:46
    |vpiPort:
    \_port: (p1_hburst), line:107:35, endln:107:58
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p1_hburst
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p1_hburst.imem_hburst), line:107:46, endln:107:57
        |vpiParent:
        \_port: (p1_hburst), line:107:35, endln:107:58
        |vpiName:imem_hburst
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hburst.imem_hburst
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hburst), line:23:35, endln:23:46
    |vpiPort:
    \_port: (p1_hmastlock), line:108:35, endln:108:64
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p1_hmastlock
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p1_hmastlock.imem_hmastlock), line:108:49, endln:108:63
        |vpiParent:
        \_port: (p1_hmastlock), line:108:35, endln:108:64
        |vpiName:imem_hmastlock
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hmastlock.imem_hmastlock
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hmastlock), line:24:52, endln:24:66
    |vpiPort:
    \_port: (p1_hprot), line:109:35, endln:109:56
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p1_hprot
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p1_hprot.imem_hprot), line:109:45, endln:109:55
        |vpiParent:
        \_port: (p1_hprot), line:109:35, endln:109:56
        |vpiName:imem_hprot
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hprot.imem_hprot
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hprot), line:25:36, endln:25:46
    |vpiPort:
    \_port: (p1_htrans), line:110:35, endln:110:58
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p1_htrans
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p1_htrans.imem_htrans), line:110:46, endln:110:57
        |vpiParent:
        \_port: (p1_htrans), line:110:35, endln:110:58
        |vpiName:imem_htrans
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_htrans.imem_htrans
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_htrans), line:26:35, endln:26:46
    |vpiPort:
    \_port: (p1_hwdata), line:111:35, endln:111:58
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p1_hwdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p1_hwdata.imem_hwdata), line:111:46, endln:111:57
        |vpiParent:
        \_port: (p1_hwdata), line:111:35, endln:111:58
        |vpiName:imem_hwdata
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hwdata.imem_hwdata
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hwdata), line:27:38, endln:27:49
    |vpiPort:
    \_port: (p1_hrdata), line:112:35, endln:112:58
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p1_hrdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p1_hrdata.imem_hrdata), line:112:46, endln:112:57
        |vpiParent:
        \_port: (p1_hrdata), line:112:35, endln:112:58
        |vpiName:imem_hrdata
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hrdata.imem_hrdata
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hrdata), line:28:38, endln:28:49
    |vpiPort:
    \_port: (p1_hready), line:113:35, endln:113:58
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p1_hready
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p1_hready.imem_hready), line:113:46, endln:113:57
        |vpiParent:
        \_port: (p1_hready), line:113:35, endln:113:58
        |vpiName:imem_hready
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hready.imem_hready
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hready), line:29:52, endln:29:63
    |vpiPort:
    \_port: (p1_hresp), line:114:35, endln:114:56
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p1_hresp
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p1_hresp.imem_hresp), line:114:45, endln:114:55
        |vpiParent:
        \_port: (p1_hresp), line:114:35, endln:114:56
        |vpiName:imem_hresp
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hresp.imem_hresp
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.imem_hresp), line:30:36, endln:30:46
    |vpiPort:
    \_port: (p0_haddr), line:115:35, endln:115:56
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p0_haddr
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p0_haddr.dmem_haddr), line:115:45, endln:115:55
        |vpiParent:
        \_port: (p0_haddr), line:115:35, endln:115:56
        |vpiName:dmem_haddr
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_haddr.dmem_haddr
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_haddr), line:32:37, endln:32:47
    |vpiPort:
    \_port: (p0_hwrite), line:116:35, endln:116:58
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p0_hwrite
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p0_hwrite.dmem_hwrite), line:116:46, endln:116:57
        |vpiParent:
        \_port: (p0_hwrite), line:116:35, endln:116:58
        |vpiName:dmem_hwrite
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hwrite.dmem_hwrite
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hwrite), line:33:52, endln:33:63
    |vpiPort:
    \_port: (p0_hsize), line:117:35, endln:117:56
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p0_hsize
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p0_hsize.dmem_hsize), line:117:45, endln:117:55
        |vpiParent:
        \_port: (p0_hsize), line:117:35, endln:117:56
        |vpiName:dmem_hsize
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hsize.dmem_hsize
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hsize), line:34:36, endln:34:46
    |vpiPort:
    \_port: (p0_hburst), line:118:35, endln:118:58
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p0_hburst
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p0_hburst.dmem_hburst), line:118:46, endln:118:57
        |vpiParent:
        \_port: (p0_hburst), line:118:35, endln:118:58
        |vpiName:dmem_hburst
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hburst.dmem_hburst
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hburst), line:35:35, endln:35:46
    |vpiPort:
    \_port: (p0_hmastlock), line:119:35, endln:119:64
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p0_hmastlock
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p0_hmastlock.dmem_hmastlock), line:119:49, endln:119:63
        |vpiParent:
        \_port: (p0_hmastlock), line:119:35, endln:119:64
        |vpiName:dmem_hmastlock
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hmastlock.dmem_hmastlock
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hmastlock), line:36:52, endln:36:66
    |vpiPort:
    \_port: (p0_hprot), line:120:35, endln:120:56
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p0_hprot
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p0_hprot.dmem_hprot), line:120:45, endln:120:55
        |vpiParent:
        \_port: (p0_hprot), line:120:35, endln:120:56
        |vpiName:dmem_hprot
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hprot.dmem_hprot
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hprot), line:37:36, endln:37:46
    |vpiPort:
    \_port: (p0_htrans), line:121:35, endln:121:58
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p0_htrans
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p0_htrans.dmem_htrans), line:121:46, endln:121:57
        |vpiParent:
        \_port: (p0_htrans), line:121:35, endln:121:58
        |vpiName:dmem_htrans
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_htrans.dmem_htrans
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_htrans), line:38:35, endln:38:46
    |vpiPort:
    \_port: (p0_hwdata), line:122:35, endln:122:58
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p0_hwdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p0_hwdata.dmem_hwdata), line:122:46, endln:122:57
        |vpiParent:
        \_port: (p0_hwdata), line:122:35, endln:122:58
        |vpiName:dmem_hwdata
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hwdata.dmem_hwdata
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hwdata), line:39:38, endln:39:49
    |vpiPort:
    \_port: (p0_hrdata), line:123:35, endln:123:58
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p0_hrdata
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p0_hrdata.dmem_hrdata), line:123:46, endln:123:57
        |vpiParent:
        \_port: (p0_hrdata), line:123:35, endln:123:58
        |vpiName:dmem_hrdata
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hrdata.dmem_hrdata
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hrdata), line:40:38, endln:40:49
    |vpiPort:
    \_port: (p0_hready), line:124:35, endln:124:58
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p0_hready
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p0_hready.dmem_hready), line:124:46, endln:124:57
        |vpiParent:
        \_port: (p0_hready), line:124:35, endln:124:58
        |vpiName:dmem_hready
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hready.dmem_hready
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hready), line:41:52, endln:41:63
    |vpiPort:
    \_port: (p0_hresp), line:125:35, endln:125:56
      |vpiParent:
      \_ref_module: work@vscale_dp_hasti_sram (hasti_mem), line:101:25, endln:101:34
      |vpiName:p0_hresp
      |vpiHighConn:
      \_ref_obj: (work@vscale_sim_top.hasti_mem.p0_hresp.dmem_hresp), line:125:45, endln:125:55
        |vpiParent:
        \_port: (p0_hresp), line:125:35, endln:125:56
        |vpiName:dmem_hresp
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hresp.dmem_hresp
        |vpiActual:
        \_logic_net: (work@vscale_sim_top.dmem_hresp), line:42:36, endln:42:46
|uhdmallModules:
\_module_inst: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@vscale_src_a_mux
  |vpiDefName:work@vscale_src_a_mux
  |vpiNet:
  \_logic_net: (work@vscale_src_a_mux.src_a_sel), line:5:39, endln:5:48
    |vpiParent:
    \_module_inst: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiName:src_a_sel
    |vpiFullName:work@vscale_src_a_mux.src_a_sel
  |vpiNet:
  \_logic_net: (work@vscale_src_a_mux.PC_DX), line:6:48, endln:6:53
    |vpiParent:
    \_module_inst: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiName:PC_DX
    |vpiFullName:work@vscale_src_a_mux.PC_DX
  |vpiNet:
  \_logic_net: (work@vscale_src_a_mux.rs1_data), line:7:48, endln:7:56
    |vpiParent:
    \_module_inst: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiName:rs1_data
    |vpiFullName:work@vscale_src_a_mux.rs1_data
  |vpiNet:
  \_logic_net: (work@vscale_src_a_mux.alu_src_a), line:8:48, endln:8:57
    |vpiParent:
    \_module_inst: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiName:alu_src_a
    |vpiFullName:work@vscale_src_a_mux.alu_src_a
    |vpiNetType:48
  |vpiPort:
  \_port: (src_a_sel), line:5:39, endln:5:48
    |vpiParent:
    \_module_inst: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiName:src_a_sel
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_src_a_mux.src_a_sel.src_a_sel), line:5:39, endln:5:48
      |vpiParent:
      \_port: (src_a_sel), line:5:39, endln:5:48
      |vpiName:src_a_sel
      |vpiFullName:work@vscale_src_a_mux.src_a_sel.src_a_sel
      |vpiActual:
      \_logic_net: (work@vscale_src_a_mux.src_a_sel), line:5:39, endln:5:48
    |vpiTypedef:
    \_ref_typespec: (work@vscale_src_a_mux.src_a_sel)
      |vpiParent:
      \_port: (src_a_sel), line:5:39, endln:5:48
      |vpiFullName:work@vscale_src_a_mux.src_a_sel
      |vpiActual:
      \_logic_typespec: , line:5:31, endln:5:38
  |vpiPort:
  \_port: (PC_DX), line:6:48, endln:6:53
    |vpiParent:
    \_module_inst: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiName:PC_DX
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_src_a_mux.PC_DX.PC_DX), line:6:48, endln:6:53
      |vpiParent:
      \_port: (PC_DX), line:6:48, endln:6:53
      |vpiName:PC_DX
      |vpiFullName:work@vscale_src_a_mux.PC_DX.PC_DX
      |vpiActual:
      \_logic_net: (work@vscale_src_a_mux.PC_DX), line:6:48, endln:6:53
    |vpiTypedef:
    \_ref_typespec: (work@vscale_src_a_mux.PC_DX)
      |vpiParent:
      \_port: (PC_DX), line:6:48, endln:6:53
      |vpiFullName:work@vscale_src_a_mux.PC_DX
      |vpiActual:
      \_logic_typespec: , line:6:31, endln:6:39
  |vpiPort:
  \_port: (rs1_data), line:7:48, endln:7:56
    |vpiParent:
    \_module_inst: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiName:rs1_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_src_a_mux.rs1_data.rs1_data), line:7:48, endln:7:56
      |vpiParent:
      \_port: (rs1_data), line:7:48, endln:7:56
      |vpiName:rs1_data
      |vpiFullName:work@vscale_src_a_mux.rs1_data.rs1_data
      |vpiActual:
      \_logic_net: (work@vscale_src_a_mux.rs1_data), line:7:48, endln:7:56
    |vpiTypedef:
    \_ref_typespec: (work@vscale_src_a_mux.rs1_data)
      |vpiParent:
      \_port: (rs1_data), line:7:48, endln:7:56
      |vpiFullName:work@vscale_src_a_mux.rs1_data
      |vpiActual:
      \_logic_typespec: , line:7:31, endln:7:39
  |vpiPort:
  \_port: (alu_src_a), line:8:48, endln:8:57
    |vpiParent:
    \_module_inst: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiName:alu_src_a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_src_a_mux.alu_src_a.alu_src_a), line:8:48, endln:8:57
      |vpiParent:
      \_port: (alu_src_a), line:8:48, endln:8:57
      |vpiName:alu_src_a
      |vpiFullName:work@vscale_src_a_mux.alu_src_a.alu_src_a
      |vpiActual:
      \_logic_net: (work@vscale_src_a_mux.alu_src_a), line:8:48, endln:8:57
    |vpiTypedef:
    \_ref_typespec: (work@vscale_src_a_mux.alu_src_a)
      |vpiParent:
      \_port: (alu_src_a), line:8:48, endln:8:57
      |vpiFullName:work@vscale_src_a_mux.alu_src_a
      |vpiActual:
      \_logic_typespec: , line:8:32, endln:8:44
  |vpiProcess:
  \_always: , line:12:4, endln:18:7
    |vpiParent:
    \_module_inst: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiStmt:
    \_event_control: , line:12:11, endln:12:15
      |vpiParent:
      \_always: , line:12:4, endln:18:7
      |vpiStmt:
      \_begin: (work@vscale_src_a_mux), line:12:16, endln:18:7
        |vpiParent:
        \_event_control: , line:12:11, endln:12:15
        |vpiFullName:work@vscale_src_a_mux
        |vpiStmt:
        \_case_stmt: , line:13:7, endln:17:14
          |vpiParent:
          \_begin: (work@vscale_src_a_mux), line:12:16, endln:18:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_src_a_mux.src_a_sel), line:13:13, endln:13:22
            |vpiParent:
            \_begin: (work@vscale_src_a_mux), line:12:16, endln:18:7
            |vpiName:src_a_sel
            |vpiFullName:work@vscale_src_a_mux.src_a_sel
            |vpiActual:
            \_logic_net: (work@vscale_src_a_mux.src_a_sel), line:5:39, endln:5:48
          |vpiCaseItem:
          \_case_item: , line:14:9, endln:14:37
            |vpiParent:
            \_case_stmt: , line:13:7, endln:17:14
            |vpiExpr:
            \_constant: , line:14:9, endln:14:13
              |vpiParent:
              \_case_item: , line:14:9, endln:14:37
              |vpiDecompile:2'd0
              |vpiSize:2
              |DEC:0
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:14:16, endln:14:36
              |vpiParent:
              \_case_item: , line:14:9, endln:14:37
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_src_a_mux.rs1_data), line:14:28, endln:14:36
                |vpiParent:
                \_assignment: , line:14:16, endln:14:36
                |vpiName:rs1_data
                |vpiFullName:work@vscale_src_a_mux.rs1_data
                |vpiActual:
                \_logic_net: (work@vscale_src_a_mux.rs1_data), line:7:48, endln:7:56
              |vpiLhs:
              \_ref_obj: (work@vscale_src_a_mux.alu_src_a), line:14:16, endln:14:25
                |vpiParent:
                \_assignment: , line:14:16, endln:14:36
                |vpiName:alu_src_a
                |vpiFullName:work@vscale_src_a_mux.alu_src_a
                |vpiActual:
                \_logic_net: (work@vscale_src_a_mux.alu_src_a), line:8:48, endln:8:57
          |vpiCaseItem:
          \_case_item: , line:15:9, endln:15:34
            |vpiParent:
            \_case_stmt: , line:13:7, endln:17:14
            |vpiExpr:
            \_constant: , line:15:9, endln:15:13
              |vpiParent:
              \_case_item: , line:15:9, endln:15:34
              |vpiDecompile:2'd1
              |vpiSize:2
              |DEC:1
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:15:16, endln:15:33
              |vpiParent:
              \_case_item: , line:15:9, endln:15:34
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_src_a_mux.PC_DX), line:15:28, endln:15:33
                |vpiParent:
                \_assignment: , line:15:16, endln:15:33
                |vpiName:PC_DX
                |vpiFullName:work@vscale_src_a_mux.PC_DX
                |vpiActual:
                \_logic_net: (work@vscale_src_a_mux.PC_DX), line:6:48, endln:6:53
              |vpiLhs:
              \_ref_obj: (work@vscale_src_a_mux.alu_src_a), line:15:16, endln:15:25
                |vpiParent:
                \_assignment: , line:15:16, endln:15:33
                |vpiName:alu_src_a
                |vpiFullName:work@vscale_src_a_mux.alu_src_a
                |vpiActual:
                \_logic_net: (work@vscale_src_a_mux.alu_src_a), line:8:48, endln:8:57
          |vpiCaseItem:
          \_case_item: , line:16:9, endln:16:33
            |vpiParent:
            \_case_stmt: , line:13:7, endln:17:14
            |vpiStmt:
            \_assignment: , line:16:19, endln:16:32
              |vpiParent:
              \_case_item: , line:16:9, endln:16:33
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:16:31, endln:16:32
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_src_a_mux.alu_src_a), line:16:19, endln:16:28
                |vpiParent:
                \_assignment: , line:16:19, endln:16:32
                |vpiName:alu_src_a
                |vpiFullName:work@vscale_src_a_mux.alu_src_a
                |vpiActual:
                \_logic_net: (work@vscale_src_a_mux.alu_src_a), line:8:48, endln:8:57
    |vpiAlwaysType:1
|uhdmallModules:
\_module_inst: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@vscale_src_b_mux
  |vpiDefName:work@vscale_src_b_mux
  |vpiNet:
  \_logic_net: (work@vscale_src_b_mux.src_b_sel), line:5:39, endln:5:48
    |vpiParent:
    \_module_inst: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiName:src_b_sel
    |vpiFullName:work@vscale_src_b_mux.src_b_sel
  |vpiNet:
  \_logic_net: (work@vscale_src_b_mux.imm), line:6:48, endln:6:51
    |vpiParent:
    \_module_inst: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiName:imm
    |vpiFullName:work@vscale_src_b_mux.imm
  |vpiNet:
  \_logic_net: (work@vscale_src_b_mux.rs2_data), line:7:48, endln:7:56
    |vpiParent:
    \_module_inst: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiName:rs2_data
    |vpiFullName:work@vscale_src_b_mux.rs2_data
  |vpiNet:
  \_logic_net: (work@vscale_src_b_mux.alu_src_b), line:8:48, endln:8:57
    |vpiParent:
    \_module_inst: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiName:alu_src_b
    |vpiFullName:work@vscale_src_b_mux.alu_src_b
    |vpiNetType:48
  |vpiPort:
  \_port: (src_b_sel), line:5:39, endln:5:48
    |vpiParent:
    \_module_inst: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiName:src_b_sel
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_src_b_mux.src_b_sel.src_b_sel), line:5:39, endln:5:48
      |vpiParent:
      \_port: (src_b_sel), line:5:39, endln:5:48
      |vpiName:src_b_sel
      |vpiFullName:work@vscale_src_b_mux.src_b_sel.src_b_sel
      |vpiActual:
      \_logic_net: (work@vscale_src_b_mux.src_b_sel), line:5:39, endln:5:48
    |vpiTypedef:
    \_ref_typespec: (work@vscale_src_b_mux.src_b_sel)
      |vpiParent:
      \_port: (src_b_sel), line:5:39, endln:5:48
      |vpiFullName:work@vscale_src_b_mux.src_b_sel
      |vpiActual:
      \_logic_typespec: , line:5:31, endln:5:38
  |vpiPort:
  \_port: (imm), line:6:48, endln:6:51
    |vpiParent:
    \_module_inst: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiName:imm
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_src_b_mux.imm.imm), line:6:48, endln:6:51
      |vpiParent:
      \_port: (imm), line:6:48, endln:6:51
      |vpiName:imm
      |vpiFullName:work@vscale_src_b_mux.imm.imm
      |vpiActual:
      \_logic_net: (work@vscale_src_b_mux.imm), line:6:48, endln:6:51
    |vpiTypedef:
    \_ref_typespec: (work@vscale_src_b_mux.imm)
      |vpiParent:
      \_port: (imm), line:6:48, endln:6:51
      |vpiFullName:work@vscale_src_b_mux.imm
      |vpiActual:
      \_logic_typespec: , line:6:31, endln:6:39
  |vpiPort:
  \_port: (rs2_data), line:7:48, endln:7:56
    |vpiParent:
    \_module_inst: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiName:rs2_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vscale_src_b_mux.rs2_data.rs2_data), line:7:48, endln:7:56
      |vpiParent:
      \_port: (rs2_data), line:7:48, endln:7:56
      |vpiName:rs2_data
      |vpiFullName:work@vscale_src_b_mux.rs2_data.rs2_data
      |vpiActual:
      \_logic_net: (work@vscale_src_b_mux.rs2_data), line:7:48, endln:7:56
    |vpiTypedef:
    \_ref_typespec: (work@vscale_src_b_mux.rs2_data)
      |vpiParent:
      \_port: (rs2_data), line:7:48, endln:7:56
      |vpiFullName:work@vscale_src_b_mux.rs2_data
      |vpiActual:
      \_logic_typespec: , line:7:31, endln:7:39
  |vpiPort:
  \_port: (alu_src_b), line:8:48, endln:8:57
    |vpiParent:
    \_module_inst: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiName:alu_src_b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vscale_src_b_mux.alu_src_b.alu_src_b), line:8:48, endln:8:57
      |vpiParent:
      \_port: (alu_src_b), line:8:48, endln:8:57
      |vpiName:alu_src_b
      |vpiFullName:work@vscale_src_b_mux.alu_src_b.alu_src_b
      |vpiActual:
      \_logic_net: (work@vscale_src_b_mux.alu_src_b), line:8:48, endln:8:57
    |vpiTypedef:
    \_ref_typespec: (work@vscale_src_b_mux.alu_src_b)
      |vpiParent:
      \_port: (alu_src_b), line:8:48, endln:8:57
      |vpiFullName:work@vscale_src_b_mux.alu_src_b
      |vpiActual:
      \_logic_typespec: , line:8:32, endln:8:44
  |vpiProcess:
  \_always: , line:12:4, endln:19:7
    |vpiParent:
    \_module_inst: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiStmt:
    \_event_control: , line:12:11, endln:12:15
      |vpiParent:
      \_always: , line:12:4, endln:19:7
      |vpiStmt:
      \_begin: (work@vscale_src_b_mux), line:12:16, endln:19:7
        |vpiParent:
        \_event_control: , line:12:11, endln:12:15
        |vpiFullName:work@vscale_src_b_mux
        |vpiStmt:
        \_case_stmt: , line:13:7, endln:18:14
          |vpiParent:
          \_begin: (work@vscale_src_b_mux), line:12:16, endln:19:7
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@vscale_src_b_mux.src_b_sel), line:13:13, endln:13:22
            |vpiParent:
            \_begin: (work@vscale_src_b_mux), line:12:16, endln:19:7
            |vpiName:src_b_sel
            |vpiFullName:work@vscale_src_b_mux.src_b_sel
            |vpiActual:
            \_logic_net: (work@vscale_src_b_mux.src_b_sel), line:5:39, endln:5:48
          |vpiCaseItem:
          \_case_item: , line:14:9, endln:14:37
            |vpiParent:
            \_case_stmt: , line:13:7, endln:18:14
            |vpiExpr:
            \_constant: , line:14:9, endln:14:13
              |vpiParent:
              \_case_item: , line:14:9, endln:14:37
              |vpiDecompile:2'd0
              |vpiSize:2
              |DEC:0
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:14:16, endln:14:36
              |vpiParent:
              \_case_item: , line:14:9, endln:14:37
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_src_b_mux.rs2_data), line:14:28, endln:14:36
                |vpiParent:
                \_assignment: , line:14:16, endln:14:36
                |vpiName:rs2_data
                |vpiFullName:work@vscale_src_b_mux.rs2_data
                |vpiActual:
                \_logic_net: (work@vscale_src_b_mux.rs2_data), line:7:48, endln:7:56
              |vpiLhs:
              \_ref_obj: (work@vscale_src_b_mux.alu_src_b), line:14:16, endln:14:25
                |vpiParent:
                \_assignment: , line:14:16, endln:14:36
                |vpiName:alu_src_b
                |vpiFullName:work@vscale_src_b_mux.alu_src_b
                |vpiActual:
                \_logic_net: (work@vscale_src_b_mux.alu_src_b), line:8:48, endln:8:57
          |vpiCaseItem:
          \_case_item: , line:15:9, endln:15:32
            |vpiParent:
            \_case_stmt: , line:13:7, endln:18:14
            |vpiExpr:
            \_constant: , line:15:9, endln:15:13
              |vpiParent:
              \_case_item: , line:15:9, endln:15:32
              |vpiDecompile:2'd1
              |vpiSize:2
              |DEC:1
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:15:16, endln:15:31
              |vpiParent:
              \_case_item: , line:15:9, endln:15:32
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@vscale_src_b_mux.imm), line:15:28, endln:15:31
                |vpiParent:
                \_assignment: , line:15:16, endln:15:31
                |vpiName:imm
                |vpiFullName:work@vscale_src_b_mux.imm
                |vpiActual:
                \_logic_net: (work@vscale_src_b_mux.imm), line:6:48, endln:6:51
              |vpiLhs:
              \_ref_obj: (work@vscale_src_b_mux.alu_src_b), line:15:16, endln:15:25
                |vpiParent:
                \_assignment: , line:15:16, endln:15:31
                |vpiName:alu_src_b
                |vpiFullName:work@vscale_src_b_mux.alu_src_b
                |vpiActual:
                \_logic_net: (work@vscale_src_b_mux.alu_src_b), line:8:48, endln:8:57
          |vpiCaseItem:
          \_case_item: , line:16:9, endln:16:30
            |vpiParent:
            \_case_stmt: , line:13:7, endln:18:14
            |vpiExpr:
            \_constant: , line:16:9, endln:16:13
              |vpiParent:
              \_case_item: , line:16:9, endln:16:30
              |vpiDecompile:2'd2
              |vpiSize:2
              |DEC:2
              |vpiConstType:1
            |vpiStmt:
            \_assignment: , line:16:16, endln:16:29
              |vpiParent:
              \_case_item: , line:16:9, endln:16:30
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:16:28, endln:16:29
                |vpiDecompile:4
                |vpiSize:64
                |UINT:4
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_src_b_mux.alu_src_b), line:16:16, endln:16:25
                |vpiParent:
                \_assignment: , line:16:16, endln:16:29
                |vpiName:alu_src_b
                |vpiFullName:work@vscale_src_b_mux.alu_src_b
                |vpiActual:
                \_logic_net: (work@vscale_src_b_mux.alu_src_b), line:8:48, endln:8:57
          |vpiCaseItem:
          \_case_item: , line:17:9, endln:17:33
            |vpiParent:
            \_case_stmt: , line:13:7, endln:18:14
            |vpiStmt:
            \_assignment: , line:17:19, endln:17:32
              |vpiParent:
              \_case_item: , line:17:9, endln:17:33
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:17:31, endln:17:32
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@vscale_src_b_mux.alu_src_b), line:17:19, endln:17:28
                |vpiParent:
                \_assignment: , line:17:19, endln:17:32
                |vpiName:alu_src_b
                |vpiFullName:work@vscale_src_b_mux.alu_src_b
                |vpiActual:
                \_logic_net: (work@vscale_src_b_mux.alu_src_b), line:8:48, endln:8:57
    |vpiAlwaysType:1
\_weaklyReferenced:
\_int_typespec: , line:37:4, endln:37:34
\_int_typespec: , line:38:4, endln:38:34
\_int_typespec: , line:30:4, endln:30:28
\_int_typespec: , line:32:4, endln:32:23
\_int_typespec: , line:33:4, endln:33:23
\_int_typespec: , line:6:4, endln:6:35
\_int_typespec: , line:20:4, endln:20:33
\_int_typespec: , line:21:4, endln:21:25
\_int_typespec: , line:22:4, endln:22:28
\_int_typespec: , line:23:4, endln:23:33
\_int_typespec: , line:24:4, endln:24:25
\_logic_typespec: , line:46:13, endln:46:21
  |vpiRange:
  \_range: , line:46:13, endln:46:21
    |vpiParent:
    \_logic_typespec: , line:46:13, endln:46:21
    |vpiLeftRange:
    \_operation: , line:46:14, endln:46:18
      |vpiParent:
      \_range: , line:46:13, endln:46:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:46:14, endln:46:16
        |vpiParent:
        \_operation: , line:46:14, endln:46:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:46:17, endln:46:18
        |vpiParent:
        \_operation: , line:46:14, endln:46:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:46:19, endln:46:20
      |vpiParent:
      \_range: , line:46:13, endln:46:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:47:13, endln:47:21
  |vpiRange:
  \_range: , line:47:13, endln:47:21
    |vpiParent:
    \_logic_typespec: , line:47:13, endln:47:21
    |vpiLeftRange:
    \_operation: , line:47:14, endln:47:18
      |vpiParent:
      \_range: , line:47:13, endln:47:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:47:14, endln:47:16
        |vpiParent:
        \_operation: , line:47:14, endln:47:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:47:17, endln:47:18
        |vpiParent:
        \_operation: , line:47:14, endln:47:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:47:19, endln:47:20
      |vpiParent:
      \_range: , line:47:13, endln:47:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:35:13, endln:35:21
  |vpiRange:
  \_range: , line:35:13, endln:35:21
    |vpiParent:
    \_logic_typespec: , line:35:13, endln:35:21
    |vpiLeftRange:
    \_operation: , line:35:14, endln:35:18
      |vpiParent:
      \_range: , line:35:13, endln:35:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:35:14, endln:35:16
        |vpiParent:
        \_operation: , line:35:14, endln:35:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:35:17, endln:35:18
        |vpiParent:
        \_operation: , line:35:14, endln:35:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:35:19, endln:35:20
      |vpiParent:
      \_range: , line:35:13, endln:35:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:36:13, endln:36:21
  |vpiRange:
  \_range: , line:36:13, endln:36:21
    |vpiParent:
    \_logic_typespec: , line:36:13, endln:36:21
    |vpiLeftRange:
    \_operation: , line:36:14, endln:36:18
      |vpiParent:
      \_range: , line:36:13, endln:36:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:36:14, endln:36:16
        |vpiParent:
        \_operation: , line:36:14, endln:36:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:36:17, endln:36:18
        |vpiParent:
        \_operation: , line:36:14, endln:36:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:19, endln:36:20
      |vpiParent:
      \_range: , line:36:13, endln:36:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:37:13, endln:37:21
  |vpiRange:
  \_range: , line:37:13, endln:37:21
    |vpiParent:
    \_logic_typespec: , line:37:13, endln:37:21
    |vpiLeftRange:
    \_operation: , line:37:14, endln:37:18
      |vpiParent:
      \_range: , line:37:13, endln:37:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:37:14, endln:37:16
        |vpiParent:
        \_operation: , line:37:14, endln:37:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:37:17, endln:37:18
        |vpiParent:
        \_operation: , line:37:14, endln:37:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:37:19, endln:37:20
      |vpiParent:
      \_range: , line:37:13, endln:37:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:38:13, endln:38:20
  |vpiRange:
  \_range: , line:38:13, endln:38:20
    |vpiParent:
    \_logic_typespec: , line:38:13, endln:38:20
    |vpiLeftRange:
    \_operation: , line:38:14, endln:38:17
      |vpiParent:
      \_range: , line:38:13, endln:38:20
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:38:14, endln:38:15
        |vpiParent:
        \_operation: , line:38:14, endln:38:17
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:38:16, endln:38:17
        |vpiParent:
        \_operation: , line:38:14, endln:38:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:38:18, endln:38:19
      |vpiParent:
      \_range: , line:38:13, endln:38:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:48:13, endln:48:21
  |vpiRange:
  \_range: , line:48:13, endln:48:21
    |vpiParent:
    \_logic_typespec: , line:48:13, endln:48:21
    |vpiLeftRange:
    \_operation: , line:48:14, endln:48:18
      |vpiParent:
      \_range: , line:48:13, endln:48:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:48:14, endln:48:16
        |vpiParent:
        \_operation: , line:48:14, endln:48:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:48:17, endln:48:18
        |vpiParent:
        \_operation: , line:48:14, endln:48:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:19, endln:48:20
      |vpiParent:
      \_range: , line:48:13, endln:48:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:49:13, endln:49:21
  |vpiRange:
  \_range: , line:49:13, endln:49:21
    |vpiParent:
    \_logic_typespec: , line:49:13, endln:49:21
    |vpiLeftRange:
    \_operation: , line:49:14, endln:49:18
      |vpiParent:
      \_range: , line:49:13, endln:49:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:49:14, endln:49:16
        |vpiParent:
        \_operation: , line:49:14, endln:49:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:49:17, endln:49:18
        |vpiParent:
        \_operation: , line:49:14, endln:49:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:49:19, endln:49:20
      |vpiParent:
      \_range: , line:49:13, endln:49:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:50:13, endln:50:21
  |vpiRange:
  \_range: , line:50:13, endln:50:21
    |vpiParent:
    \_logic_typespec: , line:50:13, endln:50:21
    |vpiLeftRange:
    \_operation: , line:50:14, endln:50:18
      |vpiParent:
      \_range: , line:50:13, endln:50:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:50:14, endln:50:16
        |vpiParent:
        \_operation: , line:50:14, endln:50:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:50:17, endln:50:18
        |vpiParent:
        \_operation: , line:50:14, endln:50:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:50:19, endln:50:20
      |vpiParent:
      \_range: , line:50:13, endln:50:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:51:13, endln:51:20
  |vpiRange:
  \_range: , line:51:13, endln:51:20
    |vpiParent:
    \_logic_typespec: , line:51:13, endln:51:20
    |vpiLeftRange:
    \_operation: , line:51:14, endln:51:17
      |vpiParent:
      \_range: , line:51:13, endln:51:20
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:51:14, endln:51:15
        |vpiParent:
        \_operation: , line:51:14, endln:51:17
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:51:16, endln:51:17
        |vpiParent:
        \_operation: , line:51:14, endln:51:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:51:18, endln:51:19
      |vpiParent:
      \_range: , line:51:13, endln:51:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:52:7, endln:52:19
  |vpiRange:
  \_range: , line:52:11, endln:52:19
    |vpiParent:
    \_logic_typespec: , line:52:7, endln:52:19
    |vpiLeftRange:
    \_operation: , line:52:12, endln:52:16
      |vpiParent:
      \_range: , line:52:11, endln:52:19
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:52:12, endln:52:14
        |vpiParent:
        \_operation: , line:52:12, endln:52:16
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:52:15, endln:52:16
        |vpiParent:
        \_operation: , line:52:12, endln:52:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:52:17, endln:52:18
      |vpiParent:
      \_range: , line:52:11, endln:52:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:53:7, endln:53:19
  |vpiRange:
  \_range: , line:53:11, endln:53:19
    |vpiParent:
    \_logic_typespec: , line:53:7, endln:53:19
    |vpiLeftRange:
    \_operation: , line:53:12, endln:53:16
      |vpiParent:
      \_range: , line:53:11, endln:53:19
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:53:12, endln:53:14
        |vpiParent:
        \_operation: , line:53:12, endln:53:16
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:53:15, endln:53:16
        |vpiParent:
        \_operation: , line:53:12, endln:53:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:17, endln:53:18
      |vpiParent:
      \_range: , line:53:11, endln:53:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:54:7, endln:54:19
  |vpiRange:
  \_range: , line:54:11, endln:54:19
    |vpiParent:
    \_logic_typespec: , line:54:7, endln:54:19
    |vpiLeftRange:
    \_operation: , line:54:12, endln:54:16
      |vpiParent:
      \_range: , line:54:11, endln:54:19
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:54:12, endln:54:14
        |vpiParent:
        \_operation: , line:54:12, endln:54:16
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:54:15, endln:54:16
        |vpiParent:
        \_operation: , line:54:12, endln:54:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:54:17, endln:54:18
      |vpiParent:
      \_range: , line:54:11, endln:54:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:5:28, endln:5:35
  |vpiRange:
  \_range: , line:5:28, endln:5:35
    |vpiParent:
    \_logic_typespec: , line:5:28, endln:5:35
    |vpiLeftRange:
    \_operation: , line:5:29, endln:5:32
      |vpiParent:
      \_range: , line:5:28, endln:5:35
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:5:29, endln:5:30
        |vpiParent:
        \_operation: , line:5:29, endln:5:32
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:5:31, endln:5:32
        |vpiParent:
        \_operation: , line:5:29, endln:5:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:33, endln:5:34
      |vpiParent:
      \_range: , line:5:28, endln:5:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:28, endln:6:36
  |vpiRange:
  \_range: , line:6:28, endln:6:36
    |vpiParent:
    \_logic_typespec: , line:6:28, endln:6:36
    |vpiLeftRange:
    \_operation: , line:6:29, endln:6:33
      |vpiParent:
      \_range: , line:6:28, endln:6:36
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:6:29, endln:6:31
        |vpiParent:
        \_operation: , line:6:29, endln:6:33
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:6:32, endln:6:33
        |vpiParent:
        \_operation: , line:6:29, endln:6:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:34, endln:6:35
      |vpiParent:
      \_range: , line:6:28, endln:6:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:28, endln:7:36
  |vpiRange:
  \_range: , line:7:28, endln:7:36
    |vpiParent:
    \_logic_typespec: , line:7:28, endln:7:36
    |vpiLeftRange:
    \_operation: , line:7:29, endln:7:33
      |vpiParent:
      \_range: , line:7:28, endln:7:36
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:7:29, endln:7:31
        |vpiParent:
        \_operation: , line:7:29, endln:7:33
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:7:32, endln:7:33
        |vpiParent:
        \_operation: , line:7:29, endln:7:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:34, endln:7:35
      |vpiParent:
      \_range: , line:7:28, endln:7:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:28, endln:8:36
  |vpiRange:
  \_range: , line:8:28, endln:8:36
    |vpiParent:
    \_logic_typespec: , line:8:28, endln:8:36
    |vpiLeftRange:
    \_operation: , line:8:29, endln:8:33
      |vpiParent:
      \_range: , line:8:28, endln:8:36
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:8:29, endln:8:31
        |vpiParent:
        \_operation: , line:8:29, endln:8:33
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:8:32, endln:8:33
        |vpiParent:
        \_operation: , line:8:29, endln:8:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:34, endln:8:35
      |vpiParent:
      \_range: , line:8:28, endln:8:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:28, endln:9:36
  |vpiRange:
  \_range: , line:9:28, endln:9:36
    |vpiParent:
    \_logic_typespec: , line:9:28, endln:9:36
    |vpiLeftRange:
    \_operation: , line:9:29, endln:9:33
      |vpiParent:
      \_range: , line:9:28, endln:9:36
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:9:29, endln:9:31
        |vpiParent:
        \_operation: , line:9:29, endln:9:33
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:9:32, endln:9:33
        |vpiParent:
        \_operation: , line:9:29, endln:9:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:34, endln:9:35
      |vpiParent:
      \_range: , line:9:28, endln:9:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:10:28, endln:10:36
  |vpiRange:
  \_range: , line:10:28, endln:10:36
    |vpiParent:
    \_logic_typespec: , line:10:28, endln:10:36
    |vpiLeftRange:
    \_operation: , line:10:29, endln:10:33
      |vpiParent:
      \_range: , line:10:28, endln:10:36
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:10:29, endln:10:31
        |vpiParent:
        \_operation: , line:10:29, endln:10:33
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:10:32, endln:10:33
        |vpiParent:
        \_operation: , line:10:29, endln:10:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:34, endln:10:35
      |vpiParent:
      \_range: , line:10:28, endln:10:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:28, endln:11:36
  |vpiRange:
  \_range: , line:11:28, endln:11:36
    |vpiParent:
    \_logic_typespec: , line:11:28, endln:11:36
    |vpiLeftRange:
    \_operation: , line:11:29, endln:11:33
      |vpiParent:
      \_range: , line:11:28, endln:11:36
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:11:29, endln:11:31
        |vpiParent:
        \_operation: , line:11:29, endln:11:33
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:11:32, endln:11:33
        |vpiParent:
        \_operation: , line:11:29, endln:11:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:34, endln:11:35
      |vpiParent:
      \_range: , line:11:28, endln:11:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:29, endln:12:37
  |vpiRange:
  \_range: , line:12:29, endln:12:37
    |vpiParent:
    \_logic_typespec: , line:12:29, endln:12:37
    |vpiLeftRange:
    \_operation: , line:12:30, endln:12:34
      |vpiParent:
      \_range: , line:12:29, endln:12:37
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:12:30, endln:12:32
        |vpiParent:
        \_operation: , line:12:30, endln:12:34
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:12:33, endln:12:34
        |vpiParent:
        \_operation: , line:12:30, endln:12:34
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:35, endln:12:36
      |vpiParent:
      \_range: , line:12:29, endln:12:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:4, endln:15:17
  |vpiRange:
  \_range: , line:15:9, endln:15:17
    |vpiParent:
    \_logic_typespec: , line:15:4, endln:15:17
    |vpiLeftRange:
    \_operation: , line:15:10, endln:15:14
      |vpiParent:
      \_range: , line:15:9, endln:15:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:15:10, endln:15:12
        |vpiParent:
        \_operation: , line:15:10, endln:15:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:15:13, endln:15:14
        |vpiParent:
        \_operation: , line:15:10, endln:15:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:15, endln:15:16
      |vpiParent:
      \_range: , line:15:9, endln:15:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:4, endln:16:17
  |vpiRange:
  \_range: , line:16:9, endln:16:17
    |vpiParent:
    \_logic_typespec: , line:16:4, endln:16:17
    |vpiLeftRange:
    \_operation: , line:16:10, endln:16:14
      |vpiParent:
      \_range: , line:16:9, endln:16:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:16:10, endln:16:12
        |vpiParent:
        \_operation: , line:16:10, endln:16:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:16:13, endln:16:14
        |vpiParent:
        \_operation: , line:16:10, endln:16:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:15, endln:16:16
      |vpiParent:
      \_range: , line:16:9, endln:16:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:17:4, endln:17:17
  |vpiRange:
  \_range: , line:17:9, endln:17:17
    |vpiParent:
    \_logic_typespec: , line:17:4, endln:17:17
    |vpiLeftRange:
    \_operation: , line:17:10, endln:17:14
      |vpiParent:
      \_range: , line:17:9, endln:17:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:17:10, endln:17:12
        |vpiParent:
        \_operation: , line:17:10, endln:17:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:17:13, endln:17:14
        |vpiParent:
        \_operation: , line:17:10, endln:17:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:15, endln:17:16
      |vpiParent:
      \_range: , line:17:9, endln:17:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:19:4, endln:19:16
  |vpiRange:
  \_range: , line:19:8, endln:19:16
    |vpiParent:
    \_logic_typespec: , line:19:4, endln:19:16
    |vpiLeftRange:
    \_operation: , line:19:9, endln:19:13
      |vpiParent:
      \_range: , line:19:8, endln:19:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:19:9, endln:19:11
        |vpiParent:
        \_operation: , line:19:9, endln:19:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:19:12, endln:19:13
        |vpiParent:
        \_operation: , line:19:9, endln:19:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:19:14, endln:19:15
      |vpiParent:
      \_range: , line:19:8, endln:19:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:20:4, endln:20:16
  |vpiRange:
  \_range: , line:20:8, endln:20:16
    |vpiParent:
    \_logic_typespec: , line:20:4, endln:20:16
    |vpiLeftRange:
    \_operation: , line:20:9, endln:20:13
      |vpiParent:
      \_range: , line:20:8, endln:20:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:20:9, endln:20:11
        |vpiParent:
        \_operation: , line:20:9, endln:20:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:20:12, endln:20:13
        |vpiParent:
        \_operation: , line:20:9, endln:20:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:20:14, endln:20:15
      |vpiParent:
      \_range: , line:20:8, endln:20:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:25, endln:5:32
  |vpiRange:
  \_range: , line:5:25, endln:5:32
    |vpiParent:
    \_logic_typespec: , line:5:25, endln:5:32
    |vpiLeftRange:
    \_operation: , line:5:26, endln:5:29
      |vpiParent:
      \_range: , line:5:25, endln:5:32
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:5:26, endln:5:27
        |vpiParent:
        \_operation: , line:5:26, endln:5:29
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:5:28, endln:5:29
        |vpiParent:
        \_operation: , line:5:26, endln:5:29
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:30, endln:5:31
      |vpiParent:
      \_range: , line:5:25, endln:5:32
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:25, endln:6:33
  |vpiRange:
  \_range: , line:6:25, endln:6:33
    |vpiParent:
    \_logic_typespec: , line:6:25, endln:6:33
    |vpiLeftRange:
    \_operation: , line:6:26, endln:6:30
      |vpiParent:
      \_range: , line:6:25, endln:6:33
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:6:26, endln:6:28
        |vpiParent:
        \_operation: , line:6:26, endln:6:30
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:6:29, endln:6:30
        |vpiParent:
        \_operation: , line:6:26, endln:6:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:31, endln:6:32
      |vpiParent:
      \_range: , line:6:25, endln:6:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:25, endln:7:33
  |vpiRange:
  \_range: , line:7:25, endln:7:33
    |vpiParent:
    \_logic_typespec: , line:7:25, endln:7:33
    |vpiLeftRange:
    \_operation: , line:7:26, endln:7:30
      |vpiParent:
      \_range: , line:7:25, endln:7:33
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:7:26, endln:7:28
        |vpiParent:
        \_operation: , line:7:26, endln:7:30
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:7:29, endln:7:30
        |vpiParent:
        \_operation: , line:7:26, endln:7:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:31, endln:7:32
      |vpiParent:
      \_range: , line:7:25, endln:7:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:26, endln:8:38
  |vpiRange:
  \_range: , line:8:30, endln:8:38
    |vpiParent:
    \_logic_typespec: , line:8:26, endln:8:38
    |vpiLeftRange:
    \_operation: , line:8:31, endln:8:35
      |vpiParent:
      \_range: , line:8:30, endln:8:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:8:31, endln:8:33
        |vpiParent:
        \_operation: , line:8:31, endln:8:35
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:8:34, endln:8:35
        |vpiParent:
        \_operation: , line:8:31, endln:8:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:36, endln:8:37
      |vpiParent:
      \_range: , line:8:30, endln:8:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:4, endln:11:16
  |vpiRange:
  \_range: , line:11:9, endln:11:16
    |vpiParent:
    \_logic_typespec: , line:11:4, endln:11:16
    |vpiLeftRange:
    \_operation: , line:11:10, endln:11:13
      |vpiParent:
      \_range: , line:11:9, endln:11:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:11:10, endln:11:11
        |vpiParent:
        \_operation: , line:11:10, endln:11:13
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:11:12, endln:11:13
        |vpiParent:
        \_operation: , line:11:10, endln:11:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:14, endln:11:15
      |vpiParent:
      \_range: , line:11:9, endln:11:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:32, endln:7:32
\_operation: , line:8:13, endln:8:19
  |vpiParent:
  \_operation: , line:8:13, endln:8:22
  |vpiOpType:20
  |vpiOperand:
  \_constant: , line:8:13, endln:8:15
    |vpiParent:
    \_operation: , line:8:13, endln:8:19
    |vpiDecompile:24
    |vpiSize:64
    |UINT:24
    |vpiConstType:9
  |vpiOperand:
  \_ref_obj: (EOF), line:8:16, endln:8:19
    |vpiParent:
    \_operation: , line:8:13, endln:8:19
    |vpiName:EOF
    |vpiActual:
    \_logic_net: (EOF), line:8:16, endln:8:19
\_operation: , line:8:13, endln:8:22
  |vpiParent:
  \_range: , line:8:12, endln:8:25
  |vpiOpType:18
  |vpiOperand:
  \_operation: , line:8:13, endln:8:19
  |vpiOperand:
  \_operation: , line:8:20, endln:8:22
    |vpiParent:
    \_operation: , line:8:13, endln:8:22
    |vpiOpType:1
    |vpiOperand:
    \_constant: , line:8:21, endln:8:22
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
\_range: , line:8:12, endln:8:25
  |vpiParent:
  \_logic_typespec: , line:8:12, endln:8:25
  |vpiLeftRange:
  \_operation: , line:8:13, endln:8:22
  |vpiRightRange:
  \_constant: , line:8:23, endln:8:24
    |vpiParent:
    \_range: , line:8:12, endln:8:25
    |vpiDecompile:0
    |vpiSize:64
    |UINT:0
    |vpiConstType:9
\_logic_typespec: , line:8:12, endln:8:25
  |vpiRange:
  \_range: , line:8:12, endln:8:25
\_logic_typespec: , line:9:27, endln:9:35
  |vpiRange:
  \_range: , line:9:27, endln:9:35
    |vpiParent:
    \_logic_typespec: , line:9:27, endln:9:35
    |vpiLeftRange:
    \_operation: , line:9:28, endln:9:32
      |vpiParent:
      \_range: , line:9:27, endln:9:35
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:9:28, endln:9:30
        |vpiParent:
        \_operation: , line:9:28, endln:9:32
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:9:31, endln:9:32
        |vpiParent:
        \_operation: , line:9:28, endln:9:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:33, endln:9:34
      |vpiParent:
      \_range: , line:9:27, endln:9:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:10:33, endln:10:33
\_logic_typespec: , line:11:27, endln:11:34
  |vpiRange:
  \_range: , line:11:27, endln:11:34
    |vpiParent:
    \_logic_typespec: , line:11:27, endln:11:34
    |vpiLeftRange:
    \_operation: , line:11:28, endln:11:31
      |vpiParent:
      \_range: , line:11:27, endln:11:34
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:11:28, endln:11:29
        |vpiParent:
        \_operation: , line:11:28, endln:11:31
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:11:30, endln:11:31
        |vpiParent:
        \_operation: , line:11:28, endln:11:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:32, endln:11:33
      |vpiParent:
      \_range: , line:11:27, endln:11:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:27, endln:12:34
  |vpiRange:
  \_range: , line:12:27, endln:12:34
    |vpiParent:
    \_logic_typespec: , line:12:27, endln:12:34
    |vpiLeftRange:
    \_operation: , line:12:28, endln:12:31
      |vpiParent:
      \_range: , line:12:27, endln:12:34
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:12:28, endln:12:29
        |vpiParent:
        \_operation: , line:12:28, endln:12:31
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:12:30, endln:12:31
        |vpiParent:
        \_operation: , line:12:28, endln:12:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:32, endln:12:33
      |vpiParent:
      \_range: , line:12:27, endln:12:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:33, endln:13:33
\_logic_typespec: , line:14:27, endln:14:34
  |vpiRange:
  \_range: , line:14:27, endln:14:34
    |vpiParent:
    \_logic_typespec: , line:14:27, endln:14:34
    |vpiLeftRange:
    \_operation: , line:14:28, endln:14:31
      |vpiParent:
      \_range: , line:14:27, endln:14:34
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:14:28, endln:14:29
        |vpiParent:
        \_operation: , line:14:28, endln:14:31
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:14:30, endln:14:31
        |vpiParent:
        \_operation: , line:14:28, endln:14:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:32, endln:14:33
      |vpiParent:
      \_range: , line:14:27, endln:14:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:27, endln:15:34
  |vpiRange:
  \_range: , line:15:27, endln:15:34
    |vpiParent:
    \_logic_typespec: , line:15:27, endln:15:34
    |vpiLeftRange:
    \_operation: , line:15:28, endln:15:31
      |vpiParent:
      \_range: , line:15:27, endln:15:34
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:15:28, endln:15:29
        |vpiParent:
        \_operation: , line:15:28, endln:15:31
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:15:30, endln:15:31
        |vpiParent:
        \_operation: , line:15:28, endln:15:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:32, endln:15:33
      |vpiParent:
      \_range: , line:15:27, endln:15:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:27, endln:16:35
  |vpiRange:
  \_range: , line:16:27, endln:16:35
    |vpiParent:
    \_logic_typespec: , line:16:27, endln:16:35
    |vpiLeftRange:
    \_operation: , line:16:28, endln:16:32
      |vpiParent:
      \_range: , line:16:27, endln:16:35
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:16:28, endln:16:30
        |vpiParent:
        \_operation: , line:16:28, endln:16:32
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:16:31, endln:16:32
        |vpiParent:
        \_operation: , line:16:28, endln:16:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:33, endln:16:34
      |vpiParent:
      \_range: , line:16:27, endln:16:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:17:26, endln:17:34
  |vpiRange:
  \_range: , line:17:26, endln:17:34
    |vpiParent:
    \_logic_typespec: , line:17:26, endln:17:34
    |vpiLeftRange:
    \_operation: , line:17:27, endln:17:31
      |vpiParent:
      \_range: , line:17:26, endln:17:34
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:17:27, endln:17:29
        |vpiParent:
        \_operation: , line:17:27, endln:17:31
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:17:30, endln:17:31
        |vpiParent:
        \_operation: , line:17:27, endln:17:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:32, endln:17:33
      |vpiParent:
      \_range: , line:17:26, endln:17:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:32, endln:18:32
\_logic_typespec: , line:19:26, endln:19:33
  |vpiRange:
  \_range: , line:19:26, endln:19:33
    |vpiParent:
    \_logic_typespec: , line:19:26, endln:19:33
    |vpiLeftRange:
    \_operation: , line:19:27, endln:19:30
      |vpiParent:
      \_range: , line:19:26, endln:19:33
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:19:27, endln:19:28
        |vpiParent:
        \_operation: , line:19:27, endln:19:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:19:29, endln:19:30
        |vpiParent:
        \_operation: , line:19:27, endln:19:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:19:31, endln:19:32
      |vpiParent:
      \_range: , line:19:26, endln:19:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:20:27, endln:20:35
  |vpiRange:
  \_range: , line:20:27, endln:20:35
    |vpiParent:
    \_logic_typespec: , line:20:27, endln:20:35
    |vpiLeftRange:
    \_operation: , line:20:28, endln:20:32
      |vpiParent:
      \_range: , line:20:27, endln:20:35
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:20:28, endln:20:30
        |vpiParent:
        \_operation: , line:20:28, endln:20:32
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:20:31, endln:20:32
        |vpiParent:
        \_operation: , line:20:28, endln:20:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:20:33, endln:20:34
      |vpiParent:
      \_range: , line:20:27, endln:20:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:21:33, endln:21:33
\_logic_typespec: , line:22:27, endln:22:34
  |vpiRange:
  \_range: , line:22:27, endln:22:34
    |vpiParent:
    \_logic_typespec: , line:22:27, endln:22:34
    |vpiLeftRange:
    \_operation: , line:22:28, endln:22:31
      |vpiParent:
      \_range: , line:22:27, endln:22:34
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:22:28, endln:22:29
        |vpiParent:
        \_operation: , line:22:28, endln:22:31
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:22:30, endln:22:31
        |vpiParent:
        \_operation: , line:22:28, endln:22:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:22:32, endln:22:33
      |vpiParent:
      \_range: , line:22:27, endln:22:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:23:27, endln:23:34
  |vpiRange:
  \_range: , line:23:27, endln:23:34
    |vpiParent:
    \_logic_typespec: , line:23:27, endln:23:34
    |vpiLeftRange:
    \_operation: , line:23:28, endln:23:31
      |vpiParent:
      \_range: , line:23:27, endln:23:34
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:23:28, endln:23:29
        |vpiParent:
        \_operation: , line:23:28, endln:23:31
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:23:30, endln:23:31
        |vpiParent:
        \_operation: , line:23:28, endln:23:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:23:32, endln:23:33
      |vpiParent:
      \_range: , line:23:27, endln:23:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:24:33, endln:24:33
\_logic_typespec: , line:25:27, endln:25:34
  |vpiRange:
  \_range: , line:25:27, endln:25:34
    |vpiParent:
    \_logic_typespec: , line:25:27, endln:25:34
    |vpiLeftRange:
    \_operation: , line:25:28, endln:25:31
      |vpiParent:
      \_range: , line:25:27, endln:25:34
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:25:28, endln:25:29
        |vpiParent:
        \_operation: , line:25:28, endln:25:31
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:25:30, endln:25:31
        |vpiParent:
        \_operation: , line:25:28, endln:25:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:25:32, endln:25:33
      |vpiParent:
      \_range: , line:25:27, endln:25:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:26:27, endln:26:34
  |vpiRange:
  \_range: , line:26:27, endln:26:34
    |vpiParent:
    \_logic_typespec: , line:26:27, endln:26:34
    |vpiLeftRange:
    \_operation: , line:26:28, endln:26:31
      |vpiParent:
      \_range: , line:26:27, endln:26:34
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:26:28, endln:26:29
        |vpiParent:
        \_operation: , line:26:28, endln:26:31
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:26:30, endln:26:31
        |vpiParent:
        \_operation: , line:26:28, endln:26:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:26:32, endln:26:33
      |vpiParent:
      \_range: , line:26:27, endln:26:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:27:27, endln:27:35
  |vpiRange:
  \_range: , line:27:27, endln:27:35
    |vpiParent:
    \_logic_typespec: , line:27:27, endln:27:35
    |vpiLeftRange:
    \_operation: , line:27:28, endln:27:32
      |vpiParent:
      \_range: , line:27:27, endln:27:35
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:27:28, endln:27:30
        |vpiParent:
        \_operation: , line:27:28, endln:27:32
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:27:31, endln:27:32
        |vpiParent:
        \_operation: , line:27:28, endln:27:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:27:33, endln:27:34
      |vpiParent:
      \_range: , line:27:27, endln:27:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:28:26, endln:28:34
  |vpiRange:
  \_range: , line:28:26, endln:28:34
    |vpiParent:
    \_logic_typespec: , line:28:26, endln:28:34
    |vpiLeftRange:
    \_operation: , line:28:27, endln:28:31
      |vpiParent:
      \_range: , line:28:26, endln:28:34
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:28:27, endln:28:29
        |vpiParent:
        \_operation: , line:28:27, endln:28:31
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:28:30, endln:28:31
        |vpiParent:
        \_operation: , line:28:27, endln:28:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:28:32, endln:28:33
      |vpiParent:
      \_range: , line:28:26, endln:28:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:29:32, endln:29:32
\_logic_typespec: , line:30:26, endln:30:33
  |vpiRange:
  \_range: , line:30:26, endln:30:33
    |vpiParent:
    \_logic_typespec: , line:30:26, endln:30:33
    |vpiLeftRange:
    \_operation: , line:30:27, endln:30:30
      |vpiParent:
      \_range: , line:30:26, endln:30:33
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:30:27, endln:30:28
        |vpiParent:
        \_operation: , line:30:27, endln:30:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:30:29, endln:30:30
        |vpiParent:
        \_operation: , line:30:27, endln:30:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:30:31, endln:30:32
      |vpiParent:
      \_range: , line:30:26, endln:30:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:31:32, endln:31:32
\_logic_typespec: , line:32:32, endln:32:32
\_logic_typespec: , line:33:32, endln:33:32
\_logic_typespec: , line:34:33, endln:34:33
\_logic_typespec: , line:35:32, endln:35:32
\_logic_typespec: , line:36:26, endln:36:34
  |vpiRange:
  \_range: , line:36:26, endln:36:34
    |vpiParent:
    \_logic_typespec: , line:36:26, endln:36:34
    |vpiLeftRange:
    \_operation: , line:36:27, endln:36:31
      |vpiParent:
      \_range: , line:36:26, endln:36:34
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:36:27, endln:36:29
        |vpiParent:
        \_operation: , line:36:27, endln:36:31
        |vpiDecompile:12
        |vpiSize:64
        |UINT:12
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:36:30, endln:36:31
        |vpiParent:
        \_operation: , line:36:27, endln:36:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:32, endln:36:33
      |vpiParent:
      \_range: , line:36:26, endln:36:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:37:26, endln:37:34
  |vpiRange:
  \_range: , line:37:26, endln:37:34
    |vpiParent:
    \_logic_typespec: , line:37:26, endln:37:34
    |vpiLeftRange:
    \_operation: , line:37:27, endln:37:31
      |vpiParent:
      \_range: , line:37:26, endln:37:34
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:37:27, endln:37:29
        |vpiParent:
        \_operation: , line:37:27, endln:37:31
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:37:30, endln:37:31
        |vpiParent:
        \_operation: , line:37:27, endln:37:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:37:32, endln:37:33
      |vpiParent:
      \_range: , line:37:26, endln:37:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:38:33, endln:38:33
\_logic_typespec: , line:39:32, endln:39:32
\_logic_typespec: , line:40:27, endln:40:35
  |vpiRange:
  \_range: , line:40:27, endln:40:35
    |vpiParent:
    \_logic_typespec: , line:40:27, endln:40:35
    |vpiLeftRange:
    \_operation: , line:40:28, endln:40:32
      |vpiParent:
      \_range: , line:40:27, endln:40:35
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:40:28, endln:40:30
        |vpiParent:
        \_operation: , line:40:28, endln:40:32
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:40:31, endln:40:32
        |vpiParent:
        \_operation: , line:40:28, endln:40:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:40:33, endln:40:34
      |vpiParent:
      \_range: , line:40:27, endln:40:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:41:32, endln:41:32
\_logic_typespec: , line:42:33, endln:42:33
\_logic_typespec: , line:43:33, endln:43:33
\_logic_typespec: , line:44:33, endln:44:33
\_logic_typespec: , line:45:32, endln:45:32
\_logic_typespec: , line:46:32, endln:46:32
\_logic_typespec: , line:47:33, endln:47:33
\_logic_typespec: , line:50:4, endln:50:8
\_logic_typespec: , line:51:4, endln:51:17
  |vpiRange:
  \_range: , line:51:9, endln:51:17
    |vpiParent:
    \_logic_typespec: , line:51:4, endln:51:17
    |vpiLeftRange:
    \_operation: , line:51:10, endln:51:14
      |vpiParent:
      \_range: , line:51:9, endln:51:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:51:10, endln:51:12
        |vpiParent:
        \_operation: , line:51:10, endln:51:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:51:13, endln:51:14
        |vpiParent:
        \_operation: , line:51:10, endln:51:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:51:15, endln:51:16
      |vpiParent:
      \_range: , line:51:9, endln:51:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:52:4, endln:52:17
  |vpiRange:
  \_range: , line:52:9, endln:52:17
    |vpiParent:
    \_logic_typespec: , line:52:4, endln:52:17
    |vpiLeftRange:
    \_operation: , line:52:10, endln:52:14
      |vpiParent:
      \_range: , line:52:9, endln:52:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:52:10, endln:52:12
        |vpiParent:
        \_operation: , line:52:10, endln:52:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:52:13, endln:52:14
        |vpiParent:
        \_operation: , line:52:10, endln:52:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:52:15, endln:52:16
      |vpiParent:
      \_range: , line:52:9, endln:52:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:53:4, endln:53:8
\_logic_typespec: , line:54:4, endln:54:8
\_logic_typespec: , line:55:4, endln:55:8
\_logic_typespec: , line:56:4, endln:56:8
\_logic_typespec: , line:57:4, endln:57:16
  |vpiRange:
  \_range: , line:57:9, endln:57:16
    |vpiParent:
    \_logic_typespec: , line:57:4, endln:57:16
    |vpiLeftRange:
    \_operation: , line:57:10, endln:57:13
      |vpiParent:
      \_range: , line:57:9, endln:57:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:57:10, endln:57:11
        |vpiParent:
        \_operation: , line:57:10, endln:57:13
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:57:12, endln:57:13
        |vpiParent:
        \_operation: , line:57:10, endln:57:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:57:14, endln:57:15
      |vpiParent:
      \_range: , line:57:9, endln:57:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:58:4, endln:58:17
  |vpiRange:
  \_range: , line:58:9, endln:58:17
    |vpiParent:
    \_logic_typespec: , line:58:4, endln:58:17
    |vpiLeftRange:
    \_operation: , line:58:10, endln:58:14
      |vpiParent:
      \_range: , line:58:9, endln:58:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:58:10, endln:58:12
        |vpiParent:
        \_operation: , line:58:10, endln:58:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:58:13, endln:58:14
        |vpiParent:
        \_operation: , line:58:10, endln:58:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:58:15, endln:58:16
      |vpiParent:
      \_range: , line:58:9, endln:58:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:59:4, endln:59:17
  |vpiRange:
  \_range: , line:59:9, endln:59:17
    |vpiParent:
    \_logic_typespec: , line:59:4, endln:59:17
    |vpiLeftRange:
    \_operation: , line:59:10, endln:59:14
      |vpiParent:
      \_range: , line:59:9, endln:59:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:59:10, endln:59:12
        |vpiParent:
        \_operation: , line:59:10, endln:59:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:59:13, endln:59:14
        |vpiParent:
        \_operation: , line:59:10, endln:59:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:59:15, endln:59:16
      |vpiParent:
      \_range: , line:59:9, endln:59:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:60:4, endln:60:17
  |vpiRange:
  \_range: , line:60:9, endln:60:17
    |vpiParent:
    \_logic_typespec: , line:60:4, endln:60:17
    |vpiLeftRange:
    \_operation: , line:60:10, endln:60:14
      |vpiParent:
      \_range: , line:60:9, endln:60:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:60:10, endln:60:12
        |vpiParent:
        \_operation: , line:60:10, endln:60:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:60:13, endln:60:14
        |vpiParent:
        \_operation: , line:60:10, endln:60:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:60:15, endln:60:16
      |vpiParent:
      \_range: , line:60:9, endln:60:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:61:4, endln:61:8
\_logic_typespec: , line:7:37, endln:7:37
\_operation: , line:8:17, endln:8:23
  |vpiParent:
  \_operation: , line:8:17, endln:8:26
  |vpiOpType:20
  |vpiOperand:
  \_constant: , line:8:17, endln:8:19
    |vpiParent:
    \_operation: , line:8:17, endln:8:23
    |vpiDecompile:24
    |vpiSize:64
    |UINT:24
    |vpiConstType:9
  |vpiOperand:
  \_ref_obj: (EOF), line:8:20, endln:8:23
    |vpiParent:
    \_operation: , line:8:17, endln:8:23
    |vpiName:EOF
    |vpiActual:
    \_logic_net: (EOF), line:8:20, endln:8:23
\_operation: , line:8:17, endln:8:26
  |vpiParent:
  \_range: , line:8:16, endln:8:29
  |vpiOpType:18
  |vpiOperand:
  \_operation: , line:8:17, endln:8:23
  |vpiOperand:
  \_operation: , line:8:24, endln:8:26
    |vpiParent:
    \_operation: , line:8:17, endln:8:26
    |vpiOpType:1
    |vpiOperand:
    \_constant: , line:8:25, endln:8:26
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
\_range: , line:8:16, endln:8:29
  |vpiParent:
  \_logic_typespec: , line:8:16, endln:8:29
  |vpiLeftRange:
  \_operation: , line:8:17, endln:8:26
  |vpiRightRange:
  \_constant: , line:8:27, endln:8:28
    |vpiParent:
    \_range: , line:8:16, endln:8:29
    |vpiDecompile:0
    |vpiSize:64
    |UINT:0
    |vpiConstType:9
\_logic_typespec: , line:8:16, endln:8:29
  |vpiRange:
  \_range: , line:8:16, endln:8:29
\_logic_typespec: , line:9:37, endln:9:37
\_logic_typespec: , line:10:30, endln:10:38
  |vpiRange:
  \_range: , line:10:30, endln:10:38
    |vpiParent:
    \_logic_typespec: , line:10:30, endln:10:38
    |vpiLeftRange:
    \_operation: , line:10:31, endln:10:35
      |vpiParent:
      \_range: , line:10:30, endln:10:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:10:31, endln:10:33
        |vpiParent:
        \_operation: , line:10:31, endln:10:35
        |vpiDecompile:12
        |vpiSize:64
        |UINT:12
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:10:34, endln:10:35
        |vpiParent:
        \_operation: , line:10:31, endln:10:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:36, endln:10:37
      |vpiParent:
      \_range: , line:10:30, endln:10:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:30, endln:11:37
  |vpiRange:
  \_range: , line:11:30, endln:11:37
    |vpiParent:
    \_logic_typespec: , line:11:30, endln:11:37
    |vpiLeftRange:
    \_operation: , line:11:31, endln:11:34
      |vpiParent:
      \_range: , line:11:30, endln:11:37
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:11:31, endln:11:32
        |vpiParent:
        \_operation: , line:11:31, endln:11:34
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:11:33, endln:11:34
        |vpiParent:
        \_operation: , line:11:31, endln:11:34
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:35, endln:11:36
      |vpiParent:
      \_range: , line:11:30, endln:11:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:30, endln:12:38
  |vpiRange:
  \_range: , line:12:30, endln:12:38
    |vpiParent:
    \_logic_typespec: , line:12:30, endln:12:38
    |vpiLeftRange:
    \_operation: , line:12:31, endln:12:35
      |vpiParent:
      \_range: , line:12:30, endln:12:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:12:31, endln:12:33
        |vpiParent:
        \_operation: , line:12:31, endln:12:35
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:12:34, endln:12:35
        |vpiParent:
        \_operation: , line:12:31, endln:12:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:36, endln:12:37
      |vpiParent:
      \_range: , line:12:30, endln:12:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:31, endln:13:43
  |vpiRange:
  \_range: , line:13:36, endln:13:43
    |vpiParent:
    \_logic_typespec: , line:13:31, endln:13:43
    |vpiLeftRange:
    \_operation: , line:13:37, endln:13:40
      |vpiParent:
      \_range: , line:13:36, endln:13:43
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:13:37, endln:13:38
        |vpiParent:
        \_operation: , line:13:37, endln:13:40
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:13:39, endln:13:40
        |vpiParent:
        \_operation: , line:13:37, endln:13:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:41, endln:13:42
      |vpiParent:
      \_range: , line:13:36, endln:13:43
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:38, endln:14:38
\_logic_typespec: , line:15:31, endln:15:43
  |vpiRange:
  \_range: , line:15:35, endln:15:43
    |vpiParent:
    \_logic_typespec: , line:15:31, endln:15:43
    |vpiLeftRange:
    \_operation: , line:15:36, endln:15:40
      |vpiParent:
      \_range: , line:15:35, endln:15:43
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:15:36, endln:15:38
        |vpiParent:
        \_operation: , line:15:36, endln:15:40
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:15:39, endln:15:40
        |vpiParent:
        \_operation: , line:15:36, endln:15:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:41, endln:15:42
      |vpiParent:
      \_range: , line:15:35, endln:15:43
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:37, endln:16:37
\_logic_typespec: , line:17:37, endln:17:37
\_logic_typespec: , line:18:30, endln:18:37
  |vpiRange:
  \_range: , line:18:30, endln:18:37
    |vpiParent:
    \_logic_typespec: , line:18:30, endln:18:37
    |vpiLeftRange:
    \_operation: , line:18:31, endln:18:34
      |vpiParent:
      \_range: , line:18:30, endln:18:37
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:18:31, endln:18:32
        |vpiParent:
        \_operation: , line:18:31, endln:18:34
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:18:33, endln:18:34
        |vpiParent:
        \_operation: , line:18:31, endln:18:34
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:18:35, endln:18:36
      |vpiParent:
      \_range: , line:18:30, endln:18:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:19:37, endln:19:37
\_logic_typespec: , line:20:30, endln:20:38
  |vpiRange:
  \_range: , line:20:30, endln:20:38
    |vpiParent:
    \_logic_typespec: , line:20:30, endln:20:38
    |vpiLeftRange:
    \_operation: , line:20:31, endln:20:35
      |vpiParent:
      \_range: , line:20:30, endln:20:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:20:31, endln:20:33
        |vpiParent:
        \_operation: , line:20:31, endln:20:35
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:20:34, endln:20:35
        |vpiParent:
        \_operation: , line:20:31, endln:20:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:20:36, endln:20:37
      |vpiParent:
      \_range: , line:20:30, endln:20:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:21:30, endln:21:38
  |vpiRange:
  \_range: , line:21:30, endln:21:38
    |vpiParent:
    \_logic_typespec: , line:21:30, endln:21:38
    |vpiLeftRange:
    \_operation: , line:21:31, endln:21:35
      |vpiParent:
      \_range: , line:21:30, endln:21:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:21:31, endln:21:33
        |vpiParent:
        \_operation: , line:21:31, endln:21:35
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:21:34, endln:21:35
        |vpiParent:
        \_operation: , line:21:31, endln:21:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:21:36, endln:21:37
      |vpiParent:
      \_range: , line:21:30, endln:21:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:22:31, endln:22:39
  |vpiRange:
  \_range: , line:22:31, endln:22:39
    |vpiParent:
    \_logic_typespec: , line:22:31, endln:22:39
    |vpiLeftRange:
    \_operation: , line:22:32, endln:22:36
      |vpiParent:
      \_range: , line:22:31, endln:22:39
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:22:32, endln:22:34
        |vpiParent:
        \_operation: , line:22:32, endln:22:36
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:22:35, endln:22:36
        |vpiParent:
        \_operation: , line:22:32, endln:22:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:22:37, endln:22:38
      |vpiParent:
      \_range: , line:22:31, endln:22:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:23:31, endln:23:39
  |vpiRange:
  \_range: , line:23:31, endln:23:39
    |vpiParent:
    \_logic_typespec: , line:23:31, endln:23:39
    |vpiLeftRange:
    \_operation: , line:23:32, endln:23:36
      |vpiParent:
      \_range: , line:23:31, endln:23:39
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:23:32, endln:23:34
        |vpiParent:
        \_operation: , line:23:32, endln:23:36
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:23:35, endln:23:36
        |vpiParent:
        \_operation: , line:23:32, endln:23:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:23:37, endln:23:38
      |vpiParent:
      \_range: , line:23:31, endln:23:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:24:24, endln:24:24
\_logic_typespec: , line:25:17, endln:25:20
\_logic_typespec: , line:26:37, endln:26:37
\_logic_typespec: , line:27:37, endln:27:37
\_logic_typespec: , line:28:38, endln:28:38
\_logic_typespec: , line:29:37, endln:29:37
\_logic_typespec: , line:30:30, endln:30:38
  |vpiRange:
  \_range: , line:30:30, endln:30:38
    |vpiParent:
    \_logic_typespec: , line:30:30, endln:30:38
    |vpiLeftRange:
    \_operation: , line:30:31, endln:30:35
      |vpiParent:
      \_range: , line:30:30, endln:30:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:30:31, endln:30:33
        |vpiParent:
        \_operation: , line:30:31, endln:30:35
        |vpiDecompile:12
        |vpiSize:64
        |UINT:12
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:30:34, endln:30:35
        |vpiParent:
        \_operation: , line:30:31, endln:30:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:30:36, endln:30:37
      |vpiParent:
      \_range: , line:30:30, endln:30:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:31:30, endln:31:38
  |vpiRange:
  \_range: , line:31:30, endln:31:38
    |vpiParent:
    \_logic_typespec: , line:31:30, endln:31:38
    |vpiLeftRange:
    \_operation: , line:31:31, endln:31:35
      |vpiParent:
      \_range: , line:31:30, endln:31:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:31:31, endln:31:33
        |vpiParent:
        \_operation: , line:31:31, endln:31:35
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:31:34, endln:31:35
        |vpiParent:
        \_operation: , line:31:31, endln:31:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:31:36, endln:31:37
      |vpiParent:
      \_range: , line:31:30, endln:31:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:32:38, endln:32:38
\_logic_typespec: , line:33:37, endln:33:37
\_logic_typespec: , line:34:31, endln:34:39
  |vpiRange:
  \_range: , line:34:31, endln:34:39
    |vpiParent:
    \_logic_typespec: , line:34:31, endln:34:39
    |vpiLeftRange:
    \_operation: , line:34:32, endln:34:36
      |vpiParent:
      \_range: , line:34:31, endln:34:39
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:34:32, endln:34:34
        |vpiParent:
        \_operation: , line:34:32, endln:34:36
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:34:35, endln:34:36
        |vpiParent:
        \_operation: , line:34:32, endln:34:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:34:37, endln:34:38
      |vpiParent:
      \_range: , line:34:31, endln:34:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:40:4, endln:40:16
  |vpiRange:
  \_range: , line:40:8, endln:40:16
    |vpiParent:
    \_logic_typespec: , line:40:4, endln:40:16
    |vpiLeftRange:
    \_operation: , line:40:9, endln:40:13
      |vpiParent:
      \_range: , line:40:8, endln:40:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:40:9, endln:40:11
        |vpiParent:
        \_operation: , line:40:9, endln:40:13
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:40:12, endln:40:13
        |vpiParent:
        \_operation: , line:40:9, endln:40:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:40:14, endln:40:15
      |vpiParent:
      \_range: , line:40:8, endln:40:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:41:4, endln:41:16
  |vpiRange:
  \_range: , line:41:8, endln:41:16
    |vpiParent:
    \_logic_typespec: , line:41:4, endln:41:16
    |vpiLeftRange:
    \_operation: , line:41:9, endln:41:13
      |vpiParent:
      \_range: , line:41:8, endln:41:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:41:9, endln:41:11
        |vpiParent:
        \_operation: , line:41:9, endln:41:13
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:41:12, endln:41:13
        |vpiParent:
        \_operation: , line:41:9, endln:41:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:14, endln:41:15
      |vpiParent:
      \_range: , line:41:8, endln:41:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:42:4, endln:42:7
\_logic_typespec: , line:43:4, endln:43:7
\_logic_typespec: , line:44:4, endln:44:7
\_logic_typespec: , line:46:4, endln:46:16
  |vpiRange:
  \_range: , line:46:8, endln:46:16
    |vpiParent:
    \_logic_typespec: , line:46:4, endln:46:16
    |vpiLeftRange:
    \_operation: , line:46:9, endln:46:13
      |vpiParent:
      \_range: , line:46:8, endln:46:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:46:9, endln:46:11
        |vpiParent:
        \_operation: , line:46:9, endln:46:13
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:46:12, endln:46:13
        |vpiParent:
        \_operation: , line:46:9, endln:46:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:46:14, endln:46:15
      |vpiParent:
      \_range: , line:46:8, endln:46:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:47:4, endln:47:16
  |vpiRange:
  \_range: , line:47:8, endln:47:16
    |vpiParent:
    \_logic_typespec: , line:47:4, endln:47:16
    |vpiLeftRange:
    \_operation: , line:47:9, endln:47:13
      |vpiParent:
      \_range: , line:47:8, endln:47:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:47:9, endln:47:11
        |vpiParent:
        \_operation: , line:47:9, endln:47:13
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:47:12, endln:47:13
        |vpiParent:
        \_operation: , line:47:9, endln:47:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:47:14, endln:47:15
      |vpiParent:
      \_range: , line:47:8, endln:47:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:48:4, endln:48:16
  |vpiRange:
  \_range: , line:48:8, endln:48:16
    |vpiParent:
    \_logic_typespec: , line:48:4, endln:48:16
    |vpiLeftRange:
    \_operation: , line:48:9, endln:48:13
      |vpiParent:
      \_range: , line:48:8, endln:48:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:48:9, endln:48:11
        |vpiParent:
        \_operation: , line:48:9, endln:48:13
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:48:12, endln:48:13
        |vpiParent:
        \_operation: , line:48:9, endln:48:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:14, endln:48:15
      |vpiParent:
      \_range: , line:48:8, endln:48:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:49:4, endln:49:13
  |vpiRange:
  \_range: , line:49:8, endln:49:13
    |vpiParent:
    \_logic_typespec: , line:49:4, endln:49:13
    |vpiLeftRange:
    \_constant: , line:49:9, endln:49:10
      |vpiParent:
      \_range: , line:49:8, endln:49:13
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:49:11, endln:49:12
      |vpiParent:
      \_range: , line:49:8, endln:49:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:50:4, endln:50:16
  |vpiRange:
  \_range: , line:50:8, endln:50:16
    |vpiParent:
    \_logic_typespec: , line:50:4, endln:50:16
    |vpiLeftRange:
    \_operation: , line:50:9, endln:50:13
      |vpiParent:
      \_range: , line:50:8, endln:50:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:50:9, endln:50:11
        |vpiParent:
        \_operation: , line:50:9, endln:50:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:50:12, endln:50:13
        |vpiParent:
        \_operation: , line:50:9, endln:50:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:50:14, endln:50:15
      |vpiParent:
      \_range: , line:50:8, endln:50:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:51:4, endln:51:16
  |vpiRange:
  \_range: , line:51:8, endln:51:16
    |vpiParent:
    \_logic_typespec: , line:51:4, endln:51:16
    |vpiLeftRange:
    \_operation: , line:51:9, endln:51:13
      |vpiParent:
      \_range: , line:51:8, endln:51:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:51:9, endln:51:11
        |vpiParent:
        \_operation: , line:51:9, endln:51:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:51:12, endln:51:13
        |vpiParent:
        \_operation: , line:51:9, endln:51:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:51:14, endln:51:15
      |vpiParent:
      \_range: , line:51:8, endln:51:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:52:4, endln:52:7
\_logic_typespec: , line:53:4, endln:53:7
\_logic_typespec: , line:54:4, endln:54:16
  |vpiRange:
  \_range: , line:54:8, endln:54:16
    |vpiParent:
    \_logic_typespec: , line:54:4, endln:54:16
    |vpiLeftRange:
    \_operation: , line:54:9, endln:54:13
      |vpiParent:
      \_range: , line:54:8, endln:54:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:54:9, endln:54:11
        |vpiParent:
        \_operation: , line:54:9, endln:54:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:54:12, endln:54:13
        |vpiParent:
        \_operation: , line:54:9, endln:54:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:54:14, endln:54:15
      |vpiParent:
      \_range: , line:54:8, endln:54:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:55:4, endln:55:16
  |vpiRange:
  \_range: , line:55:8, endln:55:16
    |vpiParent:
    \_logic_typespec: , line:55:4, endln:55:16
    |vpiLeftRange:
    \_operation: , line:55:9, endln:55:13
      |vpiParent:
      \_range: , line:55:8, endln:55:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:55:9, endln:55:11
        |vpiParent:
        \_operation: , line:55:9, endln:55:13
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:55:12, endln:55:13
        |vpiParent:
        \_operation: , line:55:9, endln:55:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:55:14, endln:55:15
      |vpiParent:
      \_range: , line:55:8, endln:55:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:56:4, endln:56:16
  |vpiRange:
  \_range: , line:56:8, endln:56:16
    |vpiParent:
    \_logic_typespec: , line:56:4, endln:56:16
    |vpiLeftRange:
    \_operation: , line:56:9, endln:56:13
      |vpiParent:
      \_range: , line:56:8, endln:56:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:56:9, endln:56:11
        |vpiParent:
        \_operation: , line:56:9, endln:56:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:56:12, endln:56:13
        |vpiParent:
        \_operation: , line:56:9, endln:56:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:56:14, endln:56:15
      |vpiParent:
      \_range: , line:56:8, endln:56:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:57:4, endln:57:16
  |vpiRange:
  \_range: , line:57:8, endln:57:16
    |vpiParent:
    \_logic_typespec: , line:57:4, endln:57:16
    |vpiLeftRange:
    \_operation: , line:57:9, endln:57:13
      |vpiParent:
      \_range: , line:57:8, endln:57:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:57:9, endln:57:11
        |vpiParent:
        \_operation: , line:57:9, endln:57:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:57:12, endln:57:13
        |vpiParent:
        \_operation: , line:57:9, endln:57:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:57:14, endln:57:15
      |vpiParent:
      \_range: , line:57:8, endln:57:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:58:4, endln:58:15
  |vpiRange:
  \_range: , line:58:8, endln:58:15
    |vpiParent:
    \_logic_typespec: , line:58:4, endln:58:15
    |vpiLeftRange:
    \_operation: , line:58:9, endln:58:12
      |vpiParent:
      \_range: , line:58:8, endln:58:15
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:58:9, endln:58:10
        |vpiParent:
        \_operation: , line:58:9, endln:58:12
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:58:11, endln:58:12
        |vpiParent:
        \_operation: , line:58:9, endln:58:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:58:13, endln:58:14
      |vpiParent:
      \_range: , line:58:8, endln:58:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:59:4, endln:59:7
\_logic_typespec: , line:60:4, endln:60:16
  |vpiRange:
  \_range: , line:60:8, endln:60:16
    |vpiParent:
    \_logic_typespec: , line:60:4, endln:60:16
    |vpiLeftRange:
    \_operation: , line:60:9, endln:60:13
      |vpiParent:
      \_range: , line:60:8, endln:60:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:60:9, endln:60:11
        |vpiParent:
        \_operation: , line:60:9, endln:60:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:60:12, endln:60:13
        |vpiParent:
        \_operation: , line:60:9, endln:60:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:60:14, endln:60:15
      |vpiParent:
      \_range: , line:60:8, endln:60:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:62:4, endln:62:8
\_logic_typespec: , line:64:4, endln:64:17
  |vpiRange:
  \_range: , line:64:9, endln:64:17
    |vpiParent:
    \_logic_typespec: , line:64:4, endln:64:17
    |vpiLeftRange:
    \_operation: , line:64:10, endln:64:14
      |vpiParent:
      \_range: , line:64:9, endln:64:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:64:10, endln:64:12
        |vpiParent:
        \_operation: , line:64:10, endln:64:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:64:13, endln:64:14
        |vpiParent:
        \_operation: , line:64:10, endln:64:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:64:15, endln:64:16
      |vpiParent:
      \_range: , line:64:9, endln:64:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:65:4, endln:65:17
  |vpiRange:
  \_range: , line:65:9, endln:65:17
    |vpiParent:
    \_logic_typespec: , line:65:4, endln:65:17
    |vpiLeftRange:
    \_operation: , line:65:10, endln:65:14
      |vpiParent:
      \_range: , line:65:9, endln:65:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:65:10, endln:65:12
        |vpiParent:
        \_operation: , line:65:10, endln:65:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:65:13, endln:65:14
        |vpiParent:
        \_operation: , line:65:10, endln:65:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:65:15, endln:65:16
      |vpiParent:
      \_range: , line:65:9, endln:65:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:66:4, endln:66:17
  |vpiRange:
  \_range: , line:66:9, endln:66:17
    |vpiParent:
    \_logic_typespec: , line:66:4, endln:66:17
    |vpiLeftRange:
    \_operation: , line:66:10, endln:66:14
      |vpiParent:
      \_range: , line:66:9, endln:66:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:66:10, endln:66:12
        |vpiParent:
        \_operation: , line:66:10, endln:66:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:66:13, endln:66:14
        |vpiParent:
        \_operation: , line:66:10, endln:66:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:66:15, endln:66:16
      |vpiParent:
      \_range: , line:66:9, endln:66:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:67:4, endln:67:17
  |vpiRange:
  \_range: , line:67:9, endln:67:17
    |vpiParent:
    \_logic_typespec: , line:67:4, endln:67:17
    |vpiLeftRange:
    \_operation: , line:67:10, endln:67:14
      |vpiParent:
      \_range: , line:67:9, endln:67:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:67:10, endln:67:12
        |vpiParent:
        \_operation: , line:67:10, endln:67:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:67:13, endln:67:14
        |vpiParent:
        \_operation: , line:67:10, endln:67:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:67:15, endln:67:16
      |vpiParent:
      \_range: , line:67:9, endln:67:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:68:4, endln:68:17
  |vpiRange:
  \_range: , line:68:9, endln:68:17
    |vpiParent:
    \_logic_typespec: , line:68:4, endln:68:17
    |vpiLeftRange:
    \_operation: , line:68:10, endln:68:14
      |vpiParent:
      \_range: , line:68:9, endln:68:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:68:10, endln:68:12
        |vpiParent:
        \_operation: , line:68:10, endln:68:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:68:13, endln:68:14
        |vpiParent:
        \_operation: , line:68:10, endln:68:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:68:15, endln:68:16
      |vpiParent:
      \_range: , line:68:9, endln:68:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:69:4, endln:69:17
  |vpiRange:
  \_range: , line:69:9, endln:69:17
    |vpiParent:
    \_logic_typespec: , line:69:4, endln:69:17
    |vpiLeftRange:
    \_operation: , line:69:10, endln:69:14
      |vpiParent:
      \_range: , line:69:9, endln:69:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:69:10, endln:69:12
        |vpiParent:
        \_operation: , line:69:10, endln:69:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:69:13, endln:69:14
        |vpiParent:
        \_operation: , line:69:10, endln:69:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:69:15, endln:69:16
      |vpiParent:
      \_range: , line:69:9, endln:69:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:70:4, endln:70:17
  |vpiRange:
  \_range: , line:70:9, endln:70:17
    |vpiParent:
    \_logic_typespec: , line:70:4, endln:70:17
    |vpiLeftRange:
    \_operation: , line:70:10, endln:70:14
      |vpiParent:
      \_range: , line:70:9, endln:70:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:70:10, endln:70:12
        |vpiParent:
        \_operation: , line:70:10, endln:70:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:70:13, endln:70:14
        |vpiParent:
        \_operation: , line:70:10, endln:70:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:70:15, endln:70:16
      |vpiParent:
      \_range: , line:70:9, endln:70:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:72:4, endln:72:16
  |vpiRange:
  \_range: , line:72:8, endln:72:16
    |vpiParent:
    \_logic_typespec: , line:72:4, endln:72:16
    |vpiLeftRange:
    \_operation: , line:72:9, endln:72:13
      |vpiParent:
      \_range: , line:72:8, endln:72:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:72:9, endln:72:11
        |vpiParent:
        \_operation: , line:72:9, endln:72:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:72:12, endln:72:13
        |vpiParent:
        \_operation: , line:72:9, endln:72:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:72:14, endln:72:15
      |vpiParent:
      \_range: , line:72:8, endln:72:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:73:4, endln:73:16
  |vpiRange:
  \_range: , line:73:8, endln:73:16
    |vpiParent:
    \_logic_typespec: , line:73:4, endln:73:16
    |vpiLeftRange:
    \_operation: , line:73:9, endln:73:13
      |vpiParent:
      \_range: , line:73:8, endln:73:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:73:9, endln:73:11
        |vpiParent:
        \_operation: , line:73:9, endln:73:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:73:12, endln:73:13
        |vpiParent:
        \_operation: , line:73:9, endln:73:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:73:14, endln:73:15
      |vpiParent:
      \_range: , line:73:8, endln:73:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:75:4, endln:75:8
\_logic_typespec: , line:77:4, endln:77:8
\_logic_typespec: , line:78:4, endln:78:8
\_logic_typespec: , line:79:4, endln:79:8
\_logic_typespec: , line:80:4, endln:80:8
\_logic_typespec: , line:81:4, endln:81:8
\_logic_typespec: , line:82:4, endln:82:7
\_logic_typespec: , line:83:4, endln:83:16
  |vpiRange:
  \_range: , line:83:8, endln:83:16
    |vpiParent:
    \_logic_typespec: , line:83:4, endln:83:16
    |vpiLeftRange:
    \_operation: , line:83:9, endln:83:13
      |vpiParent:
      \_range: , line:83:8, endln:83:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:83:9, endln:83:11
        |vpiParent:
        \_operation: , line:83:9, endln:83:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:83:12, endln:83:13
        |vpiParent:
        \_operation: , line:83:9, endln:83:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:83:14, endln:83:15
      |vpiParent:
      \_range: , line:83:8, endln:83:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:84:4, endln:84:8
\_logic_typespec: , line:85:4, endln:85:8
\_logic_typespec: , line:86:4, endln:86:15
  |vpiRange:
  \_range: , line:86:8, endln:86:15
    |vpiParent:
    \_logic_typespec: , line:86:4, endln:86:15
    |vpiLeftRange:
    \_operation: , line:86:9, endln:86:12
      |vpiParent:
      \_range: , line:86:8, endln:86:15
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:86:9, endln:86:10
        |vpiParent:
        \_operation: , line:86:9, endln:86:12
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:86:11, endln:86:12
        |vpiParent:
        \_operation: , line:86:9, endln:86:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:86:13, endln:86:14
      |vpiParent:
      \_range: , line:86:8, endln:86:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:88:4, endln:88:8
\_logic_typespec: , line:91:4, endln:91:17
  |vpiRange:
  \_range: , line:91:9, endln:91:17
    |vpiParent:
    \_logic_typespec: , line:91:4, endln:91:17
    |vpiLeftRange:
    \_operation: , line:91:10, endln:91:14
      |vpiParent:
      \_range: , line:91:9, endln:91:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:91:10, endln:91:12
        |vpiParent:
        \_operation: , line:91:10, endln:91:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:91:13, endln:91:14
        |vpiParent:
        \_operation: , line:91:10, endln:91:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:91:15, endln:91:16
      |vpiParent:
      \_range: , line:91:9, endln:91:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:55, endln:8:55
\_logic_typespec: , line:9:55, endln:9:55
\_logic_typespec: , line:10:26, endln:10:34
  |vpiRange:
  \_range: , line:10:26, endln:10:34
    |vpiParent:
    \_logic_typespec: , line:10:26, endln:10:34
    |vpiLeftRange:
    \_operation: , line:10:27, endln:10:31
      |vpiParent:
      \_range: , line:10:26, endln:10:34
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:10:27, endln:10:29
        |vpiParent:
        \_operation: , line:10:27, endln:10:31
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:10:30, endln:10:31
        |vpiParent:
        \_operation: , line:10:27, endln:10:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:32, endln:10:33
      |vpiParent:
      \_range: , line:10:26, endln:10:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:55, endln:11:55
\_logic_typespec: , line:12:55, endln:12:55
\_logic_typespec: , line:13:55, endln:13:55
\_logic_typespec: , line:14:55, endln:14:55
\_logic_typespec: , line:15:55, endln:15:55
\_logic_typespec: , line:16:26, endln:16:33
  |vpiRange:
  \_range: , line:16:26, endln:16:33
    |vpiParent:
    \_logic_typespec: , line:16:26, endln:16:33
    |vpiLeftRange:
    \_operation: , line:16:27, endln:16:30
      |vpiParent:
      \_range: , line:16:26, endln:16:33
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:16:27, endln:16:28
        |vpiParent:
        \_operation: , line:16:27, endln:16:30
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:16:29, endln:16:30
        |vpiParent:
        \_operation: , line:16:27, endln:16:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:31, endln:16:32
      |vpiParent:
      \_range: , line:16:26, endln:16:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:17:27, endln:17:38
  |vpiRange:
  \_range: , line:17:31, endln:17:38
    |vpiParent:
    \_logic_typespec: , line:17:27, endln:17:38
    |vpiLeftRange:
    \_operation: , line:17:32, endln:17:35
      |vpiParent:
      \_range: , line:17:31, endln:17:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:17:32, endln:17:33
        |vpiParent:
        \_operation: , line:17:32, endln:17:35
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:17:34, endln:17:35
        |vpiParent:
        \_operation: , line:17:32, endln:17:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:36, endln:17:37
      |vpiParent:
      \_range: , line:17:31, endln:17:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:27, endln:18:38
  |vpiRange:
  \_range: , line:18:31, endln:18:38
    |vpiParent:
    \_logic_typespec: , line:18:27, endln:18:38
    |vpiLeftRange:
    \_operation: , line:18:32, endln:18:35
      |vpiParent:
      \_range: , line:18:31, endln:18:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:18:32, endln:18:33
        |vpiParent:
        \_operation: , line:18:32, endln:18:35
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:18:34, endln:18:35
        |vpiParent:
        \_operation: , line:18:32, endln:18:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:18:36, endln:18:37
      |vpiParent:
      \_range: , line:18:31, endln:18:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:19:55, endln:19:55
\_logic_typespec: , line:20:55, endln:20:55
\_logic_typespec: , line:21:27, endln:21:38
  |vpiRange:
  \_range: , line:21:31, endln:21:38
    |vpiParent:
    \_logic_typespec: , line:21:27, endln:21:38
    |vpiLeftRange:
    \_operation: , line:21:32, endln:21:35
      |vpiParent:
      \_range: , line:21:31, endln:21:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:21:32, endln:21:33
        |vpiParent:
        \_operation: , line:21:32, endln:21:35
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:21:34, endln:21:35
        |vpiParent:
        \_operation: , line:21:32, endln:21:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:21:36, endln:21:37
      |vpiParent:
      \_range: , line:21:31, endln:21:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:22:27, endln:22:38
  |vpiRange:
  \_range: , line:22:31, endln:22:38
    |vpiParent:
    \_logic_typespec: , line:22:27, endln:22:38
    |vpiLeftRange:
    \_operation: , line:22:32, endln:22:35
      |vpiParent:
      \_range: , line:22:31, endln:22:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:22:32, endln:22:33
        |vpiParent:
        \_operation: , line:22:32, endln:22:35
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:22:34, endln:22:35
        |vpiParent:
        \_operation: , line:22:32, endln:22:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:22:36, endln:22:37
      |vpiParent:
      \_range: , line:22:31, endln:22:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:23:27, endln:23:38
  |vpiRange:
  \_range: , line:23:31, endln:23:38
    |vpiParent:
    \_logic_typespec: , line:23:27, endln:23:38
    |vpiLeftRange:
    \_operation: , line:23:32, endln:23:35
      |vpiParent:
      \_range: , line:23:31, endln:23:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:23:32, endln:23:33
        |vpiParent:
        \_operation: , line:23:32, endln:23:35
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:23:34, endln:23:35
        |vpiParent:
        \_operation: , line:23:32, endln:23:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:23:36, endln:23:37
      |vpiParent:
      \_range: , line:23:31, endln:23:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:24:27, endln:24:31
\_logic_typespec: , line:25:27, endln:25:31
\_logic_typespec: , line:26:27, endln:26:37
  |vpiRange:
  \_range: , line:26:32, endln:26:37
    |vpiParent:
    \_logic_typespec: , line:26:27, endln:26:37
    |vpiLeftRange:
    \_constant: , line:26:33, endln:26:34
      |vpiParent:
      \_range: , line:26:32, endln:26:37
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:26:35, endln:26:36
      |vpiParent:
      \_range: , line:26:32, endln:26:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:27:27, endln:27:39
  |vpiRange:
  \_range: , line:27:32, endln:27:39
    |vpiParent:
    \_logic_typespec: , line:27:27, endln:27:39
    |vpiLeftRange:
    \_operation: , line:27:33, endln:27:36
      |vpiParent:
      \_range: , line:27:32, endln:27:39
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:27:33, endln:27:34
        |vpiParent:
        \_operation: , line:27:33, endln:27:36
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:27:35, endln:27:36
        |vpiParent:
        \_operation: , line:27:33, endln:27:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:27:37, endln:27:38
      |vpiParent:
      \_range: , line:27:32, endln:27:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:28:55, endln:28:55
\_logic_typespec: , line:29:55, endln:29:55
\_logic_typespec: , line:30:27, endln:30:30
\_logic_typespec: , line:31:27, endln:31:30
\_logic_typespec: , line:32:27, endln:32:38
  |vpiRange:
  \_range: , line:32:31, endln:32:38
    |vpiParent:
    \_logic_typespec: , line:32:27, endln:32:38
    |vpiLeftRange:
    \_operation: , line:32:32, endln:32:35
      |vpiParent:
      \_range: , line:32:31, endln:32:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:32:32, endln:32:33
        |vpiParent:
        \_operation: , line:32:32, endln:32:35
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:32:34, endln:32:35
        |vpiParent:
        \_operation: , line:32:32, endln:32:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:32:36, endln:32:37
      |vpiParent:
      \_range: , line:32:31, endln:32:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:33:27, endln:33:38
  |vpiRange:
  \_range: , line:33:31, endln:33:38
    |vpiParent:
    \_logic_typespec: , line:33:27, endln:33:38
    |vpiLeftRange:
    \_operation: , line:33:32, endln:33:35
      |vpiParent:
      \_range: , line:33:31, endln:33:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:33:32, endln:33:33
        |vpiParent:
        \_operation: , line:33:32, endln:33:35
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:33:34, endln:33:35
        |vpiParent:
        \_operation: , line:33:32, endln:33:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:33:36, endln:33:37
      |vpiParent:
      \_range: , line:33:31, endln:33:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:34:55, endln:34:55
\_logic_typespec: , line:35:27, endln:35:31
\_logic_typespec: , line:36:27, endln:36:34
  |vpiRange:
  \_range: , line:36:27, endln:36:34
    |vpiParent:
    \_logic_typespec: , line:36:27, endln:36:34
    |vpiLeftRange:
    \_operation: , line:36:28, endln:36:31
      |vpiParent:
      \_range: , line:36:27, endln:36:34
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:36:28, endln:36:29
        |vpiParent:
        \_operation: , line:36:28, endln:36:31
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:36:30, endln:36:31
        |vpiParent:
        \_operation: , line:36:28, endln:36:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:32, endln:36:33
      |vpiParent:
      \_range: , line:36:27, endln:36:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:37:27, endln:37:30
\_logic_typespec: , line:38:55, endln:38:55
\_logic_typespec: , line:39:41, endln:39:41
\_logic_typespec: , line:40:41, endln:40:41
\_logic_typespec: , line:41:27, endln:41:31
\_logic_typespec: , line:42:27, endln:42:38
  |vpiRange:
  \_range: , line:42:31, endln:42:38
    |vpiParent:
    \_logic_typespec: , line:42:27, endln:42:38
    |vpiLeftRange:
    \_operation: , line:42:32, endln:42:35
      |vpiParent:
      \_range: , line:42:31, endln:42:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:42:32, endln:42:33
        |vpiParent:
        \_operation: , line:42:32, endln:42:35
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:42:34, endln:42:35
        |vpiParent:
        \_operation: , line:42:32, endln:42:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:42:36, endln:42:37
      |vpiParent:
      \_range: , line:42:31, endln:42:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:43:27, endln:43:38
  |vpiRange:
  \_range: , line:43:31, endln:43:38
    |vpiParent:
    \_logic_typespec: , line:43:27, endln:43:38
    |vpiLeftRange:
    \_operation: , line:43:32, endln:43:35
      |vpiParent:
      \_range: , line:43:31, endln:43:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:43:32, endln:43:33
        |vpiParent:
        \_operation: , line:43:32, endln:43:35
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:43:34, endln:43:35
        |vpiParent:
        \_operation: , line:43:32, endln:43:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:43:36, endln:43:37
      |vpiParent:
      \_range: , line:43:31, endln:43:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:44:27, endln:44:31
\_logic_typespec: , line:45:27, endln:45:31
\_logic_typespec: , line:46:27, endln:46:31
\_logic_typespec: , line:47:27, endln:47:31
\_logic_typespec: , line:48:27, endln:48:31
\_logic_typespec: , line:49:27, endln:49:31
\_logic_typespec: , line:50:27, endln:50:31
\_logic_typespec: , line:51:27, endln:51:39
  |vpiRange:
  \_range: , line:51:32, endln:51:39
    |vpiParent:
    \_logic_typespec: , line:51:27, endln:51:39
    |vpiLeftRange:
    \_operation: , line:51:33, endln:51:36
      |vpiParent:
      \_range: , line:51:32, endln:51:39
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:51:33, endln:51:34
        |vpiParent:
        \_operation: , line:51:33, endln:51:36
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:51:35, endln:51:36
        |vpiParent:
        \_operation: , line:51:33, endln:51:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:51:37, endln:51:38
      |vpiParent:
      \_range: , line:51:32, endln:51:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:52:27, endln:52:31
\_logic_typespec: , line:56:4, endln:56:7
\_logic_typespec: , line:59:4, endln:59:8
\_logic_typespec: , line:62:4, endln:62:7
\_logic_typespec: , line:63:4, endln:63:7
\_logic_typespec: , line:66:4, endln:66:14
  |vpiRange:
  \_range: , line:66:9, endln:66:14
    |vpiParent:
    \_logic_typespec: , line:66:4, endln:66:14
    |vpiLeftRange:
    \_constant: , line:66:10, endln:66:11
      |vpiParent:
      \_range: , line:66:9, endln:66:14
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:66:12, endln:66:13
      |vpiParent:
      \_range: , line:66:9, endln:66:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:67:4, endln:67:14
  |vpiRange:
  \_range: , line:67:9, endln:67:14
    |vpiParent:
    \_logic_typespec: , line:67:4, endln:67:14
    |vpiLeftRange:
    \_constant: , line:67:10, endln:67:11
      |vpiParent:
      \_range: , line:67:9, endln:67:14
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:67:12, endln:67:13
      |vpiParent:
      \_range: , line:67:9, endln:67:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:68:4, endln:68:15
  |vpiRange:
  \_range: , line:68:9, endln:68:15
    |vpiParent:
    \_logic_typespec: , line:68:4, endln:68:15
    |vpiLeftRange:
    \_constant: , line:68:10, endln:68:12
      |vpiParent:
      \_range: , line:68:9, endln:68:15
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:68:13, endln:68:14
      |vpiParent:
      \_range: , line:68:9, endln:68:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:69:4, endln:69:14
  |vpiRange:
  \_range: , line:69:9, endln:69:14
    |vpiParent:
    \_logic_typespec: , line:69:4, endln:69:14
    |vpiLeftRange:
    \_constant: , line:69:10, endln:69:11
      |vpiParent:
      \_range: , line:69:9, endln:69:14
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:69:12, endln:69:13
      |vpiParent:
      \_range: , line:69:9, endln:69:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:70:4, endln:70:16
  |vpiRange:
  \_range: , line:70:9, endln:70:16
    |vpiParent:
    \_logic_typespec: , line:70:4, endln:70:16
    |vpiLeftRange:
    \_operation: , line:70:10, endln:70:13
      |vpiParent:
      \_range: , line:70:9, endln:70:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:70:10, endln:70:11
        |vpiParent:
        \_operation: , line:70:10, endln:70:13
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:70:12, endln:70:13
        |vpiParent:
        \_operation: , line:70:10, endln:70:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:70:14, endln:70:15
      |vpiParent:
      \_range: , line:70:9, endln:70:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:71:4, endln:71:16
  |vpiRange:
  \_range: , line:71:9, endln:71:16
    |vpiParent:
    \_logic_typespec: , line:71:4, endln:71:16
    |vpiLeftRange:
    \_operation: , line:71:10, endln:71:13
      |vpiParent:
      \_range: , line:71:9, endln:71:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:71:10, endln:71:11
        |vpiParent:
        \_operation: , line:71:10, endln:71:13
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:71:12, endln:71:13
        |vpiParent:
        \_operation: , line:71:10, endln:71:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:71:14, endln:71:15
      |vpiParent:
      \_range: , line:71:9, endln:71:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:72:4, endln:72:16
  |vpiRange:
  \_range: , line:72:9, endln:72:16
    |vpiParent:
    \_logic_typespec: , line:72:4, endln:72:16
    |vpiLeftRange:
    \_operation: , line:72:10, endln:72:13
      |vpiParent:
      \_range: , line:72:9, endln:72:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:72:10, endln:72:11
        |vpiParent:
        \_operation: , line:72:10, endln:72:13
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:72:12, endln:72:13
        |vpiParent:
        \_operation: , line:72:10, endln:72:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:72:14, endln:72:15
      |vpiParent:
      \_range: , line:72:9, endln:72:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:73:4, endln:73:7
\_logic_typespec: , line:74:4, endln:74:7
\_logic_typespec: , line:75:4, endln:75:7
\_logic_typespec: , line:76:4, endln:76:7
\_logic_typespec: , line:77:4, endln:77:7
\_logic_typespec: , line:78:4, endln:78:16
  |vpiRange:
  \_range: , line:78:9, endln:78:16
    |vpiParent:
    \_logic_typespec: , line:78:4, endln:78:16
    |vpiLeftRange:
    \_operation: , line:78:10, endln:78:13
      |vpiParent:
      \_range: , line:78:9, endln:78:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:78:10, endln:78:11
        |vpiParent:
        \_operation: , line:78:10, endln:78:13
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:78:12, endln:78:13
        |vpiParent:
        \_operation: , line:78:10, endln:78:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:78:14, endln:78:15
      |vpiParent:
      \_range: , line:78:9, endln:78:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:79:4, endln:79:16
  |vpiRange:
  \_range: , line:79:9, endln:79:16
    |vpiParent:
    \_logic_typespec: , line:79:4, endln:79:16
    |vpiLeftRange:
    \_operation: , line:79:10, endln:79:13
      |vpiParent:
      \_range: , line:79:9, endln:79:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:79:10, endln:79:11
        |vpiParent:
        \_operation: , line:79:10, endln:79:13
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:79:12, endln:79:13
        |vpiParent:
        \_operation: , line:79:10, endln:79:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:79:14, endln:79:15
      |vpiParent:
      \_range: , line:79:9, endln:79:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:80:4, endln:80:15
  |vpiRange:
  \_range: , line:80:8, endln:80:15
    |vpiParent:
    \_logic_typespec: , line:80:4, endln:80:15
    |vpiLeftRange:
    \_operation: , line:80:9, endln:80:12
      |vpiParent:
      \_range: , line:80:8, endln:80:15
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:80:9, endln:80:10
        |vpiParent:
        \_operation: , line:80:9, endln:80:12
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:80:11, endln:80:12
        |vpiParent:
        \_operation: , line:80:9, endln:80:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:80:13, endln:80:14
      |vpiParent:
      \_range: , line:80:8, endln:80:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:81:4, endln:81:7
\_logic_typespec: , line:82:4, endln:82:8
\_logic_typespec: , line:83:4, endln:83:7
\_logic_typespec: , line:84:4, endln:84:7
\_logic_typespec: , line:85:4, endln:85:7
\_logic_typespec: , line:86:4, endln:86:8
\_logic_typespec: , line:87:4, endln:87:7
\_logic_typespec: , line:88:4, endln:88:8
\_logic_typespec: , line:89:4, endln:89:8
\_logic_typespec: , line:90:4, endln:90:7
\_logic_typespec: , line:91:4, endln:91:8
\_logic_typespec: , line:92:4, endln:92:15
  |vpiRange:
  \_range: , line:92:8, endln:92:15
    |vpiParent:
    \_logic_typespec: , line:92:4, endln:92:15
    |vpiLeftRange:
    \_operation: , line:92:9, endln:92:12
      |vpiParent:
      \_range: , line:92:8, endln:92:15
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:92:9, endln:92:10
        |vpiParent:
        \_operation: , line:92:9, endln:92:12
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:92:11, endln:92:12
        |vpiParent:
        \_operation: , line:92:9, endln:92:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:92:13, endln:92:14
      |vpiParent:
      \_range: , line:92:8, endln:92:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:93:4, endln:93:8
\_logic_typespec: , line:94:4, endln:94:8
\_logic_typespec: , line:95:4, endln:95:15
  |vpiRange:
  \_range: , line:95:8, endln:95:15
    |vpiParent:
    \_logic_typespec: , line:95:4, endln:95:15
    |vpiLeftRange:
    \_operation: , line:95:9, endln:95:12
      |vpiParent:
      \_range: , line:95:8, endln:95:15
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:95:9, endln:95:10
        |vpiParent:
        \_operation: , line:95:9, endln:95:12
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:95:11, endln:95:12
        |vpiParent:
        \_operation: , line:95:9, endln:95:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:95:13, endln:95:14
      |vpiParent:
      \_range: , line:95:8, endln:95:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:96:4, endln:96:8
\_logic_typespec: , line:97:4, endln:97:7
\_logic_typespec: , line:98:4, endln:98:8
\_logic_typespec: , line:99:4, endln:99:7
\_logic_typespec: , line:100:4, endln:100:8
\_logic_typespec: , line:101:4, endln:101:15
  |vpiRange:
  \_range: , line:101:8, endln:101:15
    |vpiParent:
    \_logic_typespec: , line:101:4, endln:101:15
    |vpiLeftRange:
    \_operation: , line:101:9, endln:101:12
      |vpiParent:
      \_range: , line:101:8, endln:101:15
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:101:9, endln:101:10
        |vpiParent:
        \_operation: , line:101:9, endln:101:12
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:101:11, endln:101:12
        |vpiParent:
        \_operation: , line:101:9, endln:101:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:101:13, endln:101:14
      |vpiParent:
      \_range: , line:101:8, endln:101:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:104:4, endln:104:7
\_logic_typespec: , line:105:4, endln:105:7
\_logic_typespec: , line:106:4, endln:106:15
  |vpiRange:
  \_range: , line:106:8, endln:106:15
    |vpiParent:
    \_logic_typespec: , line:106:4, endln:106:15
    |vpiLeftRange:
    \_operation: , line:106:9, endln:106:12
      |vpiParent:
      \_range: , line:106:8, endln:106:15
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:106:9, endln:106:10
        |vpiParent:
        \_operation: , line:106:9, endln:106:12
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:106:11, endln:106:12
        |vpiParent:
        \_operation: , line:106:9, endln:106:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:13, endln:106:14
      |vpiParent:
      \_range: , line:106:8, endln:106:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:4, endln:107:7
\_logic_typespec: , line:108:4, endln:108:7
\_logic_typespec: , line:109:4, endln:109:7
\_logic_typespec: , line:110:4, endln:110:7
\_logic_typespec: , line:111:4, endln:111:7
\_logic_typespec: , line:114:4, endln:114:8
\_logic_typespec: , line:115:4, endln:115:15
  |vpiRange:
  \_range: , line:115:8, endln:115:15
    |vpiParent:
    \_logic_typespec: , line:115:4, endln:115:15
    |vpiLeftRange:
    \_operation: , line:115:9, endln:115:12
      |vpiParent:
      \_range: , line:115:8, endln:115:15
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:115:9, endln:115:10
        |vpiParent:
        \_operation: , line:115:9, endln:115:12
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:115:11, endln:115:12
        |vpiParent:
        \_operation: , line:115:9, endln:115:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:115:13, endln:115:14
      |vpiParent:
      \_range: , line:115:8, endln:115:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:116:4, endln:116:8
\_logic_typespec: , line:117:4, endln:117:8
\_logic_typespec: , line:118:4, endln:118:8
\_logic_typespec: , line:119:4, endln:119:8
\_logic_typespec: , line:120:4, endln:120:8
\_logic_typespec: , line:123:4, endln:123:8
\_logic_typespec: , line:124:4, endln:124:7
\_logic_typespec: , line:125:4, endln:125:7
\_logic_typespec: , line:126:4, endln:126:8
\_logic_typespec: , line:127:4, endln:127:8
\_logic_typespec: , line:128:4, endln:128:8
\_logic_typespec: , line:4:60, endln:4:60
\_logic_typespec: , line:5:60, endln:5:60
\_logic_typespec: , line:6:35, endln:6:43
  |vpiRange:
  \_range: , line:6:35, endln:6:43
    |vpiParent:
    \_logic_typespec: , line:6:35, endln:6:43
    |vpiLeftRange:
    \_operation: , line:6:36, endln:6:40
      |vpiParent:
      \_range: , line:6:35, endln:6:43
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:6:36, endln:6:38
        |vpiParent:
        \_operation: , line:6:36, endln:6:40
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:6:39, endln:6:40
        |vpiParent:
        \_operation: , line:6:36, endln:6:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:41, endln:6:42
      |vpiParent:
      \_range: , line:6:35, endln:6:43
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:60, endln:7:60
\_logic_typespec: , line:8:35, endln:8:42
  |vpiRange:
  \_range: , line:8:35, endln:8:42
    |vpiParent:
    \_logic_typespec: , line:8:35, endln:8:42
    |vpiLeftRange:
    \_operation: , line:8:36, endln:8:39
      |vpiParent:
      \_range: , line:8:35, endln:8:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:8:36, endln:8:37
        |vpiParent:
        \_operation: , line:8:36, endln:8:39
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:8:38, endln:8:39
        |vpiParent:
        \_operation: , line:8:36, endln:8:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:40, endln:8:41
      |vpiParent:
      \_range: , line:8:35, endln:8:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:35, endln:9:42
  |vpiRange:
  \_range: , line:9:35, endln:9:42
    |vpiParent:
    \_logic_typespec: , line:9:35, endln:9:42
    |vpiLeftRange:
    \_operation: , line:9:36, endln:9:39
      |vpiParent:
      \_range: , line:9:35, endln:9:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:9:36, endln:9:37
        |vpiParent:
        \_operation: , line:9:36, endln:9:39
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:9:38, endln:9:39
        |vpiParent:
        \_operation: , line:9:36, endln:9:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:40, endln:9:41
      |vpiParent:
      \_range: , line:9:35, endln:9:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:10:60, endln:10:60
\_logic_typespec: , line:11:35, endln:11:42
  |vpiRange:
  \_range: , line:11:35, endln:11:42
    |vpiParent:
    \_logic_typespec: , line:11:35, endln:11:42
    |vpiLeftRange:
    \_operation: , line:11:36, endln:11:39
      |vpiParent:
      \_range: , line:11:35, endln:11:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:11:36, endln:11:37
        |vpiParent:
        \_operation: , line:11:36, endln:11:39
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:11:38, endln:11:39
        |vpiParent:
        \_operation: , line:11:36, endln:11:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:40, endln:11:41
      |vpiParent:
      \_range: , line:11:35, endln:11:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:35, endln:12:42
  |vpiRange:
  \_range: , line:12:35, endln:12:42
    |vpiParent:
    \_logic_typespec: , line:12:35, endln:12:42
    |vpiLeftRange:
    \_operation: , line:12:36, endln:12:39
      |vpiParent:
      \_range: , line:12:35, endln:12:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:12:36, endln:12:37
        |vpiParent:
        \_operation: , line:12:36, endln:12:39
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:12:38, endln:12:39
        |vpiParent:
        \_operation: , line:12:36, endln:12:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:40, endln:12:41
      |vpiParent:
      \_range: , line:12:35, endln:12:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:35, endln:13:43
  |vpiRange:
  \_range: , line:13:35, endln:13:43
    |vpiParent:
    \_logic_typespec: , line:13:35, endln:13:43
    |vpiLeftRange:
    \_operation: , line:13:36, endln:13:40
      |vpiParent:
      \_range: , line:13:35, endln:13:43
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:13:36, endln:13:38
        |vpiParent:
        \_operation: , line:13:36, endln:13:40
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:13:39, endln:13:40
        |vpiParent:
        \_operation: , line:13:36, endln:13:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:41, endln:13:42
      |vpiParent:
      \_range: , line:13:35, endln:13:43
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:36, endln:14:44
  |vpiRange:
  \_range: , line:14:36, endln:14:44
    |vpiParent:
    \_logic_typespec: , line:14:36, endln:14:44
    |vpiLeftRange:
    \_operation: , line:14:37, endln:14:41
      |vpiParent:
      \_range: , line:14:36, endln:14:44
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:14:37, endln:14:39
        |vpiParent:
        \_operation: , line:14:37, endln:14:41
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:14:40, endln:14:41
        |vpiParent:
        \_operation: , line:14:37, endln:14:41
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:42, endln:14:43
      |vpiParent:
      \_range: , line:14:36, endln:14:44
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:60, endln:15:60
\_logic_typespec: , line:16:60, endln:16:60
\_logic_typespec: , line:17:35, endln:17:43
  |vpiRange:
  \_range: , line:17:35, endln:17:43
    |vpiParent:
    \_logic_typespec: , line:17:35, endln:17:43
    |vpiLeftRange:
    \_operation: , line:17:36, endln:17:40
      |vpiParent:
      \_range: , line:17:35, endln:17:43
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:17:36, endln:17:38
        |vpiParent:
        \_operation: , line:17:36, endln:17:40
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:17:39, endln:17:40
        |vpiParent:
        \_operation: , line:17:36, endln:17:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:41, endln:17:42
      |vpiParent:
      \_range: , line:17:35, endln:17:43
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:60, endln:18:60
\_logic_typespec: , line:19:35, endln:19:42
  |vpiRange:
  \_range: , line:19:35, endln:19:42
    |vpiParent:
    \_logic_typespec: , line:19:35, endln:19:42
    |vpiLeftRange:
    \_operation: , line:19:36, endln:19:39
      |vpiParent:
      \_range: , line:19:35, endln:19:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:19:36, endln:19:37
        |vpiParent:
        \_operation: , line:19:36, endln:19:39
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:19:38, endln:19:39
        |vpiParent:
        \_operation: , line:19:36, endln:19:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:19:40, endln:19:41
      |vpiParent:
      \_range: , line:19:35, endln:19:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:20:35, endln:20:42
  |vpiRange:
  \_range: , line:20:35, endln:20:42
    |vpiParent:
    \_logic_typespec: , line:20:35, endln:20:42
    |vpiLeftRange:
    \_operation: , line:20:36, endln:20:39
      |vpiParent:
      \_range: , line:20:35, endln:20:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:20:36, endln:20:37
        |vpiParent:
        \_operation: , line:20:36, endln:20:39
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:20:38, endln:20:39
        |vpiParent:
        \_operation: , line:20:36, endln:20:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:20:40, endln:20:41
      |vpiParent:
      \_range: , line:20:35, endln:20:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:21:60, endln:21:60
\_logic_typespec: , line:22:35, endln:22:42
  |vpiRange:
  \_range: , line:22:35, endln:22:42
    |vpiParent:
    \_logic_typespec: , line:22:35, endln:22:42
    |vpiLeftRange:
    \_operation: , line:22:36, endln:22:39
      |vpiParent:
      \_range: , line:22:35, endln:22:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:22:36, endln:22:37
        |vpiParent:
        \_operation: , line:22:36, endln:22:39
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:22:38, endln:22:39
        |vpiParent:
        \_operation: , line:22:36, endln:22:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:22:40, endln:22:41
      |vpiParent:
      \_range: , line:22:35, endln:22:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:23:35, endln:23:42
  |vpiRange:
  \_range: , line:23:35, endln:23:42
    |vpiParent:
    \_logic_typespec: , line:23:35, endln:23:42
    |vpiLeftRange:
    \_operation: , line:23:36, endln:23:39
      |vpiParent:
      \_range: , line:23:35, endln:23:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:23:36, endln:23:37
        |vpiParent:
        \_operation: , line:23:36, endln:23:39
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:23:38, endln:23:39
        |vpiParent:
        \_operation: , line:23:36, endln:23:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:23:40, endln:23:41
      |vpiParent:
      \_range: , line:23:35, endln:23:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:24:35, endln:24:43
  |vpiRange:
  \_range: , line:24:35, endln:24:43
    |vpiParent:
    \_logic_typespec: , line:24:35, endln:24:43
    |vpiLeftRange:
    \_operation: , line:24:36, endln:24:40
      |vpiParent:
      \_range: , line:24:35, endln:24:43
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:24:36, endln:24:38
        |vpiParent:
        \_operation: , line:24:36, endln:24:40
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:24:39, endln:24:40
        |vpiParent:
        \_operation: , line:24:36, endln:24:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:24:41, endln:24:42
      |vpiParent:
      \_range: , line:24:35, endln:24:43
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:25:36, endln:25:44
  |vpiRange:
  \_range: , line:25:36, endln:25:44
    |vpiParent:
    \_logic_typespec: , line:25:36, endln:25:44
    |vpiLeftRange:
    \_operation: , line:25:37, endln:25:41
      |vpiParent:
      \_range: , line:25:36, endln:25:44
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:25:37, endln:25:39
        |vpiParent:
        \_operation: , line:25:37, endln:25:41
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:25:40, endln:25:41
        |vpiParent:
        \_operation: , line:25:37, endln:25:41
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:25:42, endln:25:43
      |vpiParent:
      \_range: , line:25:36, endln:25:44
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:26:60, endln:26:60
\_logic_typespec: , line:27:60, endln:27:60
\_logic_typespec: , line:35:4, endln:35:62
  |vpiRange:
  \_range: , line:35:8, endln:35:16
    |vpiParent:
    \_logic_typespec: , line:35:4, endln:35:62
    |vpiLeftRange:
    \_operation: , line:35:9, endln:35:13
      |vpiParent:
      \_range: , line:35:8, endln:35:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:35:9, endln:35:11
        |vpiParent:
        \_operation: , line:35:9, endln:35:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:35:12, endln:35:13
        |vpiParent:
        \_operation: , line:35:9, endln:35:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:35:14, endln:35:15
      |vpiParent:
      \_range: , line:35:8, endln:35:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:40:4, endln:40:16
  |vpiRange:
  \_range: , line:40:8, endln:40:16
    |vpiParent:
    \_logic_typespec: , line:40:4, endln:40:16
    |vpiLeftRange:
    \_operation: , line:40:9, endln:40:13
      |vpiParent:
      \_range: , line:40:8, endln:40:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:40:9, endln:40:11
        |vpiParent:
        \_operation: , line:40:9, endln:40:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:40:12, endln:40:13
        |vpiParent:
        \_operation: , line:40:9, endln:40:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:40:14, endln:40:15
      |vpiParent:
      \_range: , line:40:8, endln:40:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:41:4, endln:41:16
  |vpiRange:
  \_range: , line:41:8, endln:41:16
    |vpiParent:
    \_logic_typespec: , line:41:4, endln:41:16
    |vpiLeftRange:
    \_operation: , line:41:9, endln:41:13
      |vpiParent:
      \_range: , line:41:8, endln:41:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:41:9, endln:41:11
        |vpiParent:
        \_operation: , line:41:9, endln:41:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:41:12, endln:41:13
        |vpiParent:
        \_operation: , line:41:9, endln:41:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:14, endln:41:15
      |vpiParent:
      \_range: , line:41:8, endln:41:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:42:4, endln:42:7
\_logic_typespec: , line:43:4, endln:43:15
  |vpiRange:
  \_range: , line:43:8, endln:43:15
    |vpiParent:
    \_logic_typespec: , line:43:4, endln:43:15
    |vpiLeftRange:
    \_operation: , line:43:9, endln:43:12
      |vpiParent:
      \_range: , line:43:8, endln:43:15
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:43:9, endln:43:10
        |vpiParent:
        \_operation: , line:43:9, endln:43:12
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:43:11, endln:43:12
        |vpiParent:
        \_operation: , line:43:9, endln:43:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:43:13, endln:43:14
      |vpiParent:
      \_range: , line:43:8, endln:43:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:44:4, endln:44:7
\_logic_typespec: , line:46:4, endln:46:16
  |vpiRange:
  \_range: , line:46:9, endln:46:16
    |vpiParent:
    \_logic_typespec: , line:46:4, endln:46:16
    |vpiLeftRange:
    \_operation: , line:46:10, endln:46:13
      |vpiParent:
      \_range: , line:46:9, endln:46:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:46:10, endln:46:11
        |vpiParent:
        \_operation: , line:46:10, endln:46:13
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:46:12, endln:46:13
        |vpiParent:
        \_operation: , line:46:10, endln:46:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:46:14, endln:46:15
      |vpiParent:
      \_range: , line:46:9, endln:46:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:47:4, endln:47:16
  |vpiRange:
  \_range: , line:47:9, endln:47:16
    |vpiParent:
    \_logic_typespec: , line:47:4, endln:47:16
    |vpiLeftRange:
    \_operation: , line:47:10, endln:47:13
      |vpiParent:
      \_range: , line:47:9, endln:47:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:47:10, endln:47:11
        |vpiParent:
        \_operation: , line:47:10, endln:47:13
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:47:12, endln:47:13
        |vpiParent:
        \_operation: , line:47:10, endln:47:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:47:14, endln:47:15
      |vpiParent:
      \_range: , line:47:9, endln:47:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:48:4, endln:48:17
  |vpiRange:
  \_range: , line:48:9, endln:48:17
    |vpiParent:
    \_logic_typespec: , line:48:4, endln:48:17
    |vpiLeftRange:
    \_operation: , line:48:10, endln:48:14
      |vpiParent:
      \_range: , line:48:9, endln:48:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:48:10, endln:48:12
        |vpiParent:
        \_operation: , line:48:10, endln:48:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:48:13, endln:48:14
        |vpiParent:
        \_operation: , line:48:10, endln:48:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:15, endln:48:16
      |vpiParent:
      \_range: , line:48:9, endln:48:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:49:4, endln:49:17
  |vpiRange:
  \_range: , line:49:9, endln:49:17
    |vpiParent:
    \_logic_typespec: , line:49:4, endln:49:17
    |vpiLeftRange:
    \_operation: , line:49:10, endln:49:14
      |vpiParent:
      \_range: , line:49:9, endln:49:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:49:10, endln:49:12
        |vpiParent:
        \_operation: , line:49:10, endln:49:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:49:13, endln:49:14
        |vpiParent:
        \_operation: , line:49:10, endln:49:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:49:15, endln:49:16
      |vpiParent:
      \_range: , line:49:9, endln:49:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:51:4, endln:51:17
  |vpiRange:
  \_range: , line:51:9, endln:51:17
    |vpiParent:
    \_logic_typespec: , line:51:4, endln:51:17
    |vpiLeftRange:
    \_operation: , line:51:10, endln:51:14
      |vpiParent:
      \_range: , line:51:9, endln:51:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:51:10, endln:51:12
        |vpiParent:
        \_operation: , line:51:10, endln:51:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:51:13, endln:51:14
        |vpiParent:
        \_operation: , line:51:10, endln:51:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:51:15, endln:51:16
      |vpiParent:
      \_range: , line:51:9, endln:51:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:52:4, endln:52:8
\_logic_typespec: , line:53:4, endln:53:7
\_logic_typespec: , line:54:4, endln:54:16
  |vpiRange:
  \_range: , line:54:8, endln:54:16
    |vpiParent:
    \_logic_typespec: , line:54:4, endln:54:16
    |vpiLeftRange:
    \_operation: , line:54:9, endln:54:13
      |vpiParent:
      \_range: , line:54:8, endln:54:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:54:9, endln:54:11
        |vpiParent:
        \_operation: , line:54:9, endln:54:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:54:12, endln:54:13
        |vpiParent:
        \_operation: , line:54:9, endln:54:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:54:14, endln:54:15
      |vpiParent:
      \_range: , line:54:8, endln:54:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:86:4, endln:86:17
  |vpiRange:
  \_range: , line:86:9, endln:86:17
    |vpiParent:
    \_logic_typespec: , line:86:4, endln:86:17
    |vpiLeftRange:
    \_operation: , line:86:10, endln:86:14
      |vpiParent:
      \_range: , line:86:9, endln:86:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:86:10, endln:86:12
        |vpiParent:
        \_operation: , line:86:10, endln:86:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:86:13, endln:86:14
        |vpiParent:
        \_operation: , line:86:10, endln:86:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:86:15, endln:86:16
      |vpiParent:
      \_range: , line:86:9, endln:86:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:87:4, endln:87:17
  |vpiRange:
  \_range: , line:87:9, endln:87:17
    |vpiParent:
    \_logic_typespec: , line:87:4, endln:87:17
    |vpiLeftRange:
    \_operation: , line:87:10, endln:87:14
      |vpiParent:
      \_range: , line:87:9, endln:87:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:87:10, endln:87:12
        |vpiParent:
        \_operation: , line:87:10, endln:87:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:87:13, endln:87:14
        |vpiParent:
        \_operation: , line:87:10, endln:87:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:87:15, endln:87:16
      |vpiParent:
      \_range: , line:87:9, endln:87:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:96:4, endln:96:17
  |vpiRange:
  \_range: , line:96:9, endln:96:17
    |vpiParent:
    \_logic_typespec: , line:96:4, endln:96:17
    |vpiLeftRange:
    \_operation: , line:96:10, endln:96:14
      |vpiParent:
      \_range: , line:96:9, endln:96:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:96:10, endln:96:12
        |vpiParent:
        \_operation: , line:96:10, endln:96:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:96:13, endln:96:14
        |vpiParent:
        \_operation: , line:96:10, endln:96:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:96:15, endln:96:16
      |vpiParent:
      \_range: , line:96:9, endln:96:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:97:4, endln:97:8
\_logic_typespec: , line:98:4, endln:98:7
\_logic_typespec: , line:99:4, endln:99:16
  |vpiRange:
  \_range: , line:99:8, endln:99:16
    |vpiParent:
    \_logic_typespec: , line:99:4, endln:99:16
    |vpiLeftRange:
    \_operation: , line:99:9, endln:99:13
      |vpiParent:
      \_range: , line:99:8, endln:99:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:99:9, endln:99:11
        |vpiParent:
        \_operation: , line:99:9, endln:99:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:99:12, endln:99:13
        |vpiParent:
        \_operation: , line:99:9, endln:99:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:99:14, endln:99:15
      |vpiParent:
      \_range: , line:99:8, endln:99:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:115:4, endln:115:17
  |vpiRange:
  \_range: , line:115:9, endln:115:17
    |vpiParent:
    \_logic_typespec: , line:115:4, endln:115:17
    |vpiLeftRange:
    \_operation: , line:115:10, endln:115:14
      |vpiParent:
      \_range: , line:115:9, endln:115:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:115:10, endln:115:12
        |vpiParent:
        \_operation: , line:115:10, endln:115:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:115:13, endln:115:14
        |vpiParent:
        \_operation: , line:115:10, endln:115:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:115:15, endln:115:16
      |vpiParent:
      \_range: , line:115:9, endln:115:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:116:4, endln:116:17
  |vpiRange:
  \_range: , line:116:9, endln:116:17
    |vpiParent:
    \_logic_typespec: , line:116:4, endln:116:17
    |vpiLeftRange:
    \_operation: , line:116:10, endln:116:14
      |vpiParent:
      \_range: , line:116:9, endln:116:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:116:10, endln:116:12
        |vpiParent:
        \_operation: , line:116:10, endln:116:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:116:13, endln:116:14
        |vpiParent:
        \_operation: , line:116:10, endln:116:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:116:15, endln:116:16
      |vpiParent:
      \_range: , line:116:9, endln:116:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:35, endln:4:43
  |vpiRange:
  \_range: , line:4:35, endln:4:43
    |vpiParent:
    \_logic_typespec: , line:4:35, endln:4:43
    |vpiLeftRange:
    \_operation: , line:4:36, endln:4:40
      |vpiParent:
      \_range: , line:4:35, endln:4:43
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:4:36, endln:4:38
        |vpiParent:
        \_operation: , line:4:36, endln:4:40
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:4:39, endln:4:40
        |vpiParent:
        \_operation: , line:4:36, endln:4:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:41, endln:4:42
      |vpiParent:
      \_range: , line:4:35, endln:4:43
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:60, endln:5:60
\_logic_typespec: , line:6:35, endln:6:42
  |vpiRange:
  \_range: , line:6:35, endln:6:42
    |vpiParent:
    \_logic_typespec: , line:6:35, endln:6:42
    |vpiLeftRange:
    \_operation: , line:6:36, endln:6:39
      |vpiParent:
      \_range: , line:6:35, endln:6:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:6:36, endln:6:37
        |vpiParent:
        \_operation: , line:6:36, endln:6:39
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:6:38, endln:6:39
        |vpiParent:
        \_operation: , line:6:36, endln:6:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:40, endln:6:41
      |vpiParent:
      \_range: , line:6:35, endln:6:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:35, endln:7:42
  |vpiRange:
  \_range: , line:7:35, endln:7:42
    |vpiParent:
    \_logic_typespec: , line:7:35, endln:7:42
    |vpiLeftRange:
    \_operation: , line:7:36, endln:7:39
      |vpiParent:
      \_range: , line:7:35, endln:7:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:7:36, endln:7:37
        |vpiParent:
        \_operation: , line:7:36, endln:7:39
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:7:38, endln:7:39
        |vpiParent:
        \_operation: , line:7:36, endln:7:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:40, endln:7:41
      |vpiParent:
      \_range: , line:7:35, endln:7:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:60, endln:8:60
\_logic_typespec: , line:9:35, endln:9:42
  |vpiRange:
  \_range: , line:9:35, endln:9:42
    |vpiParent:
    \_logic_typespec: , line:9:35, endln:9:42
    |vpiLeftRange:
    \_operation: , line:9:36, endln:9:39
      |vpiParent:
      \_range: , line:9:35, endln:9:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:9:36, endln:9:37
        |vpiParent:
        \_operation: , line:9:36, endln:9:39
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:9:38, endln:9:39
        |vpiParent:
        \_operation: , line:9:36, endln:9:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:40, endln:9:41
      |vpiParent:
      \_range: , line:9:35, endln:9:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:10:35, endln:10:42
  |vpiRange:
  \_range: , line:10:35, endln:10:42
    |vpiParent:
    \_logic_typespec: , line:10:35, endln:10:42
    |vpiLeftRange:
    \_operation: , line:10:36, endln:10:39
      |vpiParent:
      \_range: , line:10:35, endln:10:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:10:36, endln:10:37
        |vpiParent:
        \_operation: , line:10:36, endln:10:39
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:10:38, endln:10:39
        |vpiParent:
        \_operation: , line:10:36, endln:10:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:40, endln:10:41
      |vpiParent:
      \_range: , line:10:35, endln:10:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:35, endln:11:43
  |vpiRange:
  \_range: , line:11:35, endln:11:43
    |vpiParent:
    \_logic_typespec: , line:11:35, endln:11:43
    |vpiLeftRange:
    \_operation: , line:11:36, endln:11:40
      |vpiParent:
      \_range: , line:11:35, endln:11:43
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:11:36, endln:11:38
        |vpiParent:
        \_operation: , line:11:36, endln:11:40
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:11:39, endln:11:40
        |vpiParent:
        \_operation: , line:11:36, endln:11:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:41, endln:11:42
      |vpiParent:
      \_range: , line:11:35, endln:11:43
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:34, endln:12:42
  |vpiRange:
  \_range: , line:12:34, endln:12:42
    |vpiParent:
    \_logic_typespec: , line:12:34, endln:12:42
    |vpiLeftRange:
    \_operation: , line:12:35, endln:12:39
      |vpiParent:
      \_range: , line:12:34, endln:12:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:12:35, endln:12:37
        |vpiParent:
        \_operation: , line:12:35, endln:12:39
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:12:38, endln:12:39
        |vpiParent:
        \_operation: , line:12:35, endln:12:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:40, endln:12:41
      |vpiParent:
      \_range: , line:12:34, endln:12:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:60, endln:13:60
\_logic_typespec: , line:14:34, endln:14:41
  |vpiRange:
  \_range: , line:14:34, endln:14:41
    |vpiParent:
    \_logic_typespec: , line:14:34, endln:14:41
    |vpiLeftRange:
    \_operation: , line:14:35, endln:14:38
      |vpiParent:
      \_range: , line:14:34, endln:14:41
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:14:35, endln:14:36
        |vpiParent:
        \_operation: , line:14:35, endln:14:38
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:14:37, endln:14:38
        |vpiParent:
        \_operation: , line:14:35, endln:14:38
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:39, endln:14:40
      |vpiParent:
      \_range: , line:14:34, endln:14:41
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:60, endln:15:60
\_logic_typespec: , line:16:60, endln:16:60
\_logic_typespec: , line:17:34, endln:17:41
  |vpiRange:
  \_range: , line:17:34, endln:17:41
    |vpiParent:
    \_logic_typespec: , line:17:34, endln:17:41
    |vpiLeftRange:
    \_operation: , line:17:35, endln:17:38
      |vpiParent:
      \_range: , line:17:34, endln:17:41
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:17:35, endln:17:36
        |vpiParent:
        \_operation: , line:17:35, endln:17:38
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:17:37, endln:17:38
        |vpiParent:
        \_operation: , line:17:35, endln:17:38
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:39, endln:17:40
      |vpiParent:
      \_range: , line:17:34, endln:17:41
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:34, endln:18:42
  |vpiRange:
  \_range: , line:18:34, endln:18:42
    |vpiParent:
    \_logic_typespec: , line:18:34, endln:18:42
    |vpiLeftRange:
    \_operation: , line:18:35, endln:18:39
      |vpiParent:
      \_range: , line:18:34, endln:18:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:18:35, endln:18:37
        |vpiParent:
        \_operation: , line:18:35, endln:18:39
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:18:38, endln:18:39
        |vpiParent:
        \_operation: , line:18:35, endln:18:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:18:40, endln:18:41
      |vpiParent:
      \_range: , line:18:34, endln:18:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:19:34, endln:19:42
  |vpiRange:
  \_range: , line:19:34, endln:19:42
    |vpiParent:
    \_logic_typespec: , line:19:34, endln:19:42
    |vpiLeftRange:
    \_operation: , line:19:35, endln:19:39
      |vpiParent:
      \_range: , line:19:34, endln:19:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:19:35, endln:19:37
        |vpiParent:
        \_operation: , line:19:35, endln:19:39
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:19:38, endln:19:39
        |vpiParent:
        \_operation: , line:19:35, endln:19:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:19:40, endln:19:41
      |vpiParent:
      \_range: , line:19:34, endln:19:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:20:35, endln:20:43
  |vpiRange:
  \_range: , line:20:35, endln:20:43
    |vpiParent:
    \_logic_typespec: , line:20:35, endln:20:43
    |vpiLeftRange:
    \_operation: , line:20:36, endln:20:40
      |vpiParent:
      \_range: , line:20:35, endln:20:43
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:20:36, endln:20:38
        |vpiParent:
        \_operation: , line:20:36, endln:20:40
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:20:39, endln:20:40
        |vpiParent:
        \_operation: , line:20:36, endln:20:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:20:41, endln:20:42
      |vpiParent:
      \_range: , line:20:35, endln:20:43
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:21:60, endln:21:60
\_logic_typespec: , line:22:60, endln:22:60
\_logic_typespec: , line:8:4, endln:8:7
\_logic_typespec: , line:9:4, endln:9:7
\_logic_typespec: , line:11:4, endln:11:8
\_logic_typespec: , line:12:4, endln:12:17
  |vpiRange:
  \_range: , line:12:9, endln:12:17
    |vpiParent:
    \_logic_typespec: , line:12:4, endln:12:17
    |vpiLeftRange:
    \_operation: , line:12:10, endln:12:14
      |vpiParent:
      \_range: , line:12:9, endln:12:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:12:10, endln:12:12
        |vpiParent:
        \_operation: , line:12:10, endln:12:14
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:12:13, endln:12:14
        |vpiParent:
        \_operation: , line:12:10, endln:12:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:15, endln:12:16
      |vpiParent:
      \_range: , line:12:9, endln:12:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:4, endln:14:41
  |vpiRange:
  \_range: , line:14:8, endln:14:15
    |vpiParent:
    \_logic_typespec: , line:14:4, endln:14:41
    |vpiLeftRange:
    \_constant: , line:14:9, endln:14:12
      |vpiParent:
      \_range: , line:14:8, endln:14:15
      |vpiDecompile:255
      |vpiSize:64
      |UINT:255
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:13, endln:14:14
      |vpiParent:
      \_range: , line:14:8, endln:14:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:4, endln:15:42
  |vpiRange:
  \_range: , line:15:8, endln:15:16
    |vpiParent:
    \_logic_typespec: , line:15:4, endln:15:42
    |vpiLeftRange:
    \_constant: , line:15:9, endln:15:13
      |vpiParent:
      \_range: , line:15:8, endln:15:16
      |vpiDecompile:1023
      |vpiSize:64
      |UINT:1023
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:14, endln:15:15
      |vpiParent:
      \_range: , line:15:8, endln:15:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:4, endln:16:42
  |vpiRange:
  \_range: , line:16:8, endln:16:16
    |vpiParent:
    \_logic_typespec: , line:16:4, endln:16:42
    |vpiLeftRange:
    \_constant: , line:16:9, endln:16:13
      |vpiParent:
      \_range: , line:16:8, endln:16:16
      |vpiDecompile:1023
      |vpiSize:64
      |UINT:1023
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:14, endln:16:15
      |vpiParent:
      \_range: , line:16:8, endln:16:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:17:4, endln:17:45
  |vpiRange:
  \_range: , line:17:8, endln:17:16
    |vpiParent:
    \_logic_typespec: , line:17:4, endln:17:45
    |vpiLeftRange:
    \_constant: , line:17:11, endln:17:13
      |vpiParent:
      \_range: , line:17:8, endln:17:16
      |vpiDecompile:63
      |vpiSize:64
      |UINT:63
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:14, endln:17:15
      |vpiParent:
      \_range: , line:17:8, endln:17:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:4, endln:18:46
  |vpiRange:
  \_range: , line:18:8, endln:18:16
    |vpiParent:
    \_logic_typespec: , line:18:4, endln:18:46
    |vpiLeftRange:
    \_constant: , line:18:11, endln:18:13
      |vpiParent:
      \_range: , line:18:8, endln:18:16
      |vpiDecompile:63
      |vpiSize:64
      |UINT:63
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:18:14, endln:18:15
      |vpiParent:
      \_range: , line:18:8, endln:18:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_integer_typespec: , line:19:4, endln:19:52
  |vpiSigned:1
\_logic_typespec: , line:21:4, endln:21:58
  |vpiRange:
  \_range: , line:21:8, endln:21:15
    |vpiParent:
    \_logic_typespec: , line:21:4, endln:21:58
    |vpiLeftRange:
    \_constant: , line:21:9, endln:21:12
      |vpiParent:
      \_range: , line:21:8, endln:21:15
      |vpiDecompile:127
      |vpiSize:64
      |UINT:127
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:21:13, endln:21:14
      |vpiParent:
      \_range: , line:21:8, endln:21:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_integer_typespec: , line:43:4, endln:43:17
  |vpiSigned:1
\_integer_typespec: , line:44:4, endln:44:17
  |vpiSigned:1
\_logic_typespec: , line:5:29, endln:5:37
  |vpiRange:
  \_range: , line:5:29, endln:5:37
    |vpiParent:
    \_logic_typespec: , line:5:29, endln:5:37
    |vpiLeftRange:
    \_operation: , line:5:30, endln:5:34
      |vpiParent:
      \_range: , line:5:29, endln:5:37
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:5:30, endln:5:32
        |vpiParent:
        \_operation: , line:5:30, endln:5:34
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:5:33, endln:5:34
        |vpiParent:
        \_operation: , line:5:30, endln:5:34
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:35, endln:5:36
      |vpiParent:
      \_range: , line:5:29, endln:5:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:29, endln:6:36
  |vpiRange:
  \_range: , line:6:29, endln:6:36
    |vpiParent:
    \_logic_typespec: , line:6:29, endln:6:36
    |vpiLeftRange:
    \_operation: , line:6:30, endln:6:33
      |vpiParent:
      \_range: , line:6:29, endln:6:36
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:6:30, endln:6:31
        |vpiParent:
        \_operation: , line:6:30, endln:6:33
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:6:32, endln:6:33
        |vpiParent:
        \_operation: , line:6:30, endln:6:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:34, endln:6:35
      |vpiParent:
      \_range: , line:6:29, endln:6:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:30, endln:7:42
  |vpiRange:
  \_range: , line:7:34, endln:7:42
    |vpiParent:
    \_logic_typespec: , line:7:30, endln:7:42
    |vpiLeftRange:
    \_operation: , line:7:35, endln:7:39
      |vpiParent:
      \_range: , line:7:34, endln:7:42
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:7:35, endln:7:37
        |vpiParent:
        \_operation: , line:7:35, endln:7:39
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:7:38, endln:7:39
        |vpiParent:
        \_operation: , line:7:35, endln:7:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:40, endln:7:41
      |vpiParent:
      \_range: , line:7:34, endln:7:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:53, endln:6:53
\_logic_typespec: , line:7:53, endln:7:53
\_logic_typespec: , line:8:53, endln:8:53
\_logic_typespec: , line:9:53, endln:9:53
\_logic_typespec: , line:10:53, endln:10:53
\_logic_typespec: , line:11:53, endln:11:53
\_logic_typespec: , line:12:29, endln:12:36
  |vpiRange:
  \_range: , line:12:29, endln:12:36
    |vpiParent:
    \_logic_typespec: , line:12:29, endln:12:36
    |vpiLeftRange:
    \_operation: , line:12:30, endln:12:33
      |vpiParent:
      \_range: , line:12:29, endln:12:36
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:12:30, endln:12:31
        |vpiParent:
        \_operation: , line:12:30, endln:12:33
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:12:32, endln:12:33
        |vpiParent:
        \_operation: , line:12:30, endln:12:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:34, endln:12:35
      |vpiParent:
      \_range: , line:12:29, endln:12:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:29, endln:13:36
  |vpiRange:
  \_range: , line:13:29, endln:13:36
    |vpiParent:
    \_logic_typespec: , line:13:29, endln:13:36
    |vpiLeftRange:
    \_operation: , line:13:30, endln:13:33
      |vpiParent:
      \_range: , line:13:29, endln:13:36
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:13:30, endln:13:31
        |vpiParent:
        \_operation: , line:13:30, endln:13:33
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:13:32, endln:13:33
        |vpiParent:
        \_operation: , line:13:30, endln:13:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:34, endln:13:35
      |vpiParent:
      \_range: , line:13:29, endln:13:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:29, endln:14:37
  |vpiRange:
  \_range: , line:14:29, endln:14:37
    |vpiParent:
    \_logic_typespec: , line:14:29, endln:14:37
    |vpiLeftRange:
    \_operation: , line:14:30, endln:14:34
      |vpiParent:
      \_range: , line:14:29, endln:14:37
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:14:30, endln:14:32
        |vpiParent:
        \_operation: , line:14:30, endln:14:34
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:14:33, endln:14:34
        |vpiParent:
        \_operation: , line:14:30, endln:14:34
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:35, endln:14:36
      |vpiParent:
      \_range: , line:14:29, endln:14:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:29, endln:15:37
  |vpiRange:
  \_range: , line:15:29, endln:15:37
    |vpiParent:
    \_logic_typespec: , line:15:29, endln:15:37
    |vpiLeftRange:
    \_operation: , line:15:30, endln:15:34
      |vpiParent:
      \_range: , line:15:29, endln:15:37
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:15:30, endln:15:32
        |vpiParent:
        \_operation: , line:15:30, endln:15:34
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:15:33, endln:15:34
        |vpiParent:
        \_operation: , line:15:30, endln:15:34
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:35, endln:15:36
      |vpiParent:
      \_range: , line:15:29, endln:15:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:53, endln:16:53
\_logic_typespec: , line:17:30, endln:17:38
  |vpiRange:
  \_range: , line:17:30, endln:17:38
    |vpiParent:
    \_logic_typespec: , line:17:30, endln:17:38
    |vpiLeftRange:
    \_operation: , line:17:31, endln:17:35
      |vpiParent:
      \_range: , line:17:30, endln:17:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:17:31, endln:17:33
        |vpiParent:
        \_operation: , line:17:31, endln:17:35
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:17:34, endln:17:35
        |vpiParent:
        \_operation: , line:17:31, endln:17:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:36, endln:17:37
      |vpiParent:
      \_range: , line:17:30, endln:17:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:26:4, endln:26:28
  |vpiRange:
  \_range: , line:26:8, endln:26:28
    |vpiParent:
    \_logic_typespec: , line:26:4, endln:26:28
    |vpiLeftRange:
    \_operation: , line:26:9, endln:26:25
      |vpiParent:
      \_range: , line:26:8, endln:26:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (md_state_width), line:26:9, endln:26:23
        |vpiParent:
        \_operation: , line:26:9, endln:26:25
        |vpiName:md_state_width
      |vpiOperand:
      \_constant: , line:26:24, endln:26:25
        |vpiParent:
        \_operation: , line:26:9, endln:26:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:26:26, endln:26:27
      |vpiParent:
      \_range: , line:26:8, endln:26:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:27:4, endln:27:28
  |vpiRange:
  \_range: , line:27:8, endln:27:28
    |vpiParent:
    \_logic_typespec: , line:27:4, endln:27:28
    |vpiLeftRange:
    \_operation: , line:27:9, endln:27:25
      |vpiParent:
      \_range: , line:27:8, endln:27:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (md_state_width), line:27:9, endln:27:23
        |vpiParent:
        \_operation: , line:27:9, endln:27:25
        |vpiName:md_state_width
      |vpiOperand:
      \_constant: , line:27:24, endln:27:25
        |vpiParent:
        \_operation: , line:27:9, endln:27:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:27:26, endln:27:27
      |vpiParent:
      \_range: , line:27:8, endln:27:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:28:4, endln:28:15
  |vpiRange:
  \_range: , line:28:8, endln:28:15
    |vpiParent:
    \_logic_typespec: , line:28:4, endln:28:15
    |vpiLeftRange:
    \_operation: , line:28:9, endln:28:12
      |vpiParent:
      \_range: , line:28:8, endln:28:15
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:28:9, endln:28:10
        |vpiParent:
        \_operation: , line:28:9, endln:28:12
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:28:11, endln:28:12
        |vpiParent:
        \_operation: , line:28:9, endln:28:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:28:13, endln:28:14
      |vpiParent:
      \_range: , line:28:8, endln:28:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:29:4, endln:29:15
  |vpiRange:
  \_range: , line:29:8, endln:29:15
    |vpiParent:
    \_logic_typespec: , line:29:4, endln:29:15
    |vpiLeftRange:
    \_operation: , line:29:9, endln:29:12
      |vpiParent:
      \_range: , line:29:8, endln:29:15
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:29:9, endln:29:10
        |vpiParent:
        \_operation: , line:29:9, endln:29:12
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:29:11, endln:29:12
        |vpiParent:
        \_operation: , line:29:9, endln:29:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:29:13, endln:29:14
      |vpiParent:
      \_range: , line:29:8, endln:29:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:30:4, endln:30:7
\_logic_typespec: , line:31:4, endln:31:16
  |vpiRange:
  \_range: , line:31:8, endln:31:16
    |vpiParent:
    \_logic_typespec: , line:31:4, endln:31:16
    |vpiLeftRange:
    \_operation: , line:31:9, endln:31:13
      |vpiParent:
      \_range: , line:31:8, endln:31:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:31:9, endln:31:11
        |vpiParent:
        \_operation: , line:31:9, endln:31:13
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:31:12, endln:31:13
        |vpiParent:
        \_operation: , line:31:9, endln:31:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:31:14, endln:31:15
      |vpiParent:
      \_range: , line:31:8, endln:31:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:32:4, endln:32:16
  |vpiRange:
  \_range: , line:32:8, endln:32:16
    |vpiParent:
    \_logic_typespec: , line:32:4, endln:32:16
    |vpiLeftRange:
    \_operation: , line:32:9, endln:32:13
      |vpiParent:
      \_range: , line:32:8, endln:32:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:32:9, endln:32:11
        |vpiParent:
        \_operation: , line:32:9, endln:32:13
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:32:12, endln:32:13
        |vpiParent:
        \_operation: , line:32:9, endln:32:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:32:14, endln:32:15
      |vpiParent:
      \_range: , line:32:8, endln:32:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:33:4, endln:33:15
  |vpiRange:
  \_range: , line:33:8, endln:33:15
    |vpiParent:
    \_logic_typespec: , line:33:4, endln:33:15
    |vpiLeftRange:
    \_operation: , line:33:9, endln:33:12
      |vpiParent:
      \_range: , line:33:8, endln:33:15
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:33:9, endln:33:10
        |vpiParent:
        \_operation: , line:33:9, endln:33:12
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:33:11, endln:33:12
        |vpiParent:
        \_operation: , line:33:9, endln:33:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:33:13, endln:33:14
      |vpiParent:
      \_range: , line:33:8, endln:33:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:34:4, endln:34:16
  |vpiRange:
  \_range: , line:34:8, endln:34:16
    |vpiParent:
    \_logic_typespec: , line:34:4, endln:34:16
    |vpiLeftRange:
    \_operation: , line:34:9, endln:34:13
      |vpiParent:
      \_range: , line:34:8, endln:34:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:34:9, endln:34:11
        |vpiParent:
        \_operation: , line:34:9, endln:34:13
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:34:12, endln:34:13
        |vpiParent:
        \_operation: , line:34:9, endln:34:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:34:14, endln:34:15
      |vpiParent:
      \_range: , line:34:8, endln:34:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:36:4, endln:36:17
  |vpiRange:
  \_range: , line:36:9, endln:36:17
    |vpiParent:
    \_logic_typespec: , line:36:4, endln:36:17
    |vpiLeftRange:
    \_operation: , line:36:10, endln:36:14
      |vpiParent:
      \_range: , line:36:9, endln:36:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:36:10, endln:36:12
        |vpiParent:
        \_operation: , line:36:10, endln:36:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:36:13, endln:36:14
        |vpiParent:
        \_operation: , line:36:10, endln:36:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:15, endln:36:16
      |vpiParent:
      \_range: , line:36:9, endln:36:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:37:4, endln:37:8
\_logic_typespec: , line:38:4, endln:38:17
  |vpiRange:
  \_range: , line:38:9, endln:38:17
    |vpiParent:
    \_logic_typespec: , line:38:4, endln:38:17
    |vpiLeftRange:
    \_operation: , line:38:10, endln:38:14
      |vpiParent:
      \_range: , line:38:9, endln:38:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:38:10, endln:38:12
        |vpiParent:
        \_operation: , line:38:10, endln:38:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:38:13, endln:38:14
        |vpiParent:
        \_operation: , line:38:10, endln:38:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:38:15, endln:38:16
      |vpiParent:
      \_range: , line:38:9, endln:38:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:39:4, endln:39:8
\_logic_typespec: , line:41:4, endln:41:8
\_logic_typespec: , line:42:4, endln:42:17
  |vpiRange:
  \_range: , line:42:9, endln:42:17
    |vpiParent:
    \_logic_typespec: , line:42:4, endln:42:17
    |vpiLeftRange:
    \_operation: , line:42:10, endln:42:14
      |vpiParent:
      \_range: , line:42:9, endln:42:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:42:10, endln:42:12
        |vpiParent:
        \_operation: , line:42:10, endln:42:14
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:42:13, endln:42:14
        |vpiParent:
        \_operation: , line:42:10, endln:42:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:42:15, endln:42:16
      |vpiParent:
      \_range: , line:42:9, endln:42:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:43:4, endln:43:17
  |vpiRange:
  \_range: , line:43:9, endln:43:17
    |vpiParent:
    \_logic_typespec: , line:43:4, endln:43:17
    |vpiLeftRange:
    \_operation: , line:43:10, endln:43:14
      |vpiParent:
      \_range: , line:43:9, endln:43:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:43:10, endln:43:12
        |vpiParent:
        \_operation: , line:43:10, endln:43:14
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:43:13, endln:43:14
        |vpiParent:
        \_operation: , line:43:10, endln:43:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:43:15, endln:43:16
      |vpiParent:
      \_range: , line:43:9, endln:43:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:44:4, endln:44:17
  |vpiRange:
  \_range: , line:44:9, endln:44:17
    |vpiParent:
    \_logic_typespec: , line:44:4, endln:44:17
    |vpiLeftRange:
    \_operation: , line:44:10, endln:44:14
      |vpiParent:
      \_range: , line:44:9, endln:44:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:44:10, endln:44:12
        |vpiParent:
        \_operation: , line:44:10, endln:44:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:44:13, endln:44:14
        |vpiParent:
        \_operation: , line:44:10, endln:44:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:44:15, endln:44:16
      |vpiParent:
      \_range: , line:44:9, endln:44:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_var: (work@vscale_mul_div.abs_input.abs_input), line:46:13, endln:46:21
  |vpiParent:
  \_ref_obj: (work@vscale_mul_div.abs_input.abs_input), line:50:10, endln:50:19
  |vpiTypespec:
  \_ref_typespec: (work@vscale_mul_div.abs_input.abs_input)
    |vpiParent:
    \_logic_var: (work@vscale_mul_div.abs_input.abs_input), line:46:13, endln:46:21
    |vpiFullName:work@vscale_mul_div.abs_input.abs_input
    |vpiActual:
    \_logic_typespec: , line:46:13, endln:46:21
  |vpiName:abs_input
  |vpiFullName:work@vscale_mul_div.abs_input.abs_input
\_logic_typespec: , line:46:13, endln:46:21
  |vpiParent:
  \_ref_typespec: (work@vscale_mul_div.abs_input.abs_input)
  |vpiRange:
  \_range: , line:46:13, endln:46:21
    |vpiParent:
    \_logic_typespec: , line:46:13, endln:46:21
    |vpiLeftRange:
    \_operation: , line:46:14, endln:46:18
      |vpiParent:
      \_range: , line:46:13, endln:46:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:46:14, endln:46:16
        |vpiParent:
        \_operation: , line:46:14, endln:46:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:46:17, endln:46:18
        |vpiParent:
        \_operation: , line:46:14, endln:46:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:46:19, endln:46:20
      |vpiParent:
      \_range: , line:46:13, endln:46:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:37, endln:9:37
\_operation: , line:10:17, endln:10:23
  |vpiParent:
  \_operation: , line:10:17, endln:10:26
  |vpiOpType:20
  |vpiOperand:
  \_constant: , line:10:17, endln:10:19
    |vpiParent:
    \_operation: , line:10:17, endln:10:23
    |vpiDecompile:24
    |vpiSize:64
    |UINT:24
    |vpiConstType:9
  |vpiOperand:
  \_ref_obj: (EOF), line:10:20, endln:10:23
    |vpiParent:
    \_operation: , line:10:17, endln:10:23
    |vpiName:EOF
    |vpiActual:
    \_logic_net: (EOF), line:10:20, endln:10:23
\_operation: , line:10:17, endln:10:26
  |vpiParent:
  \_range: , line:10:16, endln:10:29
  |vpiOpType:18
  |vpiOperand:
  \_operation: , line:10:17, endln:10:23
  |vpiOperand:
  \_operation: , line:10:24, endln:10:26
    |vpiParent:
    \_operation: , line:10:17, endln:10:26
    |vpiOpType:1
    |vpiOperand:
    \_constant: , line:10:25, endln:10:26
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
\_range: , line:10:16, endln:10:29
  |vpiParent:
  \_logic_typespec: , line:10:16, endln:10:29
  |vpiLeftRange:
  \_operation: , line:10:17, endln:10:26
  |vpiRightRange:
  \_constant: , line:10:27, endln:10:28
    |vpiParent:
    \_range: , line:10:16, endln:10:29
    |vpiDecompile:0
    |vpiSize:64
    |UINT:0
    |vpiConstType:9
\_logic_typespec: , line:10:16, endln:10:29
  |vpiRange:
  \_range: , line:10:16, endln:10:29
\_logic_typespec: , line:11:37, endln:11:37
\_logic_typespec: , line:12:37, endln:12:37
\_logic_typespec: , line:13:31, endln:13:39
  |vpiRange:
  \_range: , line:13:31, endln:13:39
    |vpiParent:
    \_logic_typespec: , line:13:31, endln:13:39
    |vpiLeftRange:
    \_operation: , line:13:32, endln:13:36
      |vpiParent:
      \_range: , line:13:31, endln:13:39
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:13:32, endln:13:34
        |vpiParent:
        \_operation: , line:13:32, endln:13:36
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:13:35, endln:13:36
        |vpiParent:
        \_operation: , line:13:32, endln:13:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:37, endln:13:38
      |vpiParent:
      \_range: , line:13:31, endln:13:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:30, endln:14:38
  |vpiRange:
  \_range: , line:14:30, endln:14:38
    |vpiParent:
    \_logic_typespec: , line:14:30, endln:14:38
    |vpiLeftRange:
    \_operation: , line:14:31, endln:14:35
      |vpiParent:
      \_range: , line:14:30, endln:14:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:14:31, endln:14:33
        |vpiParent:
        \_operation: , line:14:31, endln:14:35
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:14:34, endln:14:35
        |vpiParent:
        \_operation: , line:14:31, endln:14:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:36, endln:14:37
      |vpiParent:
      \_range: , line:14:30, endln:14:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:37, endln:15:37
\_logic_typespec: , line:16:37, endln:16:37
\_logic_typespec: , line:17:38, endln:17:38
\_logic_typespec: , line:18:38, endln:18:38
\_logic_typespec: , line:19:31, endln:19:38
  |vpiRange:
  \_range: , line:19:31, endln:19:38
    |vpiParent:
    \_logic_typespec: , line:19:31, endln:19:38
    |vpiLeftRange:
    \_operation: , line:19:32, endln:19:35
      |vpiParent:
      \_range: , line:19:31, endln:19:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:19:32, endln:19:33
        |vpiParent:
        \_operation: , line:19:32, endln:19:35
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:19:34, endln:19:35
        |vpiParent:
        \_operation: , line:19:32, endln:19:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:19:36, endln:19:37
      |vpiParent:
      \_range: , line:19:31, endln:19:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:20:31, endln:20:39
  |vpiRange:
  \_range: , line:20:31, endln:20:39
    |vpiParent:
    \_logic_typespec: , line:20:31, endln:20:39
    |vpiLeftRange:
    \_operation: , line:20:32, endln:20:36
      |vpiParent:
      \_range: , line:20:31, endln:20:39
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:20:32, endln:20:34
        |vpiParent:
        \_operation: , line:20:32, endln:20:36
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:20:35, endln:20:36
        |vpiParent:
        \_operation: , line:20:32, endln:20:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:20:37, endln:20:38
      |vpiParent:
      \_range: , line:20:31, endln:20:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:21:31, endln:21:39
  |vpiRange:
  \_range: , line:21:31, endln:21:39
    |vpiParent:
    \_logic_typespec: , line:21:31, endln:21:39
    |vpiLeftRange:
    \_operation: , line:21:32, endln:21:36
      |vpiParent:
      \_range: , line:21:31, endln:21:39
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:21:32, endln:21:34
        |vpiParent:
        \_operation: , line:21:32, endln:21:36
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:21:35, endln:21:36
        |vpiParent:
        \_operation: , line:21:32, endln:21:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:21:37, endln:21:38
      |vpiParent:
      \_range: , line:21:31, endln:21:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:22:30, endln:22:38
  |vpiRange:
  \_range: , line:22:30, endln:22:38
    |vpiParent:
    \_logic_typespec: , line:22:30, endln:22:38
    |vpiLeftRange:
    \_operation: , line:22:31, endln:22:35
      |vpiParent:
      \_range: , line:22:30, endln:22:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:22:31, endln:22:33
        |vpiParent:
        \_operation: , line:22:31, endln:22:35
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:22:34, endln:22:35
        |vpiParent:
        \_operation: , line:22:31, endln:22:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:22:36, endln:22:37
      |vpiParent:
      \_range: , line:22:30, endln:22:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:23:37, endln:23:37
\_logic_typespec: , line:24:37, endln:24:37
\_logic_typespec: , line:25:37, endln:25:37
\_logic_typespec: , line:26:38, endln:26:38
\_logic_typespec: , line:27:37, endln:27:37
\_logic_typespec: , line:28:30, endln:28:38
  |vpiRange:
  \_range: , line:28:30, endln:28:38
    |vpiParent:
    \_logic_typespec: , line:28:30, endln:28:38
    |vpiLeftRange:
    \_operation: , line:28:31, endln:28:35
      |vpiParent:
      \_range: , line:28:30, endln:28:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:28:31, endln:28:33
        |vpiParent:
        \_operation: , line:28:31, endln:28:35
        |vpiDecompile:12
        |vpiSize:64
        |UINT:12
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:28:34, endln:28:35
        |vpiParent:
        \_operation: , line:28:31, endln:28:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:28:36, endln:28:37
      |vpiParent:
      \_range: , line:28:30, endln:28:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:29:30, endln:29:38
  |vpiRange:
  \_range: , line:29:30, endln:29:38
    |vpiParent:
    \_logic_typespec: , line:29:30, endln:29:38
    |vpiLeftRange:
    \_operation: , line:29:31, endln:29:35
      |vpiParent:
      \_range: , line:29:30, endln:29:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:29:31, endln:29:33
        |vpiParent:
        \_operation: , line:29:31, endln:29:35
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:29:34, endln:29:35
        |vpiParent:
        \_operation: , line:29:31, endln:29:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:29:36, endln:29:37
      |vpiParent:
      \_range: , line:29:30, endln:29:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:30:38, endln:30:38
\_logic_typespec: , line:31:37, endln:31:37
\_logic_typespec: , line:32:31, endln:32:39
  |vpiRange:
  \_range: , line:32:31, endln:32:39
    |vpiParent:
    \_logic_typespec: , line:32:31, endln:32:39
    |vpiLeftRange:
    \_operation: , line:32:32, endln:32:36
      |vpiParent:
      \_range: , line:32:31, endln:32:39
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:32:32, endln:32:34
        |vpiParent:
        \_operation: , line:32:32, endln:32:36
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:32:35, endln:32:36
        |vpiParent:
        \_operation: , line:32:32, endln:32:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:32:37, endln:32:38
      |vpiParent:
      \_range: , line:32:31, endln:32:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:69:4, endln:69:16
  |vpiRange:
  \_range: , line:69:9, endln:69:16
    |vpiParent:
    \_logic_typespec: , line:69:4, endln:69:16
    |vpiLeftRange:
    \_operation: , line:69:10, endln:69:13
      |vpiParent:
      \_range: , line:69:9, endln:69:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:69:10, endln:69:11
        |vpiParent:
        \_operation: , line:69:10, endln:69:13
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:69:12, endln:69:13
        |vpiParent:
        \_operation: , line:69:10, endln:69:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:69:14, endln:69:15
      |vpiParent:
      \_range: , line:69:9, endln:69:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:70:4, endln:70:17
  |vpiRange:
  \_range: , line:70:9, endln:70:17
    |vpiParent:
    \_logic_typespec: , line:70:4, endln:70:17
    |vpiLeftRange:
    \_operation: , line:70:10, endln:70:14
      |vpiParent:
      \_range: , line:70:9, endln:70:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:70:10, endln:70:12
        |vpiParent:
        \_operation: , line:70:10, endln:70:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:70:13, endln:70:14
        |vpiParent:
        \_operation: , line:70:10, endln:70:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:70:15, endln:70:16
      |vpiParent:
      \_range: , line:70:9, endln:70:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:73:4, endln:73:16
  |vpiRange:
  \_range: , line:73:8, endln:73:16
    |vpiParent:
    \_logic_typespec: , line:73:4, endln:73:16
    |vpiLeftRange:
    \_operation: , line:73:9, endln:73:13
      |vpiParent:
      \_range: , line:73:8, endln:73:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:73:9, endln:73:11
        |vpiParent:
        \_operation: , line:73:9, endln:73:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:73:12, endln:73:13
        |vpiParent:
        \_operation: , line:73:9, endln:73:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:73:14, endln:73:15
      |vpiParent:
      \_range: , line:73:8, endln:73:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:75:4, endln:75:8
\_logic_typespec: , line:76:4, endln:76:8
\_logic_typespec: , line:79:4, endln:79:16
  |vpiRange:
  \_range: , line:79:8, endln:79:16
    |vpiParent:
    \_logic_typespec: , line:79:4, endln:79:16
    |vpiLeftRange:
    \_operation: , line:79:9, endln:79:13
      |vpiParent:
      \_range: , line:79:8, endln:79:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:79:9, endln:79:11
        |vpiParent:
        \_operation: , line:79:9, endln:79:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:79:12, endln:79:13
        |vpiParent:
        \_operation: , line:79:9, endln:79:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:79:14, endln:79:15
      |vpiParent:
      \_range: , line:79:8, endln:79:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:80:4, endln:80:16
  |vpiRange:
  \_range: , line:80:8, endln:80:16
    |vpiParent:
    \_logic_typespec: , line:80:4, endln:80:16
    |vpiLeftRange:
    \_operation: , line:80:9, endln:80:13
      |vpiParent:
      \_range: , line:80:8, endln:80:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:80:9, endln:80:11
        |vpiParent:
        \_operation: , line:80:9, endln:80:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:80:12, endln:80:13
        |vpiParent:
        \_operation: , line:80:9, endln:80:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:80:14, endln:80:15
      |vpiParent:
      \_range: , line:80:8, endln:80:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:82:4, endln:82:8
\_logic_typespec: , line:83:4, endln:83:8
\_logic_typespec: , line:84:4, endln:84:16
  |vpiRange:
  \_range: , line:84:9, endln:84:16
    |vpiParent:
    \_logic_typespec: , line:84:4, endln:84:16
    |vpiLeftRange:
    \_operation: , line:84:10, endln:84:13
      |vpiParent:
      \_range: , line:84:9, endln:84:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:84:10, endln:84:11
        |vpiParent:
        \_operation: , line:84:10, endln:84:13
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:84:12, endln:84:13
        |vpiParent:
        \_operation: , line:84:10, endln:84:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:84:14, endln:84:15
      |vpiParent:
      \_range: , line:84:9, endln:84:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:85:4, endln:85:17
  |vpiRange:
  \_range: , line:85:9, endln:85:17
    |vpiParent:
    \_logic_typespec: , line:85:4, endln:85:17
    |vpiLeftRange:
    \_operation: , line:85:10, endln:85:14
      |vpiParent:
      \_range: , line:85:9, endln:85:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:85:10, endln:85:12
        |vpiParent:
        \_operation: , line:85:10, endln:85:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:85:13, endln:85:14
        |vpiParent:
        \_operation: , line:85:10, endln:85:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:85:15, endln:85:16
      |vpiParent:
      \_range: , line:85:9, endln:85:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:86:4, endln:86:16
  |vpiRange:
  \_range: , line:86:9, endln:86:16
    |vpiParent:
    \_logic_typespec: , line:86:4, endln:86:16
    |vpiLeftRange:
    \_operation: , line:86:10, endln:86:13
      |vpiParent:
      \_range: , line:86:9, endln:86:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:86:10, endln:86:11
        |vpiParent:
        \_operation: , line:86:10, endln:86:13
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:86:12, endln:86:13
        |vpiParent:
        \_operation: , line:86:10, endln:86:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:86:14, endln:86:15
      |vpiParent:
      \_range: , line:86:9, endln:86:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:87:4, endln:87:16
  |vpiRange:
  \_range: , line:87:9, endln:87:16
    |vpiParent:
    \_logic_typespec: , line:87:4, endln:87:16
    |vpiLeftRange:
    \_operation: , line:87:10, endln:87:13
      |vpiParent:
      \_range: , line:87:9, endln:87:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:87:10, endln:87:11
        |vpiParent:
        \_operation: , line:87:10, endln:87:13
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:87:12, endln:87:13
        |vpiParent:
        \_operation: , line:87:10, endln:87:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:87:14, endln:87:15
      |vpiParent:
      \_range: , line:87:9, endln:87:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:88:4, endln:88:16
  |vpiRange:
  \_range: , line:88:9, endln:88:16
    |vpiParent:
    \_logic_typespec: , line:88:4, endln:88:16
    |vpiLeftRange:
    \_operation: , line:88:10, endln:88:13
      |vpiParent:
      \_range: , line:88:9, endln:88:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:88:10, endln:88:11
        |vpiParent:
        \_operation: , line:88:10, endln:88:13
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:88:12, endln:88:13
        |vpiParent:
        \_operation: , line:88:10, endln:88:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:88:14, endln:88:15
      |vpiParent:
      \_range: , line:88:9, endln:88:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:89:4, endln:89:17
  |vpiRange:
  \_range: , line:89:9, endln:89:17
    |vpiParent:
    \_logic_typespec: , line:89:4, endln:89:17
    |vpiLeftRange:
    \_operation: , line:89:10, endln:89:14
      |vpiParent:
      \_range: , line:89:9, endln:89:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:89:10, endln:89:12
        |vpiParent:
        \_operation: , line:89:10, endln:89:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:89:13, endln:89:14
        |vpiParent:
        \_operation: , line:89:10, endln:89:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:89:15, endln:89:16
      |vpiParent:
      \_range: , line:89:9, endln:89:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:90:4, endln:90:17
  |vpiRange:
  \_range: , line:90:9, endln:90:17
    |vpiParent:
    \_logic_typespec: , line:90:4, endln:90:17
    |vpiLeftRange:
    \_operation: , line:90:10, endln:90:14
      |vpiParent:
      \_range: , line:90:9, endln:90:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:90:10, endln:90:12
        |vpiParent:
        \_operation: , line:90:10, endln:90:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:90:13, endln:90:14
        |vpiParent:
        \_operation: , line:90:10, endln:90:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:90:15, endln:90:16
      |vpiParent:
      \_range: , line:90:9, endln:90:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:91:4, endln:91:16
  |vpiRange:
  \_range: , line:91:9, endln:91:16
    |vpiParent:
    \_logic_typespec: , line:91:4, endln:91:16
    |vpiLeftRange:
    \_operation: , line:91:10, endln:91:13
      |vpiParent:
      \_range: , line:91:9, endln:91:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:91:10, endln:91:11
        |vpiParent:
        \_operation: , line:91:10, endln:91:13
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:91:12, endln:91:13
        |vpiParent:
        \_operation: , line:91:10, endln:91:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:91:14, endln:91:15
      |vpiParent:
      \_range: , line:91:9, endln:91:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:92:4, endln:92:17
  |vpiRange:
  \_range: , line:92:9, endln:92:17
    |vpiParent:
    \_logic_typespec: , line:92:4, endln:92:17
    |vpiLeftRange:
    \_operation: , line:92:10, endln:92:14
      |vpiParent:
      \_range: , line:92:9, endln:92:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:92:10, endln:92:12
        |vpiParent:
        \_operation: , line:92:10, endln:92:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:92:13, endln:92:14
        |vpiParent:
        \_operation: , line:92:10, endln:92:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:92:15, endln:92:16
      |vpiParent:
      \_range: , line:92:9, endln:92:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:93:4, endln:93:17
  |vpiRange:
  \_range: , line:93:9, endln:93:17
    |vpiParent:
    \_logic_typespec: , line:93:4, endln:93:17
    |vpiLeftRange:
    \_operation: , line:93:10, endln:93:14
      |vpiParent:
      \_range: , line:93:9, endln:93:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:93:10, endln:93:12
        |vpiParent:
        \_operation: , line:93:10, endln:93:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:93:13, endln:93:14
        |vpiParent:
        \_operation: , line:93:10, endln:93:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:93:15, endln:93:16
      |vpiParent:
      \_range: , line:93:9, endln:93:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:94:4, endln:94:16
  |vpiRange:
  \_range: , line:94:9, endln:94:16
    |vpiParent:
    \_logic_typespec: , line:94:4, endln:94:16
    |vpiLeftRange:
    \_operation: , line:94:10, endln:94:13
      |vpiParent:
      \_range: , line:94:9, endln:94:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:94:10, endln:94:11
        |vpiParent:
        \_operation: , line:94:10, endln:94:13
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:94:12, endln:94:13
        |vpiParent:
        \_operation: , line:94:10, endln:94:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:94:14, endln:94:15
      |vpiParent:
      \_range: , line:94:9, endln:94:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:95:4, endln:95:17
  |vpiRange:
  \_range: , line:95:9, endln:95:17
    |vpiParent:
    \_logic_typespec: , line:95:4, endln:95:17
    |vpiLeftRange:
    \_operation: , line:95:10, endln:95:14
      |vpiParent:
      \_range: , line:95:9, endln:95:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:95:10, endln:95:12
        |vpiParent:
        \_operation: , line:95:10, endln:95:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:95:13, endln:95:14
        |vpiParent:
        \_operation: , line:95:10, endln:95:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:95:15, endln:95:16
      |vpiParent:
      \_range: , line:95:9, endln:95:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:96:4, endln:96:17
  |vpiRange:
  \_range: , line:96:9, endln:96:17
    |vpiParent:
    \_logic_typespec: , line:96:4, endln:96:17
    |vpiLeftRange:
    \_operation: , line:96:10, endln:96:14
      |vpiParent:
      \_range: , line:96:9, endln:96:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:96:10, endln:96:12
        |vpiParent:
        \_operation: , line:96:10, endln:96:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:96:13, endln:96:14
        |vpiParent:
        \_operation: , line:96:10, endln:96:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:96:15, endln:96:16
      |vpiParent:
      \_range: , line:96:9, endln:96:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:97:4, endln:97:17
  |vpiRange:
  \_range: , line:97:9, endln:97:17
    |vpiParent:
    \_logic_typespec: , line:97:4, endln:97:17
    |vpiLeftRange:
    \_operation: , line:97:10, endln:97:14
      |vpiParent:
      \_range: , line:97:9, endln:97:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:97:10, endln:97:12
        |vpiParent:
        \_operation: , line:97:10, endln:97:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:97:13, endln:97:14
        |vpiParent:
        \_operation: , line:97:10, endln:97:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:97:15, endln:97:16
      |vpiParent:
      \_range: , line:97:9, endln:97:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:98:4, endln:98:8
\_logic_typespec: , line:99:4, endln:99:8
\_logic_typespec: , line:100:4, endln:100:8
\_logic_typespec: , line:101:4, endln:101:16
  |vpiRange:
  \_range: , line:101:9, endln:101:16
    |vpiParent:
    \_logic_typespec: , line:101:4, endln:101:16
    |vpiLeftRange:
    \_operation: , line:101:10, endln:101:13
      |vpiParent:
      \_range: , line:101:9, endln:101:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:101:10, endln:101:11
        |vpiParent:
        \_operation: , line:101:10, endln:101:13
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:101:12, endln:101:13
        |vpiParent:
        \_operation: , line:101:10, endln:101:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:101:14, endln:101:15
      |vpiParent:
      \_range: , line:101:9, endln:101:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:103:4, endln:103:8
\_logic_typespec: , line:104:4, endln:104:8
\_logic_typespec: , line:105:4, endln:105:8
\_logic_typespec: , line:106:4, endln:106:8
\_logic_typespec: , line:107:4, endln:107:16
  |vpiRange:
  \_range: , line:107:9, endln:107:16
    |vpiParent:
    \_logic_typespec: , line:107:4, endln:107:16
    |vpiLeftRange:
    \_operation: , line:107:10, endln:107:13
      |vpiParent:
      \_range: , line:107:9, endln:107:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:107:10, endln:107:11
        |vpiParent:
        \_operation: , line:107:10, endln:107:13
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:107:12, endln:107:13
        |vpiParent:
        \_operation: , line:107:10, endln:107:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:14, endln:107:15
      |vpiParent:
      \_range: , line:107:9, endln:107:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:108:4, endln:108:16
  |vpiRange:
  \_range: , line:108:9, endln:108:16
    |vpiParent:
    \_logic_typespec: , line:108:4, endln:108:16
    |vpiLeftRange:
    \_operation: , line:108:10, endln:108:13
      |vpiParent:
      \_range: , line:108:9, endln:108:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:108:10, endln:108:11
        |vpiParent:
        \_operation: , line:108:10, endln:108:13
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:108:12, endln:108:13
        |vpiParent:
        \_operation: , line:108:10, endln:108:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:108:14, endln:108:15
      |vpiParent:
      \_range: , line:108:9, endln:108:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:109:4, endln:109:8
\_logic_typespec: , line:110:4, endln:110:17
  |vpiRange:
  \_range: , line:110:9, endln:110:17
    |vpiParent:
    \_logic_typespec: , line:110:4, endln:110:17
    |vpiLeftRange:
    \_operation: , line:110:10, endln:110:14
      |vpiParent:
      \_range: , line:110:9, endln:110:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:110:10, endln:110:12
        |vpiParent:
        \_operation: , line:110:10, endln:110:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:110:13, endln:110:14
        |vpiParent:
        \_operation: , line:110:10, endln:110:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:15, endln:110:16
      |vpiParent:
      \_range: , line:110:9, endln:110:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:112:4, endln:112:16
  |vpiRange:
  \_range: , line:112:8, endln:112:16
    |vpiParent:
    \_logic_typespec: , line:112:4, endln:112:16
    |vpiLeftRange:
    \_operation: , line:112:9, endln:112:13
      |vpiParent:
      \_range: , line:112:8, endln:112:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:112:9, endln:112:11
        |vpiParent:
        \_operation: , line:112:9, endln:112:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:112:12, endln:112:13
        |vpiParent:
        \_operation: , line:112:9, endln:112:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:14, endln:112:15
      |vpiParent:
      \_range: , line:112:8, endln:112:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:113:4, endln:113:16
  |vpiRange:
  \_range: , line:113:8, endln:113:16
    |vpiParent:
    \_logic_typespec: , line:113:4, endln:113:16
    |vpiLeftRange:
    \_operation: , line:113:9, endln:113:13
      |vpiParent:
      \_range: , line:113:8, endln:113:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:113:9, endln:113:11
        |vpiParent:
        \_operation: , line:113:9, endln:113:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:113:12, endln:113:13
        |vpiParent:
        \_operation: , line:113:9, endln:113:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:113:14, endln:113:15
      |vpiParent:
      \_range: , line:113:8, endln:113:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:114:4, endln:114:16
  |vpiRange:
  \_range: , line:114:8, endln:114:16
    |vpiParent:
    \_logic_typespec: , line:114:4, endln:114:16
    |vpiLeftRange:
    \_operation: , line:114:9, endln:114:13
      |vpiParent:
      \_range: , line:114:8, endln:114:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:114:9, endln:114:11
        |vpiParent:
        \_operation: , line:114:9, endln:114:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:114:12, endln:114:13
        |vpiParent:
        \_operation: , line:114:9, endln:114:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:114:14, endln:114:15
      |vpiParent:
      \_range: , line:114:8, endln:114:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:115:4, endln:115:16
  |vpiRange:
  \_range: , line:115:8, endln:115:16
    |vpiParent:
    \_logic_typespec: , line:115:4, endln:115:16
    |vpiLeftRange:
    \_operation: , line:115:9, endln:115:13
      |vpiParent:
      \_range: , line:115:8, endln:115:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:115:9, endln:115:11
        |vpiParent:
        \_operation: , line:115:9, endln:115:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:115:12, endln:115:13
        |vpiParent:
        \_operation: , line:115:9, endln:115:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:115:14, endln:115:15
      |vpiParent:
      \_range: , line:115:8, endln:115:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:117:4, endln:117:8
\_logic_typespec: , line:118:4, endln:118:8
\_logic_typespec: , line:119:4, endln:119:16
  |vpiRange:
  \_range: , line:119:8, endln:119:16
    |vpiParent:
    \_logic_typespec: , line:119:4, endln:119:16
    |vpiLeftRange:
    \_operation: , line:119:9, endln:119:13
      |vpiParent:
      \_range: , line:119:8, endln:119:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:119:9, endln:119:11
        |vpiParent:
        \_operation: , line:119:9, endln:119:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:119:12, endln:119:13
        |vpiParent:
        \_operation: , line:119:9, endln:119:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:119:14, endln:119:15
      |vpiParent:
      \_range: , line:119:8, endln:119:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:120:4, endln:120:17
  |vpiRange:
  \_range: , line:120:9, endln:120:17
    |vpiParent:
    \_logic_typespec: , line:120:4, endln:120:17
    |vpiLeftRange:
    \_operation: , line:120:10, endln:120:14
      |vpiParent:
      \_range: , line:120:9, endln:120:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:120:10, endln:120:12
        |vpiParent:
        \_operation: , line:120:10, endln:120:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:120:13, endln:120:14
        |vpiParent:
        \_operation: , line:120:10, endln:120:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:120:15, endln:120:16
      |vpiParent:
      \_range: , line:120:9, endln:120:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:121:4, endln:121:16
  |vpiRange:
  \_range: , line:121:8, endln:121:16
    |vpiParent:
    \_logic_typespec: , line:121:4, endln:121:16
    |vpiLeftRange:
    \_operation: , line:121:9, endln:121:13
      |vpiParent:
      \_range: , line:121:8, endln:121:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:121:9, endln:121:11
        |vpiParent:
        \_operation: , line:121:9, endln:121:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:121:12, endln:121:13
        |vpiParent:
        \_operation: , line:121:9, endln:121:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:121:14, endln:121:15
      |vpiParent:
      \_range: , line:121:8, endln:121:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:122:4, endln:122:16
  |vpiRange:
  \_range: , line:122:9, endln:122:16
    |vpiParent:
    \_logic_typespec: , line:122:4, endln:122:16
    |vpiLeftRange:
    \_operation: , line:122:10, endln:122:13
      |vpiParent:
      \_range: , line:122:9, endln:122:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:122:10, endln:122:11
        |vpiParent:
        \_operation: , line:122:10, endln:122:13
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:122:12, endln:122:13
        |vpiParent:
        \_operation: , line:122:10, endln:122:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:122:14, endln:122:15
      |vpiParent:
      \_range: , line:122:9, endln:122:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:123:4, endln:123:8
\_logic_typespec: , line:124:4, endln:124:16
  |vpiRange:
  \_range: , line:124:9, endln:124:16
    |vpiParent:
    \_logic_typespec: , line:124:4, endln:124:16
    |vpiLeftRange:
    \_operation: , line:124:10, endln:124:13
      |vpiParent:
      \_range: , line:124:9, endln:124:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:124:10, endln:124:11
        |vpiParent:
        \_operation: , line:124:10, endln:124:13
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:124:12, endln:124:13
        |vpiParent:
        \_operation: , line:124:10, endln:124:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:124:14, endln:124:15
      |vpiParent:
      \_range: , line:124:9, endln:124:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:125:4, endln:125:15
  |vpiRange:
  \_range: , line:125:8, endln:125:15
    |vpiParent:
    \_logic_typespec: , line:125:4, endln:125:15
    |vpiLeftRange:
    \_operation: , line:125:9, endln:125:12
      |vpiParent:
      \_range: , line:125:8, endln:125:15
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:125:9, endln:125:10
        |vpiParent:
        \_operation: , line:125:9, endln:125:12
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:125:11, endln:125:12
        |vpiParent:
        \_operation: , line:125:9, endln:125:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:125:13, endln:125:14
      |vpiParent:
      \_range: , line:125:8, endln:125:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:128:4, endln:128:17
  |vpiRange:
  \_range: , line:128:9, endln:128:17
    |vpiParent:
    \_logic_typespec: , line:128:4, endln:128:17
    |vpiLeftRange:
    \_operation: , line:128:10, endln:128:14
      |vpiParent:
      \_range: , line:128:9, endln:128:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:128:10, endln:128:12
        |vpiParent:
        \_operation: , line:128:10, endln:128:14
        |vpiDecompile:12
        |vpiSize:64
        |UINT:12
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:128:13, endln:128:14
        |vpiParent:
        \_operation: , line:128:10, endln:128:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:128:15, endln:128:16
      |vpiParent:
      \_range: , line:128:9, endln:128:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:129:4, endln:129:16
  |vpiRange:
  \_range: , line:129:9, endln:129:16
    |vpiParent:
    \_logic_typespec: , line:129:4, endln:129:16
    |vpiLeftRange:
    \_operation: , line:129:10, endln:129:13
      |vpiParent:
      \_range: , line:129:9, endln:129:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:129:10, endln:129:11
        |vpiParent:
        \_operation: , line:129:10, endln:129:13
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:129:12, endln:129:13
        |vpiParent:
        \_operation: , line:129:10, endln:129:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:129:14, endln:129:15
      |vpiParent:
      \_range: , line:129:9, endln:129:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:130:4, endln:130:8
\_logic_typespec: , line:131:4, endln:131:16
  |vpiRange:
  \_range: , line:131:9, endln:131:16
    |vpiParent:
    \_logic_typespec: , line:131:4, endln:131:16
    |vpiLeftRange:
    \_operation: , line:131:10, endln:131:13
      |vpiParent:
      \_range: , line:131:9, endln:131:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:131:10, endln:131:11
        |vpiParent:
        \_operation: , line:131:10, endln:131:13
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:131:12, endln:131:13
        |vpiParent:
        \_operation: , line:131:10, endln:131:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:131:14, endln:131:15
      |vpiParent:
      \_range: , line:131:9, endln:131:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:132:4, endln:132:8
\_logic_typespec: , line:133:4, endln:133:8
\_logic_typespec: , line:134:4, endln:134:8
\_logic_typespec: , line:135:4, endln:135:17
  |vpiRange:
  \_range: , line:135:9, endln:135:17
    |vpiParent:
    \_logic_typespec: , line:135:4, endln:135:17
    |vpiLeftRange:
    \_operation: , line:135:10, endln:135:14
      |vpiParent:
      \_range: , line:135:9, endln:135:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:135:10, endln:135:12
        |vpiParent:
        \_operation: , line:135:10, endln:135:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:135:13, endln:135:14
        |vpiParent:
        \_operation: , line:135:10, endln:135:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:135:15, endln:135:16
      |vpiParent:
      \_range: , line:135:9, endln:135:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:136:4, endln:136:17
  |vpiRange:
  \_range: , line:136:9, endln:136:17
    |vpiParent:
    \_logic_typespec: , line:136:4, endln:136:17
    |vpiLeftRange:
    \_operation: , line:136:10, endln:136:14
      |vpiParent:
      \_range: , line:136:9, endln:136:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:136:10, endln:136:12
        |vpiParent:
        \_operation: , line:136:10, endln:136:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:136:13, endln:136:14
        |vpiParent:
        \_operation: , line:136:10, endln:136:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:136:15, endln:136:16
      |vpiParent:
      \_range: , line:136:9, endln:136:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:137:4, endln:137:8
\_logic_typespec: , line:138:4, endln:138:8
\_logic_typespec: , line:139:4, endln:139:16
  |vpiRange:
  \_range: , line:139:9, endln:139:16
    |vpiParent:
    \_logic_typespec: , line:139:4, endln:139:16
    |vpiLeftRange:
    \_operation: , line:139:10, endln:139:13
      |vpiParent:
      \_range: , line:139:9, endln:139:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:139:10, endln:139:11
        |vpiParent:
        \_operation: , line:139:10, endln:139:13
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:139:12, endln:139:13
        |vpiParent:
        \_operation: , line:139:10, endln:139:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:139:14, endln:139:15
      |vpiParent:
      \_range: , line:139:9, endln:139:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:140:4, endln:140:17
  |vpiRange:
  \_range: , line:140:9, endln:140:17
    |vpiParent:
    \_logic_typespec: , line:140:4, endln:140:17
    |vpiLeftRange:
    \_operation: , line:140:10, endln:140:14
      |vpiParent:
      \_range: , line:140:9, endln:140:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:140:10, endln:140:12
        |vpiParent:
        \_operation: , line:140:10, endln:140:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:140:13, endln:140:14
        |vpiParent:
        \_operation: , line:140:10, endln:140:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:140:15, endln:140:16
      |vpiParent:
      \_range: , line:140:9, endln:140:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:141:4, endln:141:8
\_logic_typespec: , line:142:4, endln:142:17
  |vpiRange:
  \_range: , line:142:9, endln:142:17
    |vpiParent:
    \_logic_typespec: , line:142:4, endln:142:17
    |vpiLeftRange:
    \_operation: , line:142:10, endln:142:14
      |vpiParent:
      \_range: , line:142:9, endln:142:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:142:10, endln:142:12
        |vpiParent:
        \_operation: , line:142:10, endln:142:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:142:13, endln:142:14
        |vpiParent:
        \_operation: , line:142:10, endln:142:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:142:15, endln:142:16
      |vpiParent:
      \_range: , line:142:9, endln:142:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_var: (work@vscale_pipeline.store_data.store_data), line:35:13, endln:35:21
  |vpiParent:
  \_ref_obj: (work@vscale_pipeline.store_data.store_data), line:41:19, endln:41:29
  |vpiTypespec:
  \_ref_typespec: (work@vscale_pipeline.store_data.store_data)
    |vpiParent:
    \_logic_var: (work@vscale_pipeline.store_data.store_data), line:35:13, endln:35:21
    |vpiFullName:work@vscale_pipeline.store_data.store_data
    |vpiActual:
    \_logic_typespec: , line:35:13, endln:35:21
  |vpiName:store_data
  |vpiFullName:work@vscale_pipeline.store_data.store_data
\_logic_typespec: , line:35:13, endln:35:21
  |vpiParent:
  \_ref_typespec: (work@vscale_pipeline.store_data.store_data)
  |vpiRange:
  \_range: , line:35:13, endln:35:21
    |vpiParent:
    \_logic_typespec: , line:35:13, endln:35:21
    |vpiLeftRange:
    \_operation: , line:35:14, endln:35:18
      |vpiParent:
      \_range: , line:35:13, endln:35:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:35:14, endln:35:16
        |vpiParent:
        \_operation: , line:35:14, endln:35:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:35:17, endln:35:18
        |vpiParent:
        \_operation: , line:35:14, endln:35:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:35:19, endln:35:20
      |vpiParent:
      \_range: , line:35:13, endln:35:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_var: (work@vscale_pipeline.store_data.store_data), line:35:13, endln:35:21
  |vpiParent:
  \_ref_obj: (work@vscale_pipeline.store_data.store_data), line:42:19, endln:42:29
  |vpiTypespec:
  \_ref_typespec: (work@vscale_pipeline.store_data.store_data)
    |vpiParent:
    \_logic_var: (work@vscale_pipeline.store_data.store_data), line:35:13, endln:35:21
    |vpiFullName:work@vscale_pipeline.store_data.store_data
    |vpiActual:
    \_logic_typespec: , line:35:13, endln:35:21
  |vpiName:store_data
  |vpiFullName:work@vscale_pipeline.store_data.store_data
\_logic_typespec: , line:35:13, endln:35:21
  |vpiParent:
  \_ref_typespec: (work@vscale_pipeline.store_data.store_data)
  |vpiRange:
  \_range: , line:35:13, endln:35:21
    |vpiParent:
    \_logic_typespec: , line:35:13, endln:35:21
    |vpiLeftRange:
    \_operation: , line:35:14, endln:35:18
      |vpiParent:
      \_range: , line:35:13, endln:35:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:35:14, endln:35:16
        |vpiParent:
        \_operation: , line:35:14, endln:35:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:35:17, endln:35:18
        |vpiParent:
        \_operation: , line:35:14, endln:35:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:35:19, endln:35:20
      |vpiParent:
      \_range: , line:35:13, endln:35:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_var: (work@vscale_pipeline.store_data.store_data), line:35:13, endln:35:21
  |vpiParent:
  \_ref_obj: (work@vscale_pipeline.store_data.store_data), line:43:22, endln:43:32
  |vpiTypespec:
  \_ref_typespec: (work@vscale_pipeline.store_data.store_data)
    |vpiParent:
    \_logic_var: (work@vscale_pipeline.store_data.store_data), line:35:13, endln:35:21
    |vpiFullName:work@vscale_pipeline.store_data.store_data
    |vpiActual:
    \_logic_typespec: , line:35:13, endln:35:21
  |vpiName:store_data
  |vpiFullName:work@vscale_pipeline.store_data.store_data
\_logic_typespec: , line:35:13, endln:35:21
  |vpiParent:
  \_ref_typespec: (work@vscale_pipeline.store_data.store_data)
  |vpiRange:
  \_range: , line:35:13, endln:35:21
    |vpiParent:
    \_logic_typespec: , line:35:13, endln:35:21
    |vpiLeftRange:
    \_operation: , line:35:14, endln:35:18
      |vpiParent:
      \_range: , line:35:13, endln:35:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:35:14, endln:35:16
        |vpiParent:
        \_operation: , line:35:14, endln:35:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:35:17, endln:35:18
        |vpiParent:
        \_operation: , line:35:14, endln:35:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:35:19, endln:35:20
      |vpiParent:
      \_range: , line:35:13, endln:35:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_var: (work@vscale_pipeline.load_data.load_data), line:48:13, endln:48:21
  |vpiParent:
  \_ref_obj: (work@vscale_pipeline.load_data.load_data), line:60:19, endln:60:28
  |vpiTypespec:
  \_ref_typespec: (work@vscale_pipeline.load_data.load_data)
    |vpiParent:
    \_logic_var: (work@vscale_pipeline.load_data.load_data), line:48:13, endln:48:21
    |vpiFullName:work@vscale_pipeline.load_data.load_data
    |vpiActual:
    \_logic_typespec: , line:48:13, endln:48:21
  |vpiName:load_data
  |vpiFullName:work@vscale_pipeline.load_data.load_data
\_logic_typespec: , line:48:13, endln:48:21
  |vpiParent:
  \_ref_typespec: (work@vscale_pipeline.load_data.load_data)
  |vpiRange:
  \_range: , line:48:13, endln:48:21
    |vpiParent:
    \_logic_typespec: , line:48:13, endln:48:21
    |vpiLeftRange:
    \_operation: , line:48:14, endln:48:18
      |vpiParent:
      \_range: , line:48:13, endln:48:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:48:14, endln:48:16
        |vpiParent:
        \_operation: , line:48:14, endln:48:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:48:17, endln:48:18
        |vpiParent:
        \_operation: , line:48:14, endln:48:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:19, endln:48:20
      |vpiParent:
      \_range: , line:48:13, endln:48:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_var: (work@vscale_pipeline.load_data.load_data), line:48:13, endln:48:21
  |vpiParent:
  \_ref_obj: (work@vscale_pipeline.load_data.load_data), line:61:19, endln:61:28
  |vpiTypespec:
  \_ref_typespec: (work@vscale_pipeline.load_data.load_data)
    |vpiParent:
    \_logic_var: (work@vscale_pipeline.load_data.load_data), line:48:13, endln:48:21
    |vpiFullName:work@vscale_pipeline.load_data.load_data
    |vpiActual:
    \_logic_typespec: , line:48:13, endln:48:21
  |vpiName:load_data
  |vpiFullName:work@vscale_pipeline.load_data.load_data
\_logic_typespec: , line:48:13, endln:48:21
  |vpiParent:
  \_ref_typespec: (work@vscale_pipeline.load_data.load_data)
  |vpiRange:
  \_range: , line:48:13, endln:48:21
    |vpiParent:
    \_logic_typespec: , line:48:13, endln:48:21
    |vpiLeftRange:
    \_operation: , line:48:14, endln:48:18
      |vpiParent:
      \_range: , line:48:13, endln:48:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:48:14, endln:48:16
        |vpiParent:
        \_operation: , line:48:14, endln:48:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:48:17, endln:48:18
        |vpiParent:
        \_operation: , line:48:14, endln:48:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:19, endln:48:20
      |vpiParent:
      \_range: , line:48:13, endln:48:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_var: (work@vscale_pipeline.load_data.load_data), line:48:13, endln:48:21
  |vpiParent:
  \_ref_obj: (work@vscale_pipeline.load_data.load_data), line:62:19, endln:62:28
  |vpiTypespec:
  \_ref_typespec: (work@vscale_pipeline.load_data.load_data)
    |vpiParent:
    \_logic_var: (work@vscale_pipeline.load_data.load_data), line:48:13, endln:48:21
    |vpiFullName:work@vscale_pipeline.load_data.load_data
    |vpiActual:
    \_logic_typespec: , line:48:13, endln:48:21
  |vpiName:load_data
  |vpiFullName:work@vscale_pipeline.load_data.load_data
\_logic_typespec: , line:48:13, endln:48:21
  |vpiParent:
  \_ref_typespec: (work@vscale_pipeline.load_data.load_data)
  |vpiRange:
  \_range: , line:48:13, endln:48:21
    |vpiParent:
    \_logic_typespec: , line:48:13, endln:48:21
    |vpiLeftRange:
    \_operation: , line:48:14, endln:48:18
      |vpiParent:
      \_range: , line:48:13, endln:48:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:48:14, endln:48:16
        |vpiParent:
        \_operation: , line:48:14, endln:48:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:48:17, endln:48:18
        |vpiParent:
        \_operation: , line:48:14, endln:48:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:19, endln:48:20
      |vpiParent:
      \_range: , line:48:13, endln:48:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_var: (work@vscale_pipeline.load_data.load_data), line:48:13, endln:48:21
  |vpiParent:
  \_ref_obj: (work@vscale_pipeline.load_data.load_data), line:63:19, endln:63:28
  |vpiTypespec:
  \_ref_typespec: (work@vscale_pipeline.load_data.load_data)
    |vpiParent:
    \_logic_var: (work@vscale_pipeline.load_data.load_data), line:48:13, endln:48:21
    |vpiFullName:work@vscale_pipeline.load_data.load_data
    |vpiActual:
    \_logic_typespec: , line:48:13, endln:48:21
  |vpiName:load_data
  |vpiFullName:work@vscale_pipeline.load_data.load_data
\_logic_typespec: , line:48:13, endln:48:21
  |vpiParent:
  \_ref_typespec: (work@vscale_pipeline.load_data.load_data)
  |vpiRange:
  \_range: , line:48:13, endln:48:21
    |vpiParent:
    \_logic_typespec: , line:48:13, endln:48:21
    |vpiLeftRange:
    \_operation: , line:48:14, endln:48:18
      |vpiParent:
      \_range: , line:48:13, endln:48:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:48:14, endln:48:16
        |vpiParent:
        \_operation: , line:48:14, endln:48:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:48:17, endln:48:18
        |vpiParent:
        \_operation: , line:48:14, endln:48:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:19, endln:48:20
      |vpiParent:
      \_range: , line:48:13, endln:48:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_var: (work@vscale_pipeline.load_data.load_data), line:48:13, endln:48:21
  |vpiParent:
  \_ref_obj: (work@vscale_pipeline.load_data.load_data), line:64:22, endln:64:31
  |vpiTypespec:
  \_ref_typespec: (work@vscale_pipeline.load_data.load_data)
    |vpiParent:
    \_logic_var: (work@vscale_pipeline.load_data.load_data), line:48:13, endln:48:21
    |vpiFullName:work@vscale_pipeline.load_data.load_data
    |vpiActual:
    \_logic_typespec: , line:48:13, endln:48:21
  |vpiName:load_data
  |vpiFullName:work@vscale_pipeline.load_data.load_data
\_logic_typespec: , line:48:13, endln:48:21
  |vpiParent:
  \_ref_typespec: (work@vscale_pipeline.load_data.load_data)
  |vpiRange:
  \_range: , line:48:13, endln:48:21
    |vpiParent:
    \_logic_typespec: , line:48:13, endln:48:21
    |vpiLeftRange:
    \_operation: , line:48:14, endln:48:18
      |vpiParent:
      \_range: , line:48:13, endln:48:21
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:48:14, endln:48:16
        |vpiParent:
        \_operation: , line:48:14, endln:48:18
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:48:17, endln:48:18
        |vpiParent:
        \_operation: , line:48:14, endln:48:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:19, endln:48:20
      |vpiParent:
      \_range: , line:48:13, endln:48:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:51, endln:4:51
\_logic_typespec: , line:5:29, endln:5:36
  |vpiRange:
  \_range: , line:5:29, endln:5:36
    |vpiParent:
    \_logic_typespec: , line:5:29, endln:5:36
    |vpiLeftRange:
    \_operation: , line:5:30, endln:5:33
      |vpiParent:
      \_range: , line:5:29, endln:5:36
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:5:30, endln:5:31
        |vpiParent:
        \_operation: , line:5:30, endln:5:33
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:5:32, endln:5:33
        |vpiParent:
        \_operation: , line:5:30, endln:5:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:34, endln:5:35
      |vpiParent:
      \_range: , line:5:29, endln:5:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:30, endln:6:38
  |vpiRange:
  \_range: , line:6:30, endln:6:38
    |vpiParent:
    \_logic_typespec: , line:6:30, endln:6:38
    |vpiLeftRange:
    \_operation: , line:6:31, endln:6:35
      |vpiParent:
      \_range: , line:6:30, endln:6:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:6:31, endln:6:33
        |vpiParent:
        \_operation: , line:6:31, endln:6:35
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:6:34, endln:6:35
        |vpiParent:
        \_operation: , line:6:31, endln:6:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:36, endln:6:37
      |vpiParent:
      \_range: , line:6:30, endln:6:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:29, endln:7:36
  |vpiRange:
  \_range: , line:7:29, endln:7:36
    |vpiParent:
    \_logic_typespec: , line:7:29, endln:7:36
    |vpiLeftRange:
    \_operation: , line:7:30, endln:7:33
      |vpiParent:
      \_range: , line:7:29, endln:7:36
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:7:30, endln:7:31
        |vpiParent:
        \_operation: , line:7:30, endln:7:33
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:7:32, endln:7:33
        |vpiParent:
        \_operation: , line:7:30, endln:7:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:34, endln:7:35
      |vpiParent:
      \_range: , line:7:29, endln:7:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:30, endln:8:38
  |vpiRange:
  \_range: , line:8:30, endln:8:38
    |vpiParent:
    \_logic_typespec: , line:8:30, endln:8:38
    |vpiLeftRange:
    \_operation: , line:8:31, endln:8:35
      |vpiParent:
      \_range: , line:8:30, endln:8:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:8:31, endln:8:33
        |vpiParent:
        \_operation: , line:8:31, endln:8:35
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:8:34, endln:8:35
        |vpiParent:
        \_operation: , line:8:31, endln:8:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:36, endln:8:37
      |vpiParent:
      \_range: , line:8:30, endln:8:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:51, endln:9:51
\_logic_typespec: , line:10:29, endln:10:36
  |vpiRange:
  \_range: , line:10:29, endln:10:36
    |vpiParent:
    \_logic_typespec: , line:10:29, endln:10:36
    |vpiLeftRange:
    \_operation: , line:10:30, endln:10:33
      |vpiParent:
      \_range: , line:10:29, endln:10:36
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:10:30, endln:10:31
        |vpiParent:
        \_operation: , line:10:30, endln:10:33
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:10:32, endln:10:33
        |vpiParent:
        \_operation: , line:10:30, endln:10:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:34, endln:10:35
      |vpiParent:
      \_range: , line:10:29, endln:10:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:29, endln:11:37
  |vpiRange:
  \_range: , line:11:29, endln:11:37
    |vpiParent:
    \_logic_typespec: , line:11:29, endln:11:37
    |vpiLeftRange:
    \_operation: , line:11:30, endln:11:34
      |vpiParent:
      \_range: , line:11:29, endln:11:37
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:11:30, endln:11:32
        |vpiParent:
        \_operation: , line:11:30, endln:11:34
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:11:33, endln:11:34
        |vpiParent:
        \_operation: , line:11:30, endln:11:34
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:35, endln:11:36
      |vpiParent:
      \_range: , line:11:29, endln:11:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:4, endln:14:56
  |vpiRange:
  \_range: , line:14:8, endln:14:16
    |vpiParent:
    \_logic_typespec: , line:14:4, endln:14:56
    |vpiLeftRange:
    \_operation: , line:14:9, endln:14:13
      |vpiParent:
      \_range: , line:14:8, endln:14:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:14:9, endln:14:11
        |vpiParent:
        \_operation: , line:14:9, endln:14:13
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:14:12, endln:14:13
        |vpiParent:
        \_operation: , line:14:9, endln:14:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:14, endln:14:15
      |vpiParent:
      \_range: , line:14:8, endln:14:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:4, endln:15:8
\_integer_typespec: , line:30:4, endln:30:11
  |vpiSigned:1
\_logic_typespec: , line:6:52, endln:6:52
\_logic_typespec: , line:7:52, endln:7:52
\_logic_typespec: , line:8:52, endln:8:52
\_logic_typespec: , line:9:52, endln:9:52
\_logic_typespec: , line:10:52, endln:10:52
\_logic_typespec: , line:11:29, endln:11:37
  |vpiRange:
  \_range: , line:11:29, endln:11:37
    |vpiParent:
    \_logic_typespec: , line:11:29, endln:11:37
    |vpiLeftRange:
    \_operation: , line:11:30, endln:11:34
      |vpiParent:
      \_range: , line:11:29, endln:11:37
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:11:30, endln:11:32
        |vpiParent:
        \_operation: , line:11:30, endln:11:34
        |vpiDecompile:12
        |vpiSize:64
        |UINT:12
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:11:33, endln:11:34
        |vpiParent:
        \_operation: , line:11:30, endln:11:34
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:35, endln:11:36
      |vpiParent:
      \_range: , line:11:29, endln:11:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:29, endln:12:37
  |vpiRange:
  \_range: , line:12:29, endln:12:37
    |vpiParent:
    \_logic_typespec: , line:12:29, endln:12:37
    |vpiLeftRange:
    \_operation: , line:12:30, endln:12:34
      |vpiParent:
      \_range: , line:12:29, endln:12:37
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:12:30, endln:12:32
        |vpiParent:
        \_operation: , line:12:30, endln:12:34
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:12:33, endln:12:34
        |vpiParent:
        \_operation: , line:12:30, endln:12:34
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:35, endln:12:36
      |vpiParent:
      \_range: , line:12:29, endln:12:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:52, endln:13:52
\_logic_typespec: , line:14:52, endln:14:52
\_logic_typespec: , line:15:30, endln:15:38
  |vpiRange:
  \_range: , line:15:30, endln:15:38
    |vpiParent:
    \_logic_typespec: , line:15:30, endln:15:38
    |vpiLeftRange:
    \_operation: , line:15:31, endln:15:35
      |vpiParent:
      \_range: , line:15:30, endln:15:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:15:31, endln:15:33
        |vpiParent:
        \_operation: , line:15:31, endln:15:35
        |vpiDecompile:64
        |vpiSize:64
        |UINT:64
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:15:34, endln:15:35
        |vpiParent:
        \_operation: , line:15:31, endln:15:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:36, endln:15:37
      |vpiParent:
      \_range: , line:15:30, endln:15:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:4, endln:18:8
\_logic_typespec: , line:20:4, endln:20:17
  |vpiRange:
  \_range: , line:20:9, endln:20:17
    |vpiParent:
    \_logic_typespec: , line:20:4, endln:20:17
    |vpiLeftRange:
    \_operation: , line:20:10, endln:20:14
      |vpiParent:
      \_range: , line:20:9, endln:20:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:20:10, endln:20:12
        |vpiParent:
        \_operation: , line:20:10, endln:20:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:20:13, endln:20:14
        |vpiParent:
        \_operation: , line:20:10, endln:20:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:20:15, endln:20:16
      |vpiParent:
      \_range: , line:20:9, endln:20:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:21:4, endln:21:8
\_logic_typespec: , line:22:4, endln:22:16
  |vpiRange:
  \_range: , line:22:9, endln:22:16
    |vpiParent:
    \_logic_typespec: , line:22:4, endln:22:16
    |vpiLeftRange:
    \_operation: , line:22:10, endln:22:13
      |vpiParent:
      \_range: , line:22:9, endln:22:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:22:10, endln:22:11
        |vpiParent:
        \_operation: , line:22:10, endln:22:13
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:22:12, endln:22:13
        |vpiParent:
        \_operation: , line:22:10, endln:22:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:22:14, endln:22:15
      |vpiParent:
      \_range: , line:22:9, endln:22:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:23:4, endln:23:16
  |vpiRange:
  \_range: , line:23:9, endln:23:16
    |vpiParent:
    \_logic_typespec: , line:23:4, endln:23:16
    |vpiLeftRange:
    \_operation: , line:23:10, endln:23:13
      |vpiParent:
      \_range: , line:23:9, endln:23:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:23:10, endln:23:11
        |vpiParent:
        \_operation: , line:23:10, endln:23:13
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:23:12, endln:23:13
        |vpiParent:
        \_operation: , line:23:10, endln:23:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:23:14, endln:23:15
      |vpiParent:
      \_range: , line:23:9, endln:23:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:24:4, endln:24:8
\_logic_typespec: , line:25:4, endln:25:16
  |vpiRange:
  \_range: , line:25:9, endln:25:16
    |vpiParent:
    \_logic_typespec: , line:25:4, endln:25:16
    |vpiLeftRange:
    \_operation: , line:25:10, endln:25:13
      |vpiParent:
      \_range: , line:25:9, endln:25:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:25:10, endln:25:11
        |vpiParent:
        \_operation: , line:25:10, endln:25:13
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:25:12, endln:25:13
        |vpiParent:
        \_operation: , line:25:10, endln:25:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:25:14, endln:25:15
      |vpiParent:
      \_range: , line:25:9, endln:25:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:26:4, endln:26:16
  |vpiRange:
  \_range: , line:26:9, endln:26:16
    |vpiParent:
    \_logic_typespec: , line:26:4, endln:26:16
    |vpiLeftRange:
    \_operation: , line:26:10, endln:26:13
      |vpiParent:
      \_range: , line:26:9, endln:26:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:26:10, endln:26:11
        |vpiParent:
        \_operation: , line:26:10, endln:26:13
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:26:12, endln:26:13
        |vpiParent:
        \_operation: , line:26:10, endln:26:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:26:14, endln:26:15
      |vpiParent:
      \_range: , line:26:9, endln:26:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:27:4, endln:27:17
  |vpiRange:
  \_range: , line:27:9, endln:27:17
    |vpiParent:
    \_logic_typespec: , line:27:4, endln:27:17
    |vpiLeftRange:
    \_operation: , line:27:10, endln:27:14
      |vpiParent:
      \_range: , line:27:9, endln:27:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:27:10, endln:27:12
        |vpiParent:
        \_operation: , line:27:10, endln:27:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:27:13, endln:27:14
        |vpiParent:
        \_operation: , line:27:10, endln:27:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:27:15, endln:27:16
      |vpiParent:
      \_range: , line:27:9, endln:27:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:28:4, endln:28:17
  |vpiRange:
  \_range: , line:28:9, endln:28:17
    |vpiParent:
    \_logic_typespec: , line:28:4, endln:28:17
    |vpiLeftRange:
    \_operation: , line:28:10, endln:28:14
      |vpiParent:
      \_range: , line:28:9, endln:28:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:28:10, endln:28:12
        |vpiParent:
        \_operation: , line:28:10, endln:28:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:28:13, endln:28:14
        |vpiParent:
        \_operation: , line:28:10, endln:28:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:28:15, endln:28:16
      |vpiParent:
      \_range: , line:28:9, endln:28:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:29:4, endln:29:8
\_logic_typespec: , line:30:4, endln:30:16
  |vpiRange:
  \_range: , line:30:9, endln:30:16
    |vpiParent:
    \_logic_typespec: , line:30:4, endln:30:16
    |vpiLeftRange:
    \_operation: , line:30:10, endln:30:13
      |vpiParent:
      \_range: , line:30:9, endln:30:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:30:10, endln:30:11
        |vpiParent:
        \_operation: , line:30:10, endln:30:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:30:12, endln:30:13
        |vpiParent:
        \_operation: , line:30:10, endln:30:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:30:14, endln:30:15
      |vpiParent:
      \_range: , line:30:9, endln:30:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:32:4, endln:32:17
  |vpiRange:
  \_range: , line:32:9, endln:32:17
    |vpiParent:
    \_logic_typespec: , line:32:4, endln:32:17
    |vpiLeftRange:
    \_operation: , line:32:10, endln:32:14
      |vpiParent:
      \_range: , line:32:9, endln:32:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:32:10, endln:32:12
        |vpiParent:
        \_operation: , line:32:10, endln:32:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:32:13, endln:32:14
        |vpiParent:
        \_operation: , line:32:10, endln:32:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:32:15, endln:32:16
      |vpiParent:
      \_range: , line:32:9, endln:32:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:33:4, endln:33:8
\_logic_typespec: , line:34:4, endln:34:16
  |vpiRange:
  \_range: , line:34:9, endln:34:16
    |vpiParent:
    \_logic_typespec: , line:34:4, endln:34:16
    |vpiLeftRange:
    \_operation: , line:34:10, endln:34:13
      |vpiParent:
      \_range: , line:34:9, endln:34:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:34:10, endln:34:11
        |vpiParent:
        \_operation: , line:34:10, endln:34:13
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:34:12, endln:34:13
        |vpiParent:
        \_operation: , line:34:10, endln:34:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:34:14, endln:34:15
      |vpiParent:
      \_range: , line:34:9, endln:34:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:35:4, endln:35:16
  |vpiRange:
  \_range: , line:35:9, endln:35:16
    |vpiParent:
    \_logic_typespec: , line:35:4, endln:35:16
    |vpiLeftRange:
    \_operation: , line:35:10, endln:35:13
      |vpiParent:
      \_range: , line:35:9, endln:35:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:35:10, endln:35:11
        |vpiParent:
        \_operation: , line:35:10, endln:35:13
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:35:12, endln:35:13
        |vpiParent:
        \_operation: , line:35:10, endln:35:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:35:14, endln:35:15
      |vpiParent:
      \_range: , line:35:9, endln:35:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:36:4, endln:36:8
\_logic_typespec: , line:37:4, endln:37:16
  |vpiRange:
  \_range: , line:37:9, endln:37:16
    |vpiParent:
    \_logic_typespec: , line:37:4, endln:37:16
    |vpiLeftRange:
    \_operation: , line:37:10, endln:37:13
      |vpiParent:
      \_range: , line:37:9, endln:37:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:37:10, endln:37:11
        |vpiParent:
        \_operation: , line:37:10, endln:37:13
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:37:12, endln:37:13
        |vpiParent:
        \_operation: , line:37:10, endln:37:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:37:14, endln:37:15
      |vpiParent:
      \_range: , line:37:9, endln:37:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:38:4, endln:38:16
  |vpiRange:
  \_range: , line:38:9, endln:38:16
    |vpiParent:
    \_logic_typespec: , line:38:4, endln:38:16
    |vpiLeftRange:
    \_operation: , line:38:10, endln:38:13
      |vpiParent:
      \_range: , line:38:9, endln:38:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:38:10, endln:38:11
        |vpiParent:
        \_operation: , line:38:10, endln:38:13
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:38:12, endln:38:13
        |vpiParent:
        \_operation: , line:38:10, endln:38:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:38:14, endln:38:15
      |vpiParent:
      \_range: , line:38:9, endln:38:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:39:4, endln:39:17
  |vpiRange:
  \_range: , line:39:9, endln:39:17
    |vpiParent:
    \_logic_typespec: , line:39:4, endln:39:17
    |vpiLeftRange:
    \_operation: , line:39:10, endln:39:14
      |vpiParent:
      \_range: , line:39:9, endln:39:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:39:10, endln:39:12
        |vpiParent:
        \_operation: , line:39:10, endln:39:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:39:13, endln:39:14
        |vpiParent:
        \_operation: , line:39:10, endln:39:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:39:15, endln:39:16
      |vpiParent:
      \_range: , line:39:9, endln:39:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:40:4, endln:40:17
  |vpiRange:
  \_range: , line:40:9, endln:40:17
    |vpiParent:
    \_logic_typespec: , line:40:4, endln:40:17
    |vpiLeftRange:
    \_operation: , line:40:10, endln:40:14
      |vpiParent:
      \_range: , line:40:9, endln:40:17
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:40:10, endln:40:12
        |vpiParent:
        \_operation: , line:40:10, endln:40:14
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:40:13, endln:40:14
        |vpiParent:
        \_operation: , line:40:10, endln:40:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:40:15, endln:40:16
      |vpiParent:
      \_range: , line:40:9, endln:40:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:41:4, endln:41:8
\_logic_typespec: , line:42:4, endln:42:16
  |vpiRange:
  \_range: , line:42:9, endln:42:16
    |vpiParent:
    \_logic_typespec: , line:42:4, endln:42:16
    |vpiLeftRange:
    \_operation: , line:42:10, endln:42:13
      |vpiParent:
      \_range: , line:42:9, endln:42:16
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:42:10, endln:42:11
        |vpiParent:
        \_operation: , line:42:10, endln:42:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:42:12, endln:42:13
        |vpiParent:
        \_operation: , line:42:10, endln:42:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:42:14, endln:42:15
      |vpiParent:
      \_range: , line:42:9, endln:42:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:44:4, endln:44:8
\_logic_typespec: , line:46:4, endln:46:8
\_logic_typespec: , line:47:4, endln:47:8
\_logic_typespec: , line:48:4, endln:48:8
\_logic_typespec: , line:49:4, endln:49:8
\_logic_typespec: , line:50:4, endln:50:8
\_logic_typespec: , line:51:4, endln:51:8
\_logic_typespec: , line:52:4, endln:52:8
\_logic_typespec: , line:5:31, endln:5:38
  |vpiRange:
  \_range: , line:5:31, endln:5:38
    |vpiParent:
    \_logic_typespec: , line:5:31, endln:5:38
    |vpiLeftRange:
    \_operation: , line:5:32, endln:5:35
      |vpiParent:
      \_range: , line:5:31, endln:5:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:5:32, endln:5:33
        |vpiParent:
        \_operation: , line:5:32, endln:5:35
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:5:34, endln:5:35
        |vpiParent:
        \_operation: , line:5:32, endln:5:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:36, endln:5:37
      |vpiParent:
      \_range: , line:5:31, endln:5:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:31, endln:6:39
  |vpiRange:
  \_range: , line:6:31, endln:6:39
    |vpiParent:
    \_logic_typespec: , line:6:31, endln:6:39
    |vpiLeftRange:
    \_operation: , line:6:32, endln:6:36
      |vpiParent:
      \_range: , line:6:31, endln:6:39
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:6:32, endln:6:34
        |vpiParent:
        \_operation: , line:6:32, endln:6:36
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:6:35, endln:6:36
        |vpiParent:
        \_operation: , line:6:32, endln:6:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:37, endln:6:38
      |vpiParent:
      \_range: , line:6:31, endln:6:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:31, endln:7:39
  |vpiRange:
  \_range: , line:7:31, endln:7:39
    |vpiParent:
    \_logic_typespec: , line:7:31, endln:7:39
    |vpiLeftRange:
    \_operation: , line:7:32, endln:7:36
      |vpiParent:
      \_range: , line:7:31, endln:7:39
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:7:32, endln:7:34
        |vpiParent:
        \_operation: , line:7:32, endln:7:36
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:7:35, endln:7:36
        |vpiParent:
        \_operation: , line:7:32, endln:7:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:37, endln:7:38
      |vpiParent:
      \_range: , line:7:31, endln:7:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:32, endln:8:44
  |vpiRange:
  \_range: , line:8:36, endln:8:44
    |vpiParent:
    \_logic_typespec: , line:8:32, endln:8:44
    |vpiLeftRange:
    \_operation: , line:8:37, endln:8:41
      |vpiParent:
      \_range: , line:8:36, endln:8:44
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:8:37, endln:8:39
        |vpiParent:
        \_operation: , line:8:37, endln:8:41
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:8:40, endln:8:41
        |vpiParent:
        \_operation: , line:8:37, endln:8:41
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:42, endln:8:43
      |vpiParent:
      \_range: , line:8:36, endln:8:44
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:31, endln:5:38
  |vpiRange:
  \_range: , line:5:31, endln:5:38
    |vpiParent:
    \_logic_typespec: , line:5:31, endln:5:38
    |vpiLeftRange:
    \_operation: , line:5:32, endln:5:35
      |vpiParent:
      \_range: , line:5:31, endln:5:38
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:5:32, endln:5:33
        |vpiParent:
        \_operation: , line:5:32, endln:5:35
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:5:34, endln:5:35
        |vpiParent:
        \_operation: , line:5:32, endln:5:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:36, endln:5:37
      |vpiParent:
      \_range: , line:5:31, endln:5:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:31, endln:6:39
  |vpiRange:
  \_range: , line:6:31, endln:6:39
    |vpiParent:
    \_logic_typespec: , line:6:31, endln:6:39
    |vpiLeftRange:
    \_operation: , line:6:32, endln:6:36
      |vpiParent:
      \_range: , line:6:31, endln:6:39
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:6:32, endln:6:34
        |vpiParent:
        \_operation: , line:6:32, endln:6:36
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:6:35, endln:6:36
        |vpiParent:
        \_operation: , line:6:32, endln:6:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:37, endln:6:38
      |vpiParent:
      \_range: , line:6:31, endln:6:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:31, endln:7:39
  |vpiRange:
  \_range: , line:7:31, endln:7:39
    |vpiParent:
    \_logic_typespec: , line:7:31, endln:7:39
    |vpiLeftRange:
    \_operation: , line:7:32, endln:7:36
      |vpiParent:
      \_range: , line:7:31, endln:7:39
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:7:32, endln:7:34
        |vpiParent:
        \_operation: , line:7:32, endln:7:36
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:7:35, endln:7:36
        |vpiParent:
        \_operation: , line:7:32, endln:7:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:37, endln:7:38
      |vpiParent:
      \_range: , line:7:31, endln:7:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:32, endln:8:44
  |vpiRange:
  \_range: , line:8:36, endln:8:44
    |vpiParent:
    \_logic_typespec: , line:8:32, endln:8:44
    |vpiLeftRange:
    \_operation: , line:8:37, endln:8:41
      |vpiParent:
      \_range: , line:8:36, endln:8:44
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:8:37, endln:8:39
        |vpiParent:
        \_operation: , line:8:37, endln:8:41
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:8:40, endln:8:41
        |vpiParent:
        \_operation: , line:8:37, endln:8:41
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:42, endln:8:43
      |vpiParent:
      \_range: , line:8:36, endln:8:44
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 14

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v:41:11: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v:47:7: Non synthesizable construct, $value$plusargs
[LINT]: ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v:48:7: Non synthesizable construct, $value$plusargs
[LINT]: ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v:49:7: Non synthesizable construct, $value$plusargs
[LINT]: ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v:61:7: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v:77:16: Non synthesizable construct, $sformat
[LINT]: ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v:84:10: Non synthesizable construct, $fdisplay
============================== End Linting Results ==============================
