
---------- Begin Simulation Statistics ----------
final_tick                                46997188500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42301                       # Simulator instruction rate (inst/s)
host_mem_usage                                 894772                       # Number of bytes of host memory used
host_op_rate                                    96638                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   236.40                       # Real time elapsed on the host
host_tick_rate                              198801127                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      22845535                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.046997                       # Number of seconds simulated
sim_ticks                                 46997188500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.895367                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  798150                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               798986                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               738                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            800712                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 35                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             198                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              163                       # Number of indirect misses.
system.cpu.branchPred.lookups                  802129                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     462                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2228811                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2228726                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               515                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     715717                       # Number of branches committed
system.cpu.commit.bw_lim_events                 33867                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1117163                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000021                       # Number of instructions committed
system.cpu.commit.committedOps               22845554                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     93810490                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.243529                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.937069                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     85458457     91.10%     91.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2121638      2.26%     93.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2680154      2.86%     96.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1975401      2.11%     98.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        18240      0.02%     98.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       298713      0.32%     98.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       968196      1.03%     99.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       255824      0.27%     99.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        33867      0.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     93810490                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  212                       # Number of function calls committed.
system.cpu.commit.int_insts                  22130681                       # Number of committed integer instructions.
system.cpu.commit.loads                          1635                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8570926     37.52%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              35      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              2      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             5      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              50      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              75      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              72      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             50      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1635      0.01%     37.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14272683     62.47%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22845554                       # Class of committed instruction
system.cpu.commit.refs                       14274318                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                  13557689                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      22845535                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               9.399436                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         9.399436                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              89846349                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   226                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               769608                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               24784338                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   946530                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    740008                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  28414                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   819                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               2390944                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      802129                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1641890                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      92247318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   530                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       11346274                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   57274                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.008534                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1676290                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             798647                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.120712                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           93952245                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.276207                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.387292                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 89889405     95.68%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      443      0.00%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   819785      0.87%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      325      0.00%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      354      0.00%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      334      0.00%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   813196      0.87%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      211      0.00%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2428192      2.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             93952245                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           42133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  604                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   744427                       # Number of branches executed
system.cpu.iew.exec_nop                            34                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.258524                       # Inst execution rate
system.cpu.iew.exec_refs                     15195448                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15192850                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  114340                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2852                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 34                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               235                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15193357                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24302327                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2598                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               668                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              24299834                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              17925446                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  28414                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              17898622                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               57                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1217                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       920673                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          538                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             66                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12556105                       # num instructions consuming a value
system.cpu.iew.wb_count                      23932177                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.480265                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6030253                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.254613                       # insts written-back per cycle
system.cpu.iew.wb_sent                       24299435                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 25070717                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8362275                       # number of integer regfile writes
system.cpu.ipc                               0.106389                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.106389                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9104438     37.47%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   43      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   2      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  7      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   55      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   82      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   76      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  55      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2751      0.01%     37.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15192972     62.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24300504                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      360692                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014843                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      92      0.03%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      3      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     46      0.01%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                360548     99.96%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9878904                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          113709891                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9822597                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10472998                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24302259                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  24300504                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  34                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1456756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                52                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1362703                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      93952245                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.258647                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.920860                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            85091335     90.57%     90.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1887979      2.01%     92.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2989815      3.18%     95.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1206019      1.28%     97.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1626152      1.73%     98.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              736643      0.78%     99.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              307508      0.33%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               72385      0.08%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               34409      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        93952245                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.258531                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               14782273                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           29204104                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     14109580                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          15286066                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                11                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                6                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2852                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15193357                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                47167813                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     60                       # number of misc regfile writes
system.cpu.numCycles                         93994378                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                18013251                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10001632                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     24                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1860664                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              70898788                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               24405921                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10622876                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2211040                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               71057068                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  28414                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              71835948                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   621241                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         25177531                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2928                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                103                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  16948639                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups         14496987                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    117376796                       # The number of ROB reads
system.cpu.rob.rob_writes                    48067201                       # The number of ROB writes
system.cpu.timesIdled                             445                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 14421906                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     321                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1653374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3437980                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1783596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3568346                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            128                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                632                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1652892                       # Transaction distribution
system.membus.trans_dist::CleanEvict              482                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1732367                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1732367                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           632                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         51607                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5170979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5170979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    216697024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               216697024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1784606                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1784606    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1784606                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10220213000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8864318250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  46997188500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               776                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3435864                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          533                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1732367                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1732365                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           661                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          115                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        51607                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        51607                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5351239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5353094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        76416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    224988800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              225065216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1653504                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105785216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3438254                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006125                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3438125    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    129      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3438254                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3567676000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2624523500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            991500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  46997188500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  144                       # number of demand (read+write) hits
system.l2.demand_hits::total                      144                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 144                       # number of overall hits
system.l2.overall_hits::total                     144                       # number of overall hits
system.l2.demand_misses::.cpu.inst                517                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1732482                       # number of demand (read+write) misses
system.l2.demand_misses::total                1732999                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               517                       # number of overall misses
system.l2.overall_misses::.cpu.data           1732482                       # number of overall misses
system.l2.overall_misses::total               1732999                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40545500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 205078062500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     205118608000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40545500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 205078062500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    205118608000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              661                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1732482                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1733143                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             661                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1732482                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1733143                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.782148                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999917                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.782148                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999917                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78424.564797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118372.405889                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118360.488379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78424.564797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118372.405889                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118360.488379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1652894                       # number of writebacks
system.l2.writebacks::total                   1652894                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1732482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1732999                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1732482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1732999                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35375500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 187753242500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 187788618000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35375500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 187753242500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 187788618000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.782148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999917                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.782148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999917                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68424.564797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108372.405889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108360.488379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68424.564797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108372.405889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108360.488379                       # average overall mshr miss latency
system.l2.replacements                        1653504                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1782970                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1782970                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1782970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1782970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          533                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              533                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          533                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          533                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1732367                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1732367                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 205067783000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  205067783000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1732367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1732367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118374.330035                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118374.330035                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1732367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1732367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 187744113000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 187744113000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 108374.330035                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108374.330035                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40545500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40545500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          661                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            661                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.782148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.782148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78424.564797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78424.564797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35375500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35375500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.782148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.782148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68424.564797                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68424.564797                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10279500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10279500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89386.956522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89386.956522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9129500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9129500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79386.956522                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79386.956522                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        51607                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           51607                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        51607                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         51607                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        51607                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        51607                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    987309000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    987309000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19131.300017                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19131.300017                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  46997188500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 127619.281320                       # Cycle average of tags in use
system.l2.tags.total_refs                     3516738                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1784576                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.970629                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3674.471658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.563575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     123919.246087                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.945429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973658                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        33390                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        93950                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30331336                       # Number of tag accesses
system.l2.tags.data_accesses                 30331336                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46997188500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      110878848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          110911936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    105785088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       105785088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1732482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1732999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1652892                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1652892                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            704042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2359265555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2359969597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       704042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           704042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2250881199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2250881199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2250881199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           704042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2359265555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4610850796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1652892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1732482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000008292500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       103219                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       103219                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4365607                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1555073                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1732999                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1652892                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1732999                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1652892                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            108064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            108375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            108283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            108407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            108416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            108365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            108326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            108385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           108282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           108338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           108323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           108315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           108329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           108412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            103296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            103291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            103292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            103297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            103345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            103348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            103312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            103313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            103296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           103296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           103296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           103296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           103296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           103296                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  83023276500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8664995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            115517007750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47907.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66657.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1594322                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1520500                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1732999                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1652892                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  380317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  383904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  364931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  359607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  244237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  66384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 107711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 116612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 109875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 119084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 124429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 111499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 117791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 131834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 132342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 155071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 120753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       271035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    799.499991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   665.522971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.374245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14316      5.28%      5.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15739      5.81%     11.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18439      6.80%     17.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7366      2.72%     20.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5710      2.11%     22.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9920      3.66%     26.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12249      4.52%     30.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        85436     31.52%     62.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       101860     37.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       271035                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       103219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.789438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.460854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    398.686017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       103218    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        103219                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       103219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.013176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.012434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.160475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           102480     99.28%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              155      0.15%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              547      0.53%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               37      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        103219                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              110911936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               105783296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               110911936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            105785088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2359.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2250.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2359.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2250.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   17.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   46997175500                       # Total gap between requests
system.mem_ctrls.avgGap                      13880.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    110878848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    105783296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 704042.115200146451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2359265554.789516925812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2250843069.048694133759                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1732482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1652892                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14100500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 115502907250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1151164729250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27273.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     66669.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    696454.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            967420020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            514184550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6186560100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4313729700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3709352400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19795751160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1376814240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36863812170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        784.383350                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3114251750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1569100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42313836750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            967812720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            514393275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6187052760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4314220380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3709352400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19789703460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1381907040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        36864442035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        784.396752                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3126364000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1569100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42301724500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  46997188500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1641043                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1641043                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1641043                       # number of overall hits
system.cpu.icache.overall_hits::total         1641043                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          847                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            847                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          847                       # number of overall misses
system.cpu.icache.overall_misses::total           847                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54298500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54298500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54298500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54298500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1641890                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1641890                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1641890                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1641890                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000516                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000516                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000516                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000516                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64106.847698                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64106.847698                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64106.847698                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64106.847698                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          533                       # number of writebacks
system.cpu.icache.writebacks::total               533                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          186                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          661                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          661                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          661                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          661                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43108500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43108500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43108500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43108500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000403                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000403                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000403                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000403                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65217.095310                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65217.095310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65217.095310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65217.095310                       # average overall mshr miss latency
system.cpu.icache.replacements                    533                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1641043                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1641043                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          847                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           847                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54298500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54298500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1641890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1641890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000516                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000516                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64106.847698                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64106.847698                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          186                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          661                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          661                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43108500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43108500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65217.095310                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65217.095310                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46997188500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.983370                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1641704                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               661                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2483.667171                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.983370                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999870                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999870                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3284441                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3284441                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46997188500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46997188500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46997188500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46997188500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46997188500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       544501                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           544501                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       544525                       # number of overall hits
system.cpu.dcache.overall_hits::total          544525                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     13730638                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13730638                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     13730640                       # number of overall misses
system.cpu.dcache.overall_misses::total      13730640                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1239553322000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1239553322000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1239553322000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1239553322000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14275139                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14275139                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14275165                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14275165                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.961857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.961857                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.961855                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.961855                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 90276.454889                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90276.454889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 90276.441739                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90276.441739                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1782970                       # number of writebacks
system.cpu.dcache.writebacks::total           1782970                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     11946552                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     11946552                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     11946552                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     11946552                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1784086                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1784086                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1784088                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1784088                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 209398925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 209398925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 209399109500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 209399109500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.124979                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124979                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.124978                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.124978                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 117370.421045                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 117370.421045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 117370.392884                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 117370.392884                       # average overall mshr miss latency
system.cpu.dcache.replacements                1783063                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2216                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2216                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21485000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21485000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.101743                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.101743                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85597.609562                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85597.609562                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10193500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10193500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.045399                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045399                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91013.392857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91013.392857                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       542285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         542285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     13730380                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     13730380                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1239531616000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1239531616000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14272665                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14272665                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.962005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.962005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90276.570350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90276.570350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     11946413                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     11946413                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1783967                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1783967                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 209388517500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 209388517500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 117372.416362                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 117372.416362                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31571.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31571.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30571.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30571.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46997188500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.234807                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2328641                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1784087                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.305228                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.234807                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999253                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999253                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          378                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          646                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30334477                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30334477                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46997188500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  46997188500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
