$date
	Thu Sep 28 09:36:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$scope module shift $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 8 # q [7:0] $end
$scope module dff0 $end
$var wire 1 ! clk $end
$var wire 1 $ d $end
$var wire 1 " reset $end
$var reg 1 % q $end
$upscope $end
$scope module dff1 $end
$var wire 1 ! clk $end
$var wire 1 & d $end
$var wire 1 " reset $end
$var reg 1 ' q $end
$upscope $end
$scope module dff2 $end
$var wire 1 ! clk $end
$var wire 1 ( d $end
$var wire 1 " reset $end
$var reg 1 ) q $end
$upscope $end
$scope module dff3 $end
$var wire 1 ! clk $end
$var wire 1 * d $end
$var wire 1 " reset $end
$var reg 1 + q $end
$upscope $end
$scope module dff4 $end
$var wire 1 ! clk $end
$var wire 1 , d $end
$var wire 1 " reset $end
$var reg 1 - q $end
$upscope $end
$scope module dff5 $end
$var wire 1 ! clk $end
$var wire 1 . d $end
$var wire 1 " reset $end
$var reg 1 / q $end
$upscope $end
$scope module dff6 $end
$var wire 1 ! clk $end
$var wire 1 0 d $end
$var wire 1 " reset $end
$var reg 1 1 q $end
$upscope $end
$scope module dff7 $end
$var wire 1 ! clk $end
$var wire 1 2 d $end
$var wire 1 " reset $end
$var reg 1 3 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
1$
b0 #
1"
0!
$end
#5
1!
#10
1&
b1 #
1%
0!
0"
#15
1!
#20
1(
b11 #
1'
0!
#25
1!
#30
1*
b111 #
1)
0!
#35
1!
#40
1,
b1111 #
1+
0!
#45
1!
#50
1.
b11111 #
1-
0!
#55
1!
#60
10
b111111 #
1/
0!
#65
1!
#70
12
b1111111 #
11
0!
#75
1!
#80
b11111111 #
13
0!
#85
1!
#90
0!
#95
1!
#100
0!
#105
1!
#110
02
00
0.
0,
0*
0(
0&
03
01
0/
0-
0+
0)
0'
b0 #
0%
0!
1"
#115
1!
#120
1&
b1 #
1%
0!
0"
#125
1!
#130
1(
b11 #
1'
0!
#135
1!
#140
1*
b111 #
1)
0!
#145
1!
#150
1,
b1111 #
1+
0!
#155
1!
#160
1.
b11111 #
1-
0!
#165
1!
#170
10
b111111 #
1/
0!
#175
1!
#180
12
b1111111 #
11
0!
#185
1!
#190
b11111111 #
13
0!
#195
1!
#200
0!
#205
1!
#210
0!
#215
1!
#220
0!
