0.7
2020.2
May 22 2024
19:03:11
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/cpu_ifetch_unit.sv,1732060293,systemVerilog,,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/dcache_dm1cycle.sv,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/dcache_dm1cycle.sv,cpu_ifetch_unit,,uvm,,,,,,
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv,1732060293,systemVerilog,,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/cpu_ifetch_unit.sv,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/memory_controller_interface.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/dcache_interface.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/rapid_pkg.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/dcache_dm1cycle.sv,cpu_memory_unit,,uvm,,,,,,
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/dcache_dm1cycle.sv,1732060293,systemVerilog,,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/dcache_interface.sv,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/dcache_interface.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/memory_controller_interface.sv,dcache_dm1cycle,,uvm,,,,,,
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/dcache_interface.sv,1732060293,systemVerilog,,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/decoder_logic.sv,,dcache_interface,,uvm,,,,,,
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/decoder_logic.sv,1732064621,systemVerilog,,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/decoder_state.sv,,decoder_logic,,uvm,,,,,,
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/decoder_state.sv,1732060293,systemVerilog,,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/execute_logic.sv,,decoder_state,,uvm,,,,,,
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/execute_logic.sv,1732064620,systemVerilog,,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/execute_state.sv,,execute_logic,,uvm,,,,,,
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/execute_state.sv,1732060293,systemVerilog,,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/fake_memory.sv,,execute_state,,uvm,,,,,,
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/forwarding_unit.sv,1732060293,systemVerilog,,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/memory_controller_interface.sv,,forward_unit,,uvm,,,,,,
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/memory_controller_interface.sv,1732060293,systemVerilog,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/cpu_ifetch_unit.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/dcache_dm1cycle.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/fake_memory.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/rapid_x_testbench.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/rapid_x_cpu.sv,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/rapid_x_cpu.sv,,memory_controller_interface,,uvm,,,,,,
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/fake_memory.sv,1732062985,systemVerilog,,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/forwarding_unit.sv,,fake_memory,,uvm,,,,,,
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/rapid_x_testbench.sv,1732060293,systemVerilog,,,,rapid_x_testbench,,uvm,,,,,,
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/rapid_pkg.sv,1732060293,systemVerilog,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/cpu_ifetch_unit.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/dcache_dm1cycle.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/dcache_interface.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/decoder_logic.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/decoder_state.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/execute_logic.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/execute_state.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/forwarding_unit.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/fake_memory.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/rapid_x_testbench.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/rapid_x_cpu.sv;E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/register_file.sv,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv,,$unit_rapid_pkg_sv_2351329124;rapid_pkg,,uvm,,,,,,
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/rapid_x_cpu.sv,1732060293,systemVerilog,,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/register_file.sv,,rapid_x_cpu,,uvm,,,,,,
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/register_file.sv,1732060293,systemVerilog,,E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/rapid-x testbenches/rapid_x_testbench.sv,,register_file,,uvm,,,,,,
E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim/glbl.v,1732060293,verilog,,,,glbl,,uvm,,,,,,
