<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.06.21.20:57:11"
 outputDirectory="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGIB027R29A1E2VR0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <interface name="emif_calbus_0" kind="conduit" start="0">
   <property name="associatedClock" value="emif_calbus_clk" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="calbus_read_0" direction="output" role="calbus_read" width="1" />
   <port
       name="calbus_write_0"
       direction="output"
       role="calbus_write"
       width="1" />
   <port
       name="calbus_address_0"
       direction="output"
       role="calbus_address"
       width="20" />
   <port
       name="calbus_wdata_0"
       direction="output"
       role="calbus_wdata"
       width="32" />
   <port
       name="calbus_rdata_0"
       direction="input"
       role="calbus_rdata"
       width="32" />
   <port
       name="calbus_seq_param_tbl_0"
       direction="input"
       role="calbus_seq_param_tbl"
       width="4096" />
  </interface>
  <interface name="emif_calbus_1" kind="conduit" start="0">
   <property name="associatedClock" value="emif_calbus_clk" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="calbus_read_1" direction="output" role="calbus_read" width="1" />
   <port
       name="calbus_write_1"
       direction="output"
       role="calbus_write"
       width="1" />
   <port
       name="calbus_address_1"
       direction="output"
       role="calbus_address"
       width="20" />
   <port
       name="calbus_wdata_1"
       direction="output"
       role="calbus_wdata"
       width="32" />
   <port
       name="calbus_rdata_1"
       direction="input"
       role="calbus_rdata"
       width="32" />
   <port
       name="calbus_seq_param_tbl_1"
       direction="input"
       role="calbus_seq_param_tbl"
       width="4096" />
  </interface>
  <interface name="emif_calbus_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="calbus_clk" direction="output" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity kind="emif_cal_two_ch" version="1.0" name="emif_cal_two_ch">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGIB027R29A1E2VR0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/synth/emif_cal_two_ch.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/synth/emif_cal_two_ch.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/emif/ip_emif_cal/altera_emif_cal_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/emif/ip_emif_cal_iossm/altera_emif_cal_iossm_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="emif_cal_two_ch">"Generating: emif_cal_two_ch"</message>
   <message level="Info" culprit="emif_cal_two_ch">"Generating: emif_cal_two_ch_altera_emif_cal_261_yvjgaei"</message>
   <message level="Info" culprit="emif_cal_two_ch">"Generating: emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif_cal"
   version="2.6.1"
   name="emif_cal_two_ch_altera_emif_cal_261_yvjgaei">
  <parameter
     name="DIAG_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="DIAG_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="true" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="PHY_DDRT_EXPORT_CLK_STP_IF" value="false" />
  <parameter name="AUTO_DEVICE" value="AGIB027R29A1E2VR0" />
  <parameter name="AXM_ID_NUM" value="0" />
  <parameter name="NUM_CALBUS_INTERFACE" value="2" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="ENABLE_DDRT" value="false" />
  <parameter name="DIAG_SIM_VERBOSE" value="false" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_261/synth/emif_cal_two_ch_altera_emif_cal_261_yvjgaei.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_261/synth/emif_cal_two_ch_altera_emif_cal_261_yvjgaei.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/emif/ip_emif_cal/altera_emif_cal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/emif/ip_emif_cal_iossm/altera_emif_cal_iossm_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="emif_cal_two_ch" as="emif_cal" />
  <messages>
   <message level="Info" culprit="emif_cal_two_ch">"Generating: emif_cal_two_ch_altera_emif_cal_261_yvjgaei"</message>
   <message level="Info" culprit="emif_cal_two_ch">"Generating: emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif_cal_iossm"
   version="2.6.1"
   name="emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy">
  <parameter name="SEQ_GPT_GLOBAL_PAR_VER" value="2" />
  <parameter name="SEQ_GPT_COLUMN_ID" value="1" />
  <parameter name="PORT_CALBUS_RDATA_WIDTH" value="32" />
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="PORT_VJI_IR_OUT_WIDTH" value="2" />
  <parameter name="DIAG_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="SEQ_GPT_GLOBAL_CAL_CONFIG" value="0" />
  <parameter name="IOSSM_SIM_NIOS_PERIOD_PS" value="800" />
  <parameter name="USE_SYNTH_FOR_SIM" value="0" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="SEQ_GPT_NUM_IOPACKS" value="16" />
  <parameter name="PORT_CALBUS_WDATA_WIDTH" value="32" />
  <parameter name="SEQ_GPT_GLOBAL_SKIP_STEPS" value="8" />
  <parameter name="SIM_SEQ_GPT_NIOS_CLK_FREQ_KHZ" value="1250000" />
  <parameter name="SEQ_GPT_NIOS_CLK_FREQ_KHZ" value="250000" />
  <parameter name="ENABLE_DDRT" value="false" />
  <parameter name="SEQ_GPT_PARAM_TABLE_SIZE" value="1124" />
  <parameter name="PORT_VJI_IR_IN_WIDTH" value="2" />
  <parameter name="DIAG_SIM_VERBOSE" value="false" />
  <parameter name="IOSSM_USE_MODEL" value="1" />
  <parameter name="SEQ_GPT_NIOS_C_VER" value="1" />
  <parameter
     name="DIAG_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="SEQ_GPT_SLAVE_CLK_DIVIDER" value="28" />
  <parameter name="PORT_CALBUS_ADDRESS_WIDTH" value="20" />
  <parameter name="SIM_SEQ_GPT_GLOBAL_SKIP_STEPS" value="1631" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="true" />
  <parameter name="USE_SOFT_NIOS" value="0" />
  <parameter name="PORT_CALBUS_SEQ_PARAM_TBL_WIDTH" value="4096" />
  <parameter name="PORT_CAL_DEBUG_BYTEEN_WIDTH" value="4" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="PORT_CAL_DEBUG_RDATA_WIDTH" value="32" />
  <parameter name="NUM_CALBUS_USED" value="2" />
  <parameter name="PORT_CAL_DEBUG_ADDRESS_WIDTH" value="27" />
  <parameter name="NUM_CALBUS_INTERFACE" value="2" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="PORT_CAL_DEBUG_WDATA_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/altera_emif_cal_iossm.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/altera_emif_f2c_gearbox.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_code.hex"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_sim_global_param_tbl.hex"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_sim_global_param_tbl.txt"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_synth_global_param_tbl.hex"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_synth_global_param_tbl.txt"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_arch.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/altera_emif_cal_iossm.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/altera_emif_f2c_gearbox.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_code.hex"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_sim_global_param_tbl.hex"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_sim_global_param_tbl.txt"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_synth_global_param_tbl.hex"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_synth_global_param_tbl.txt"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_arch.sv"
       attributes="" />
   <file
       path="/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/22.3/ip/altera/emif/ip_emif_cal_iossm/altera_emif_cal_iossm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="emif_cal_two_ch_altera_emif_cal_261_yvjgaei"
     as="emif_cal" />
  <messages>
   <message level="Info" culprit="emif_cal_two_ch">"Generating: emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy"</message>
  </messages>
 </entity>
</deploy>
