COVERGROUP COVERAGE:
-----------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal    Status               
                                                                                              
-----------------------------------------------------------------------------------------------
 TYPE /top/TheTest/cov_grp                              99.9%        100    Uncovered            
    covered/total bins:                                  1234       1236                      
    missing/total bins:                                     2       1236                      
    % Hit:                                              99.8%        100                      
    Coverpoint cov_grp::pt_cmd                         100.0%        100    Covered              
        covered/total bins:                                21         21                      
        missing/total bins:                                 0         21                      
        % Hit:                                         100.0%        100                      
    Coverpoint cov_grp::pt_last_cmd                    100.0%        100    Covered              
        covered/total bins:                                21         21                      
        missing/total bins:                                 0         21                      
        % Hit:                                         100.0%        100                      
    Coverpoint cov_grp::pt_carry                       100.0%        100    Covered              
        covered/total bins:                                 6          6                      
        missing/total bins:                                 0          6                      
        % Hit:                                         100.0%        100                      
    Coverpoint cov_grp::pt_zero                        100.0%        100    Covered              
        covered/total bins:                                 6          6                      
        missing/total bins:                                 0          6                      
        % Hit:                                         100.0%        100                      
    Coverpoint cov_grp::pt_reg_a_idx                   100.0%        100    Covered              
        covered/total bins:                                 8          8                      
        missing/total bins:                                 0          8                      
        % Hit:                                         100.0%        100                      
    Coverpoint cov_grp::pt_reg_b_idx                   100.0%        100    Covered              
        covered/total bins:                                 8          8                      
        missing/total bins:                                 0          8                      
        % Hit:                                         100.0%        100                      
    Cross cov_grp::cross_op_and_regs                   100.0%        100    Covered              
        covered/total bins:                               665        665                      
        missing/total bins:                                 0        665                      
        % Hit:                                         100.0%        100                      
    Cross cov_grp::cross_op_and_flags                   99.6%        100    Uncovered            
        covered/total bins:                               499        501                      
        missing/total bins:                                 2        501                      
        % Hit:                                          99.6%        100                      
 Covergroup instance \/top/TheTest/stimuli/cov_grp_inst  
                                                        99.9%        100    Uncovered            
    covered/total bins:                                  1234       1236                      
    missing/total bins:                                     2       1236                      
    % Hit:                                              99.8%        100                      
    Coverpoint pt_cmd                                  100.0%        100    Covered              
        covered/total bins:                                21         21                      
        missing/total bins:                                 0         21                      
        % Hit:                                         100.0%        100                      
        ignore_bin op_sleep                                 0               ZERO                 
        ignore_bin op_load                                  0               ZERO                 
        ignore_bin op_store                                 0               ZERO                 
        bin op_nop                                      47880          1    Covered              
        bin op_loadi                                    47629          1    Covered              
        bin op_jump                                     47779          1    Covered              
        bin op_jumpc                                    47727          1    Covered              
        bin op_jumpz                                    47998          1    Covered              
        bin op_move                                     48121          1    Covered              
        bin op_and                                      47422          1    Covered              
        bin op_or                                       47246          1    Covered              
        bin op_xor                                      47636          1    Covered              
        bin op_not                                      47679          1    Covered              
        bin op_add                                      47631          1    Covered              
        bin op_addc                                     47811          1    Covered              
        bin op_sub                                      47301          1    Covered              
        bin op_subc                                     47194          1    Covered              
        bin op_comp                                     47865          1    Covered              
        bin op_inc                                      47727          1    Covered              
        bin op_dec                                      47414          1    Covered              
        bin op_shl                                      47603          1    Covered              
        bin op_shr                                      47429          1    Covered              
        bin op_shlc                                     47665          1    Covered              
        bin op_shrc                                     47248          1    Covered              
        illegal_bin invalid                                 0               ZERO                 
    Coverpoint pt_last_cmd                             100.0%        100    Covered              
        covered/total bins:                                21         21                      
        missing/total bins:                                 0         21                      
        % Hit:                                         100.0%        100                      
        ignore_bin op_sleep                                 0               ZERO                 
        ignore_bin op_load                                  0               ZERO                 
        ignore_bin op_store                                 0               ZERO                 
        bin op_nop                                      47880          1    Covered              
        bin op_loadi                                    47629          1    Covered              
        bin op_jump                                     47779          1    Covered              
        bin op_jumpc                                    47727          1    Covered              
        bin op_jumpz                                    47998          1    Covered              
        bin op_move                                     48121          1    Covered              
        bin op_and                                      47422          1    Covered              
        bin op_or                                       47246          1    Covered              
        bin op_xor                                      47636          1    Covered              
        bin op_not                                      47679          1    Covered              
        bin op_add                                      47631          1    Covered              
        bin op_addc                                     47811          1    Covered              
        bin op_sub                                      47301          1    Covered              
        bin op_subc                                     47194          1    Covered              
        bin op_comp                                     47865          1    Covered              
        bin op_inc                                      47727          1    Covered              
        bin op_dec                                      47414          1    Covered              
        bin op_shl                                      47603          1    Covered              
        bin op_shr                                      47429          1    Covered              
        bin op_shlc                                     47665          1    Covered              
        bin op_shrc                                     47248          1    Covered              
        illegal_bin invalid                                 0               ZERO                 
    Coverpoint pt_carry                                100.0%        100    Covered              
        covered/total bins:                                 6          6                      
        missing/total bins:                                 0          6                      
        % Hit:                                         100.0%        100                      
        bin carry[0]                                   740250          1    Covered              
        bin carry[1]                                   259755          1    Covered              
        bin trans_00                                   606090          1    Covered              
        bin trans_01                                   134160          1    Covered              
        bin trans_10                                   134159          1    Covered              
        bin trans_11                                   125595          1    Covered              
    Coverpoint pt_zero                                 100.0%        100    Covered              
        covered/total bins:                                 6          6                      
        missing/total bins:                                 0          6                      
        % Hit:                                         100.0%        100                      
        bin zero[0]                                    937428          1    Covered              
        bin zero[1]                                     62577          1    Covered              
        bin trans_00                                   898251          1    Covered              
        bin trans_01                                    39177          1    Covered              
        bin trans_10                                    39176          1    Covered              
        bin trans_11                                    23400          1    Covered              
    Coverpoint pt_reg_a_idx                            100.0%        100    Covered              
        covered/total bins:                                 8          8                      
        missing/total bins:                                 0          8                      
        % Hit:                                         100.0%        100                      
        bin reg_a[0]                                   166812          1    Covered              
        bin reg_a[1]                                   119137          1    Covered              
        bin reg_a[2]                                   119039          1    Covered              
        bin reg_a[3]                                   118548          1    Covered              
        bin reg_a[4]                                   119207          1    Covered              
        bin reg_a[5]                                   118908          1    Covered              
        bin reg_a[6]                                   119222          1    Covered              
        bin reg_a[7]                                   119132          1    Covered              
        illegal_bin invalid                                 0               ZERO                 
    Coverpoint pt_reg_b_idx                            100.0%        100    Covered              
        covered/total bins:                                 8          8                      
        missing/total bins:                                 0          8                      
        % Hit:                                         100.0%        100                      
        bin reg_b[0]                                   625340          1    Covered              
        bin reg_b[1]                                    53881          1    Covered              
        bin reg_b[2]                                    53598          1    Covered              
        bin reg_b[3]                                    53578          1    Covered              
        bin reg_b[4]                                    53271          1    Covered              
        bin reg_b[5]                                    53293          1    Covered              
        bin reg_b[6]                                    53536          1    Covered              
        bin reg_b[7]                                    53508          1    Covered              
        illegal_bin invalid                                 0               ZERO                 
    Cross cross_op_and_regs                            100.0%        100    Covered              
        covered/total bins:                               665        665                      
        missing/total bins:                                 0        665                      
        % Hit:                                         100.0%        100                      
        bin <op_nop,reg_a[0],reg_b[0]>                  47880          1    Covered              
        bin <op_jump,reg_a[0],reg_b[0]>                  5936          1    Covered              
        bin <op_loadi,reg_a[0],reg_b[0]>                 5914          1    Covered              
        bin <op_jumpc,reg_a[0],reg_b[0]>                 5927          1    Covered              
        bin <op_jumpz,reg_a[0],reg_b[0]>                 5919          1    Covered              
        bin <op_move,reg_a[0],reg_b[0]>                   793          1    Covered              
        bin <op_move,reg_a[0],reg_b[4]>                   759          1    Covered              
        bin <op_move,reg_a[0],reg_b[2]>                   753          1    Covered              
        bin <op_move,reg_a[0],reg_b[6]>                   774          1    Covered              
        bin <op_move,reg_a[0],reg_b[1]>                   788          1    Covered              
        bin <op_move,reg_a[0],reg_b[5]>                   754          1    Covered              
        bin <op_move,reg_a[0],reg_b[3]>                   664          1    Covered              
        bin <op_move,reg_a[0],reg_b[7]>                   728          1    Covered              
        bin <op_and,reg_a[0],reg_b[0]>                    731          1    Covered              
        bin <op_or,reg_a[0],reg_b[0]>                     778          1    Covered              
        bin <op_and,reg_a[0],reg_b[4]>                    741          1    Covered              
        bin <op_or,reg_a[0],reg_b[4]>                     750          1    Covered              
        bin <op_and,reg_a[0],reg_b[2]>                    707          1    Covered              
        bin <op_or,reg_a[0],reg_b[2]>                     740          1    Covered              
        bin <op_and,reg_a[0],reg_b[6]>                    744          1    Covered              
        bin <op_or,reg_a[0],reg_b[6]>                     724          1    Covered              
        bin <op_and,reg_a[0],reg_b[1]>                    743          1    Covered              
        bin <op_or,reg_a[0],reg_b[1]>                     732          1    Covered              
        bin <op_and,reg_a[0],reg_b[5]>                    751          1    Covered              
        bin <op_or,reg_a[0],reg_b[5]>                     729          1    Covered              
        bin <op_and,reg_a[0],reg_b[3]>                    760          1    Covered              
        bin <op_or,reg_a[0],reg_b[3]>                     800          1    Covered              
        bin <op_and,reg_a[0],reg_b[7]>                    696          1    Covered              
        bin <op_or,reg_a[0],reg_b[7]>                     755          1    Covered              
        bin <op_xor,reg_a[0],reg_b[0]>                    730          1    Covered              
        bin <op_xor,reg_a[0],reg_b[4]>                    744          1    Covered              
        bin <op_xor,reg_a[0],reg_b[2]>                    733          1    Covered              
        bin <op_xor,reg_a[0],reg_b[6]>                    715          1    Covered              
        bin <op_xor,reg_a[0],reg_b[1]>                    712          1    Covered              
        bin <op_xor,reg_a[0],reg_b[5]>                    741          1    Covered              
        bin <op_xor,reg_a[0],reg_b[3]>                    772          1    Covered              
        bin <op_xor,reg_a[0],reg_b[7]>                    764          1    Covered              
        bin <op_not,reg_a[0],reg_b[0]>                   6084          1    Covered              
        bin <op_add,reg_a[0],reg_b[0]>                    703          1    Covered              
        bin <op_addc,reg_a[0],reg_b[0]>                   765          1    Covered              
        bin <op_add,reg_a[0],reg_b[4]>                    690          1    Covered              
        bin <op_addc,reg_a[0],reg_b[4]>                   714          1    Covered              
        bin <op_add,reg_a[0],reg_b[2]>                    759          1    Covered              
        bin <op_addc,reg_a[0],reg_b[2]>                   738          1    Covered              
        bin <op_add,reg_a[0],reg_b[6]>                    722          1    Covered              
        bin <op_addc,reg_a[0],reg_b[6]>                   804          1    Covered              
        bin <op_add,reg_a[0],reg_b[1]>                    730          1    Covered              
        bin <op_addc,reg_a[0],reg_b[1]>                   746          1    Covered              
        bin <op_add,reg_a[0],reg_b[5]>                    728          1    Covered              
        bin <op_addc,reg_a[0],reg_b[5]>                   758          1    Covered              
        bin <op_add,reg_a[0],reg_b[3]>                    734          1    Covered              
        bin <op_addc,reg_a[0],reg_b[3]>                   731          1    Covered              
        bin <op_add,reg_a[0],reg_b[7]>                    762          1    Covered              
        bin <op_addc,reg_a[0],reg_b[7]>                   778          1    Covered              
        bin <op_sub,reg_a[0],reg_b[0]>                    790          1    Covered              
        bin <op_subc,reg_a[0],reg_b[0]>                   752          1    Covered              
        bin <op_sub,reg_a[0],reg_b[4]>                    693          1    Covered              
        bin <op_subc,reg_a[0],reg_b[4]>                   729          1    Covered              
        bin <op_sub,reg_a[0],reg_b[2]>                    762          1    Covered              
        bin <op_subc,reg_a[0],reg_b[2]>                   743          1    Covered              
        bin <op_sub,reg_a[0],reg_b[6]>                    730          1    Covered              
        bin <op_subc,reg_a[0],reg_b[6]>                   740          1    Covered              
        bin <op_sub,reg_a[0],reg_b[1]>                    728          1    Covered              
        bin <op_subc,reg_a[0],reg_b[1]>                   755          1    Covered              
        bin <op_sub,reg_a[0],reg_b[5]>                    714          1    Covered              
        bin <op_subc,reg_a[0],reg_b[5]>                   729          1    Covered              
        bin <op_sub,reg_a[0],reg_b[3]>                    772          1    Covered              
        bin <op_subc,reg_a[0],reg_b[3]>                   742          1    Covered              
        bin <op_sub,reg_a[0],reg_b[7]>                    724          1    Covered              
        bin <op_subc,reg_a[0],reg_b[7]>                   761          1    Covered              
        bin <op_comp,reg_a[0],reg_b[0]>                   755          1    Covered              
        bin <op_comp,reg_a[0],reg_b[4]>                   783          1    Covered              
        bin <op_comp,reg_a[0],reg_b[2]>                   728          1    Covered              
        bin <op_comp,reg_a[0],reg_b[6]>                   756          1    Covered              
        bin <op_comp,reg_a[0],reg_b[1]>                   787          1    Covered              
        bin <op_comp,reg_a[0],reg_b[5]>                   808          1    Covered              
        bin <op_comp,reg_a[0],reg_b[3]>                   779          1    Covered              
        bin <op_comp,reg_a[0],reg_b[7]>                   812          1    Covered              
        bin <op_inc,reg_a[0],reg_b[0]>                   5981          1    Covered              
        bin <op_dec,reg_a[0],reg_b[0]>                   5986          1    Covered              
        bin <op_shr,reg_a[0],reg_b[0]>                   5893          1    Covered              
        bin <op_shl,reg_a[0],reg_b[0]>                   5823          1    Covered              
        bin <op_shlc,reg_a[0],reg_b[0]>                  5877          1    Covered              
        bin <op_shrc,reg_a[0],reg_b[0]>                  5853          1    Covered              
        bin <op_loadi,reg_a[1],reg_b[0]>                 6022          1    Covered              
        bin <op_jump,reg_a[1],reg_b[0]>                  5945          1    Covered              
        bin <op_jumpc,reg_a[1],reg_b[0]>                 5936          1    Covered              
        bin <op_jumpz,reg_a[1],reg_b[0]>                 6173          1    Covered              
        bin <op_move,reg_a[1],reg_b[0]>                   776          1    Covered              
        bin <op_move,reg_a[1],reg_b[4]>                   742          1    Covered              
        bin <op_move,reg_a[1],reg_b[2]>                   770          1    Covered              
        bin <op_move,reg_a[1],reg_b[6]>                   720          1    Covered              
        bin <op_move,reg_a[1],reg_b[1]>                   774          1    Covered              
        bin <op_move,reg_a[1],reg_b[5]>                   749          1    Covered              
        bin <op_move,reg_a[1],reg_b[3]>                   786          1    Covered              
        bin <op_move,reg_a[1],reg_b[7]>                   777          1    Covered              
        bin <op_and,reg_a[1],reg_b[0]>                    725          1    Covered              
        bin <op_or,reg_a[1],reg_b[0]>                     775          1    Covered              
        bin <op_and,reg_a[1],reg_b[4]>                    743          1    Covered              
        bin <op_or,reg_a[1],reg_b[4]>                     738          1    Covered              
        bin <op_and,reg_a[1],reg_b[2]>                    752          1    Covered              
        bin <op_or,reg_a[1],reg_b[2]>                     725          1    Covered              
        bin <op_and,reg_a[1],reg_b[6]>                    764          1    Covered              
        bin <op_or,reg_a[1],reg_b[6]>                     722          1    Covered              
        bin <op_and,reg_a[1],reg_b[1]>                    767          1    Covered              
        bin <op_or,reg_a[1],reg_b[1]>                     789          1    Covered              
        bin <op_and,reg_a[1],reg_b[5]>                    695          1    Covered              
        bin <op_or,reg_a[1],reg_b[5]>                     696          1    Covered              
        bin <op_and,reg_a[1],reg_b[3]>                    747          1    Covered              
        bin <op_or,reg_a[1],reg_b[3]>                     751          1    Covered              
        bin <op_and,reg_a[1],reg_b[7]>                    749          1    Covered              
        bin <op_or,reg_a[1],reg_b[7]>                     760          1    Covered              
        bin <op_xor,reg_a[1],reg_b[0]>                    731          1    Covered              
        bin <op_xor,reg_a[1],reg_b[4]>                    745          1    Covered              
        bin <op_xor,reg_a[1],reg_b[2]>                    767          1    Covered              
        bin <op_xor,reg_a[1],reg_b[6]>                    705          1    Covered              
        bin <op_xor,reg_a[1],reg_b[1]>                    819          1    Covered              
        bin <op_xor,reg_a[1],reg_b[5]>                    702          1    Covered              
        bin <op_xor,reg_a[1],reg_b[3]>                    678          1    Covered              
        bin <op_xor,reg_a[1],reg_b[7]>                    739          1    Covered              
        bin <op_not,reg_a[1],reg_b[0]>                   5885          1    Covered              
        bin <op_add,reg_a[1],reg_b[0]>                    746          1    Covered              
        bin <op_addc,reg_a[1],reg_b[0]>                   744          1    Covered              
        bin <op_add,reg_a[1],reg_b[4]>                    798          1    Covered              
        bin <op_addc,reg_a[1],reg_b[4]>                   703          1    Covered              
        bin <op_add,reg_a[1],reg_b[2]>                    773          1    Covered              
        bin <op_addc,reg_a[1],reg_b[2]>                   730          1    Covered              
        bin <op_add,reg_a[1],reg_b[6]>                    775          1    Covered              
        bin <op_addc,reg_a[1],reg_b[6]>                   698          1    Covered              
        bin <op_add,reg_a[1],reg_b[1]>                    787          1    Covered              
        bin <op_addc,reg_a[1],reg_b[1]>                   741          1    Covered              
        bin <op_add,reg_a[1],reg_b[5]>                    747          1    Covered              
        bin <op_addc,reg_a[1],reg_b[5]>                   701          1    Covered              
        bin <op_add,reg_a[1],reg_b[3]>                    676          1    Covered              
        bin <op_addc,reg_a[1],reg_b[3]>                   813          1    Covered              
        bin <op_add,reg_a[1],reg_b[7]>                    769          1    Covered              
        bin <op_addc,reg_a[1],reg_b[7]>                   756          1    Covered              
        bin <op_sub,reg_a[1],reg_b[0]>                    797          1    Covered              
        bin <op_subc,reg_a[1],reg_b[0]>                   721          1    Covered              
        bin <op_sub,reg_a[1],reg_b[4]>                    752          1    Covered              
        bin <op_subc,reg_a[1],reg_b[4]>                   733          1    Covered              
        bin <op_sub,reg_a[1],reg_b[2]>                    703          1    Covered              
        bin <op_subc,reg_a[1],reg_b[2]>                   755          1    Covered              
        bin <op_sub,reg_a[1],reg_b[6]>                    735          1    Covered              
        bin <op_subc,reg_a[1],reg_b[6]>                   786          1    Covered              
        bin <op_sub,reg_a[1],reg_b[1]>                    720          1    Covered              
        bin <op_subc,reg_a[1],reg_b[1]>                   708          1    Covered              
        bin <op_sub,reg_a[1],reg_b[5]>                    737          1    Covered              
        bin <op_subc,reg_a[1],reg_b[5]>                   701          1    Covered              
        bin <op_sub,reg_a[1],reg_b[3]>                    694          1    Covered              
        bin <op_subc,reg_a[1],reg_b[3]>                   702          1    Covered              
        bin <op_sub,reg_a[1],reg_b[7]>                    683          1    Covered              
        bin <op_subc,reg_a[1],reg_b[7]>                   742          1    Covered              
        bin <op_comp,reg_a[1],reg_b[0]>                   728          1    Covered              
        bin <op_comp,reg_a[1],reg_b[4]>                   745          1    Covered              
        bin <op_comp,reg_a[1],reg_b[2]>                   750          1    Covered              
        bin <op_comp,reg_a[1],reg_b[6]>                   763          1    Covered              
        bin <op_comp,reg_a[1],reg_b[1]>                   762          1    Covered              
        bin <op_comp,reg_a[1],reg_b[5]>                   689          1    Covered              
        bin <op_comp,reg_a[1],reg_b[3]>                   775          1    Covered              
        bin <op_comp,reg_a[1],reg_b[7]>                   705          1    Covered              
        bin <op_inc,reg_a[1],reg_b[0]>                   5946          1    Covered              
        bin <op_dec,reg_a[1],reg_b[0]>                   5940          1    Covered              
        bin <op_shr,reg_a[1],reg_b[0]>                   6005          1    Covered              
        bin <op_shl,reg_a[1],reg_b[0]>                   5948          1    Covered              
        bin <op_shlc,reg_a[1],reg_b[0]>                  5849          1    Covered              
        bin <op_shrc,reg_a[1],reg_b[0]>                  6067          1    Covered              
        bin <op_loadi,reg_a[2],reg_b[0]>                 5988          1    Covered              
        bin <op_loadi,reg_a[3],reg_b[0]>                 5994          1    Covered              
        bin <op_jump,reg_a[2],reg_b[0]>                  5923          1    Covered              
        bin <op_jump,reg_a[3],reg_b[0]>                  6093          1    Covered              
        bin <op_jumpc,reg_a[2],reg_b[0]>                 6016          1    Covered              
        bin <op_jumpc,reg_a[3],reg_b[0]>                 6013          1    Covered              
        bin <op_jumpz,reg_a[2],reg_b[0]>                 6050          1    Covered              
        bin <op_jumpz,reg_a[3],reg_b[0]>                 5949          1    Covered              
        bin <op_move,reg_a[2],reg_b[0]>                   765          1    Covered              
        bin <op_move,reg_a[3],reg_b[0]>                   725          1    Covered              
        bin <op_move,reg_a[2],reg_b[4]>                   769          1    Covered              
        bin <op_move,reg_a[3],reg_b[4]>                   753          1    Covered              
        bin <op_move,reg_a[2],reg_b[2]>                   742          1    Covered              
        bin <op_move,reg_a[3],reg_b[2]>                   779          1    Covered              
        bin <op_move,reg_a[2],reg_b[6]>                   752          1    Covered              
        bin <op_move,reg_a[3],reg_b[6]>                   797          1    Covered              
        bin <op_move,reg_a[2],reg_b[1]>                   749          1    Covered              
        bin <op_move,reg_a[3],reg_b[1]>                   750          1    Covered              
        bin <op_move,reg_a[2],reg_b[5]>                   817          1    Covered              
        bin <op_move,reg_a[3],reg_b[5]>                   739          1    Covered              
        bin <op_move,reg_a[2],reg_b[3]>                   726          1    Covered              
        bin <op_move,reg_a[3],reg_b[3]>                   712          1    Covered              
        bin <op_move,reg_a[2],reg_b[7]>                   750          1    Covered              
        bin <op_move,reg_a[3],reg_b[7]>                   729          1    Covered              
        bin <op_and,reg_a[2],reg_b[0]>                    792          1    Covered              
        bin <op_and,reg_a[3],reg_b[0]>                    755          1    Covered              
        bin <op_or,reg_a[2],reg_b[0]>                     810          1    Covered              
        bin <op_or,reg_a[3],reg_b[0]>                     739          1    Covered              
        bin <op_and,reg_a[2],reg_b[4]>                    799          1    Covered              
        bin <op_and,reg_a[3],reg_b[4]>                    747          1    Covered              
        bin <op_or,reg_a[2],reg_b[4]>                     674          1    Covered              
        bin <op_or,reg_a[3],reg_b[4]>                     777          1    Covered              
        bin <op_and,reg_a[2],reg_b[2]>                    763          1    Covered              
        bin <op_and,reg_a[3],reg_b[2]>                    760          1    Covered              
        bin <op_or,reg_a[2],reg_b[2]>                     777          1    Covered              
        bin <op_or,reg_a[3],reg_b[2]>                     716          1    Covered              
        bin <op_and,reg_a[2],reg_b[6]>                    736          1    Covered              
        bin <op_and,reg_a[3],reg_b[6]>                    770          1    Covered              
        bin <op_or,reg_a[2],reg_b[6]>                     745          1    Covered              
        bin <op_or,reg_a[3],reg_b[6]>                     749          1    Covered              
        bin <op_and,reg_a[2],reg_b[1]>                    705          1    Covered              
        bin <op_and,reg_a[3],reg_b[1]>                    724          1    Covered              
        bin <op_or,reg_a[2],reg_b[1]>                     773          1    Covered              
        bin <op_or,reg_a[3],reg_b[1]>                     748          1    Covered              
        bin <op_and,reg_a[2],reg_b[5]>                    717          1    Covered              
        bin <op_and,reg_a[3],reg_b[5]>                    738          1    Covered              
        bin <op_or,reg_a[2],reg_b[5]>                     732          1    Covered              
        bin <op_or,reg_a[3],reg_b[5]>                     702          1    Covered              
        bin <op_and,reg_a[2],reg_b[3]>                    762          1    Covered              
        bin <op_and,reg_a[3],reg_b[3]>                    756          1    Covered              
        bin <op_or,reg_a[2],reg_b[3]>                     727          1    Covered              
        bin <op_or,reg_a[3],reg_b[3]>                     738          1    Covered              
        bin <op_and,reg_a[2],reg_b[7]>                    721          1    Covered              
        bin <op_and,reg_a[3],reg_b[7]>                    750          1    Covered              
        bin <op_or,reg_a[2],reg_b[7]>                     724          1    Covered              
        bin <op_or,reg_a[3],reg_b[7]>                     727          1    Covered              
        bin <op_xor,reg_a[2],reg_b[0]>                    780          1    Covered              
        bin <op_xor,reg_a[3],reg_b[0]>                    725          1    Covered              
        bin <op_xor,reg_a[2],reg_b[4]>                    709          1    Covered              
        bin <op_xor,reg_a[3],reg_b[4]>                    754          1    Covered              
        bin <op_xor,reg_a[2],reg_b[2]>                    738          1    Covered              
        bin <op_xor,reg_a[3],reg_b[2]>                    766          1    Covered              
        bin <op_xor,reg_a[2],reg_b[6]>                    684          1    Covered              
        bin <op_xor,reg_a[3],reg_b[6]>                    709          1    Covered              
        bin <op_xor,reg_a[2],reg_b[1]>                    713          1    Covered              
        bin <op_xor,reg_a[3],reg_b[1]>                    755          1    Covered              
        bin <op_xor,reg_a[2],reg_b[5]>                    722          1    Covered              
        bin <op_xor,reg_a[3],reg_b[5]>                    734          1    Covered              
        bin <op_xor,reg_a[2],reg_b[3]>                    745          1    Covered              
        bin <op_xor,reg_a[3],reg_b[3]>                    751          1    Covered              
        bin <op_xor,reg_a[2],reg_b[7]>                    701          1    Covered              
        bin <op_xor,reg_a[3],reg_b[7]>                    786          1    Covered              
        bin <op_not,reg_a[2],reg_b[0]>                   5963          1    Covered              
        bin <op_not,reg_a[3],reg_b[0]>                   5972          1    Covered              
        bin <op_add,reg_a[2],reg_b[0]>                    766          1    Covered              
        bin <op_add,reg_a[3],reg_b[0]>                    684          1    Covered              
        bin <op_addc,reg_a[2],reg_b[0]>                   715          1    Covered              
        bin <op_addc,reg_a[3],reg_b[0]>                   812          1    Covered              
        bin <op_add,reg_a[2],reg_b[4]>                    796          1    Covered              
        bin <op_add,reg_a[3],reg_b[4]>                    718          1    Covered              
        bin <op_addc,reg_a[2],reg_b[4]>                   741          1    Covered              
        bin <op_addc,reg_a[3],reg_b[4]>                   732          1    Covered              
        bin <op_add,reg_a[2],reg_b[2]>                    757          1    Covered              
        bin <op_add,reg_a[3],reg_b[2]>                    765          1    Covered              
        bin <op_addc,reg_a[2],reg_b[2]>                   719          1    Covered              
        bin <op_addc,reg_a[3],reg_b[2]>                   722          1    Covered              
        bin <op_add,reg_a[2],reg_b[6]>                    697          1    Covered              
        bin <op_add,reg_a[3],reg_b[6]>                    740          1    Covered              
        bin <op_addc,reg_a[2],reg_b[6]>                   769          1    Covered              
        bin <op_addc,reg_a[3],reg_b[6]>                   720          1    Covered              
        bin <op_add,reg_a[2],reg_b[1]>                    736          1    Covered              
        bin <op_add,reg_a[3],reg_b[1]>                    790          1    Covered              
        bin <op_addc,reg_a[2],reg_b[1]>                   764          1    Covered              
        bin <op_addc,reg_a[3],reg_b[1]>                   731          1    Covered              
        bin <op_add,reg_a[2],reg_b[5]>                    719          1    Covered              
        bin <op_add,reg_a[3],reg_b[5]>                    715          1    Covered              
        bin <op_addc,reg_a[2],reg_b[5]>                   742          1    Covered              
        bin <op_addc,reg_a[3],reg_b[5]>                   739          1    Covered              
        bin <op_add,reg_a[2],reg_b[3]>                    731          1    Covered              
        bin <op_add,reg_a[3],reg_b[3]>                    768          1    Covered              
        bin <op_addc,reg_a[2],reg_b[3]>                   774          1    Covered              
        bin <op_addc,reg_a[3],reg_b[3]>                   732          1    Covered              
        bin <op_add,reg_a[2],reg_b[7]>                    756          1    Covered              
        bin <op_add,reg_a[3],reg_b[7]>                    751          1    Covered              
        bin <op_addc,reg_a[2],reg_b[7]>                   797          1    Covered              
        bin <op_addc,reg_a[3],reg_b[7]>                   742          1    Covered              
        bin <op_sub,reg_a[2],reg_b[0]>                    715          1    Covered              
        bin <op_sub,reg_a[3],reg_b[0]>                    714          1    Covered              
        bin <op_subc,reg_a[2],reg_b[0]>                   763          1    Covered              
        bin <op_subc,reg_a[3],reg_b[0]>                   693          1    Covered              
        bin <op_sub,reg_a[2],reg_b[4]>                    751          1    Covered              
        bin <op_sub,reg_a[3],reg_b[4]>                    755          1    Covered              
        bin <op_subc,reg_a[2],reg_b[4]>                   682          1    Covered              
        bin <op_subc,reg_a[3],reg_b[4]>                   722          1    Covered              
        bin <op_sub,reg_a[2],reg_b[2]>                    691          1    Covered              
        bin <op_sub,reg_a[3],reg_b[2]>                    746          1    Covered              
        bin <op_subc,reg_a[2],reg_b[2]>                   741          1    Covered              
        bin <op_subc,reg_a[3],reg_b[2]>                   754          1    Covered              
        bin <op_sub,reg_a[2],reg_b[6]>                    725          1    Covered              
        bin <op_sub,reg_a[3],reg_b[6]>                    688          1    Covered              
        bin <op_subc,reg_a[2],reg_b[6]>                   705          1    Covered              
        bin <op_subc,reg_a[3],reg_b[6]>                   695          1    Covered              
        bin <op_sub,reg_a[2],reg_b[1]>                    755          1    Covered              
        bin <op_sub,reg_a[3],reg_b[1]>                    714          1    Covered              
        bin <op_subc,reg_a[2],reg_b[1]>                   719          1    Covered              
        bin <op_subc,reg_a[3],reg_b[1]>                   724          1    Covered              
        bin <op_sub,reg_a[2],reg_b[5]>                    714          1    Covered              
        bin <op_sub,reg_a[3],reg_b[5]>                    719          1    Covered              
        bin <op_subc,reg_a[2],reg_b[5]>                   738          1    Covered              
        bin <op_subc,reg_a[3],reg_b[5]>                   736          1    Covered              
        bin <op_sub,reg_a[2],reg_b[3]>                    744          1    Covered              
        bin <op_sub,reg_a[3],reg_b[3]>                    754          1    Covered              
        bin <op_subc,reg_a[2],reg_b[3]>                   713          1    Covered              
        bin <op_subc,reg_a[3],reg_b[3]>                   750          1    Covered              
        bin <op_sub,reg_a[2],reg_b[7]>                    796          1    Covered              
        bin <op_sub,reg_a[3],reg_b[7]>                    745          1    Covered              
        bin <op_subc,reg_a[2],reg_b[7]>                   728          1    Covered              
        bin <op_subc,reg_a[3],reg_b[7]>                   695          1    Covered              
        bin <op_comp,reg_a[2],reg_b[0]>                   760          1    Covered              
        bin <op_comp,reg_a[3],reg_b[0]>                   727          1    Covered              
        bin <op_comp,reg_a[2],reg_b[4]>                   726          1    Covered              
        bin <op_comp,reg_a[3],reg_b[4]>                   717          1    Covered              
        bin <op_comp,reg_a[2],reg_b[2]>                   736          1    Covered              
        bin <op_comp,reg_a[3],reg_b[2]>                   756          1    Covered              
        bin <op_comp,reg_a[2],reg_b[6]>                   755          1    Covered              
        bin <op_comp,reg_a[3],reg_b[6]>                   742          1    Covered              
        bin <op_comp,reg_a[2],reg_b[1]>                   805          1    Covered              
        bin <op_comp,reg_a[3],reg_b[1]>                   751          1    Covered              
        bin <op_comp,reg_a[2],reg_b[5]>                   720          1    Covered              
        bin <op_comp,reg_a[3],reg_b[5]>                   703          1    Covered              
        bin <op_comp,reg_a[2],reg_b[3]>                   757          1    Covered              
        bin <op_comp,reg_a[3],reg_b[3]>                   719          1    Covered              
        bin <op_comp,reg_a[2],reg_b[7]>                   739          1    Covered              
        bin <op_comp,reg_a[3],reg_b[7]>                   771          1    Covered              
        bin <op_inc,reg_a[2],reg_b[0]>                   6060          1    Covered              
        bin <op_inc,reg_a[3],reg_b[0]>                   6013          1    Covered              
        bin <op_dec,reg_a[2],reg_b[0]>                   5821          1    Covered              
        bin <op_dec,reg_a[3],reg_b[0]>                   5855          1    Covered              
        bin <op_shr,reg_a[2],reg_b[0]>                   5942          1    Covered              
        bin <op_shr,reg_a[3],reg_b[0]>                   5853          1    Covered              
        bin <op_shl,reg_a[2],reg_b[0]>                   5924          1    Covered              
        bin <op_shl,reg_a[3],reg_b[0]>                   5835          1    Covered              
        bin <op_shlc,reg_a[2],reg_b[0]>                  6011          1    Covered              
        bin <op_shlc,reg_a[3],reg_b[0]>                  5851          1    Covered              
        bin <op_shrc,reg_a[2],reg_b[0]>                  5865          1    Covered              
        bin <op_shrc,reg_a[3],reg_b[0]>                  5909          1    Covered              
        bin <op_loadi,reg_a[4],reg_b[0]>                 5941          1    Covered              
        bin <op_loadi,reg_a[6],reg_b[0]>                 5883          1    Covered              
        bin <op_loadi,reg_a[5],reg_b[0]>                 5858          1    Covered              
        bin <op_loadi,reg_a[7],reg_b[0]>                 6029          1    Covered              
        bin <op_jump,reg_a[4],reg_b[0]>                  6088          1    Covered              
        bin <op_jump,reg_a[6],reg_b[0]>                  5921          1    Covered              
        bin <op_jump,reg_a[5],reg_b[0]>                  6065          1    Covered              
        bin <op_jump,reg_a[7],reg_b[0]>                  5808          1    Covered              
        bin <op_jumpc,reg_a[4],reg_b[0]>                 5939          1    Covered              
        bin <op_jumpc,reg_a[6],reg_b[0]>                 5914          1    Covered              
        bin <op_jumpc,reg_a[5],reg_b[0]>                 6056          1    Covered              
        bin <op_jumpc,reg_a[7],reg_b[0]>                 5926          1    Covered              
        bin <op_jumpz,reg_a[4],reg_b[0]>                 5948          1    Covered              
        bin <op_jumpz,reg_a[6],reg_b[0]>                 6021          1    Covered              
        bin <op_jumpz,reg_a[5],reg_b[0]>                 5955          1    Covered              
        bin <op_jumpz,reg_a[7],reg_b[0]>                 5983          1    Covered              
        bin <op_move,reg_a[4],reg_b[0]>                   742          1    Covered              
        bin <op_move,reg_a[6],reg_b[0]>                   778          1    Covered              
        bin <op_move,reg_a[5],reg_b[0]>                   753          1    Covered              
        bin <op_move,reg_a[7],reg_b[0]>                   754          1    Covered              
        bin <op_move,reg_a[4],reg_b[4]>                   713          1    Covered              
        bin <op_move,reg_a[6],reg_b[4]>                   693          1    Covered              
        bin <op_move,reg_a[5],reg_b[4]>                   712          1    Covered              
        bin <op_move,reg_a[7],reg_b[4]>                   792          1    Covered              
        bin <op_move,reg_a[4],reg_b[2]>                   763          1    Covered              
        bin <op_move,reg_a[6],reg_b[2]>                   759          1    Covered              
        bin <op_move,reg_a[5],reg_b[2]>                   720          1    Covered              
        bin <op_move,reg_a[7],reg_b[2]>                   777          1    Covered              
        bin <op_move,reg_a[4],reg_b[6]>                   776          1    Covered              
        bin <op_move,reg_a[6],reg_b[6]>                   779          1    Covered              
        bin <op_move,reg_a[5],reg_b[6]>                   733          1    Covered              
        bin <op_move,reg_a[7],reg_b[6]>                   737          1    Covered              
        bin <op_move,reg_a[4],reg_b[1]>                   716          1    Covered              
        bin <op_move,reg_a[6],reg_b[1]>                   725          1    Covered              
        bin <op_move,reg_a[5],reg_b[1]>                   735          1    Covered              
        bin <op_move,reg_a[7],reg_b[1]>                   783          1    Covered              
        bin <op_move,reg_a[4],reg_b[5]>                   737          1    Covered              
        bin <op_move,reg_a[6],reg_b[5]>                   778          1    Covered              
        bin <op_move,reg_a[5],reg_b[5]>                   724          1    Covered              
        bin <op_move,reg_a[7],reg_b[5]>                   778          1    Covered              
        bin <op_move,reg_a[4],reg_b[3]>                   718          1    Covered              
        bin <op_move,reg_a[6],reg_b[3]>                   748          1    Covered              
        bin <op_move,reg_a[5],reg_b[3]>                   735          1    Covered              
        bin <op_move,reg_a[7],reg_b[3]>                   778          1    Covered              
        bin <op_move,reg_a[4],reg_b[7]>                   749          1    Covered              
        bin <op_move,reg_a[6],reg_b[7]>                   720          1    Covered              
        bin <op_move,reg_a[5],reg_b[7]>                   752          1    Covered              
        bin <op_move,reg_a[7],reg_b[7]>                   803          1    Covered              
        bin <op_and,reg_a[4],reg_b[0]>                    699          1    Covered              
        bin <op_and,reg_a[6],reg_b[0]>                    728          1    Covered              
        bin <op_and,reg_a[5],reg_b[0]>                    783          1    Covered              
        bin <op_and,reg_a[7],reg_b[0]>                    728          1    Covered              
        bin <op_or,reg_a[4],reg_b[0]>                     741          1    Covered              
        bin <op_or,reg_a[6],reg_b[0]>                     724          1    Covered              
        bin <op_or,reg_a[5],reg_b[0]>                     725          1    Covered              
        bin <op_or,reg_a[7],reg_b[0]>                     722          1    Covered              
        bin <op_and,reg_a[4],reg_b[4]>                    752          1    Covered              
        bin <op_and,reg_a[6],reg_b[4]>                    738          1    Covered              
        bin <op_and,reg_a[5],reg_b[4]>                    715          1    Covered              
        bin <op_and,reg_a[7],reg_b[4]>                    755          1    Covered              
        bin <op_or,reg_a[4],reg_b[4]>                     708          1    Covered              
        bin <op_or,reg_a[6],reg_b[4]>                     701          1    Covered              
        bin <op_or,reg_a[5],reg_b[4]>                     734          1    Covered              
        bin <op_or,reg_a[7],reg_b[4]>                     754          1    Covered              
        bin <op_and,reg_a[4],reg_b[2]>                    738          1    Covered              
        bin <op_and,reg_a[6],reg_b[2]>                    704          1    Covered              
        bin <op_and,reg_a[5],reg_b[2]>                    757          1    Covered              
        bin <op_and,reg_a[7],reg_b[2]>                    719          1    Covered              
        bin <op_or,reg_a[4],reg_b[2]>                     727          1    Covered              
        bin <op_or,reg_a[6],reg_b[2]>                     726          1    Covered              
        bin <op_or,reg_a[5],reg_b[2]>                     731          1    Covered              
        bin <op_or,reg_a[7],reg_b[2]>                     748          1    Covered              
        bin <op_and,reg_a[4],reg_b[6]>                    723          1    Covered              
        bin <op_and,reg_a[6],reg_b[6]>                    765          1    Covered              
        bin <op_and,reg_a[5],reg_b[6]>                    709          1    Covered              
        bin <op_and,reg_a[7],reg_b[6]>                    747          1    Covered              
        bin <op_or,reg_a[4],reg_b[6]>                     770          1    Covered              
        bin <op_or,reg_a[6],reg_b[6]>                     719          1    Covered              
        bin <op_or,reg_a[5],reg_b[6]>                     740          1    Covered              
        bin <op_or,reg_a[7],reg_b[6]>                     705          1    Covered              
        bin <op_and,reg_a[4],reg_b[1]>                    722          1    Covered              
        bin <op_and,reg_a[6],reg_b[1]>                    756          1    Covered              
        bin <op_and,reg_a[5],reg_b[1]>                    756          1    Covered              
        bin <op_and,reg_a[7],reg_b[1]>                    784          1    Covered              
        bin <op_or,reg_a[4],reg_b[1]>                     737          1    Covered              
        bin <op_or,reg_a[6],reg_b[1]>                     740          1    Covered              
        bin <op_or,reg_a[5],reg_b[1]>                     725          1    Covered              
        bin <op_or,reg_a[7],reg_b[1]>                     796          1    Covered              
        bin <op_and,reg_a[4],reg_b[5]>                    764          1    Covered              
        bin <op_and,reg_a[6],reg_b[5]>                    711          1    Covered              
        bin <op_and,reg_a[5],reg_b[5]>                    754          1    Covered              
        bin <op_and,reg_a[7],reg_b[5]>                    762          1    Covered              
        bin <op_or,reg_a[4],reg_b[5]>                     740          1    Covered              
        bin <op_or,reg_a[6],reg_b[5]>                     717          1    Covered              
        bin <op_or,reg_a[5],reg_b[5]>                     700          1    Covered              
        bin <op_or,reg_a[7],reg_b[5]>                     750          1    Covered              
        bin <op_and,reg_a[4],reg_b[3]>                    767          1    Covered              
        bin <op_and,reg_a[6],reg_b[3]>                    722          1    Covered              
        bin <op_and,reg_a[5],reg_b[3]>                    696          1    Covered              
        bin <op_and,reg_a[7],reg_b[3]>                    745          1    Covered              
        bin <op_or,reg_a[4],reg_b[3]>                     726          1    Covered              
        bin <op_or,reg_a[6],reg_b[3]>                     727          1    Covered              
        bin <op_or,reg_a[5],reg_b[3]>                     737          1    Covered              
        bin <op_or,reg_a[7],reg_b[3]>                     729          1    Covered              
        bin <op_and,reg_a[4],reg_b[7]>                    668          1    Covered              
        bin <op_and,reg_a[6],reg_b[7]>                    763          1    Covered              
        bin <op_and,reg_a[5],reg_b[7]>                    729          1    Covered              
        bin <op_and,reg_a[7],reg_b[7]>                    753          1    Covered              
        bin <op_or,reg_a[4],reg_b[7]>                     726          1    Covered              
        bin <op_or,reg_a[6],reg_b[7]>                     730          1    Covered              
        bin <op_or,reg_a[5],reg_b[7]>                     740          1    Covered              
        bin <op_or,reg_a[7],reg_b[7]>                     729          1    Covered              
        bin <op_xor,reg_a[4],reg_b[0]>                    723          1    Covered              
        bin <op_xor,reg_a[6],reg_b[0]>                    778          1    Covered              
        bin <op_xor,reg_a[5],reg_b[0]>                    729          1    Covered              
        bin <op_xor,reg_a[7],reg_b[0]>                    730          1    Covered              
        bin <op_xor,reg_a[4],reg_b[4]>                    771          1    Covered              
        bin <op_xor,reg_a[6],reg_b[4]>                    715          1    Covered              
        bin <op_xor,reg_a[5],reg_b[4]>                    752          1    Covered              
        bin <op_xor,reg_a[7],reg_b[4]>                    737          1    Covered              
        bin <op_xor,reg_a[4],reg_b[2]>                    733          1    Covered              
        bin <op_xor,reg_a[6],reg_b[2]>                    797          1    Covered              
        bin <op_xor,reg_a[5],reg_b[2]>                    728          1    Covered              
        bin <op_xor,reg_a[7],reg_b[2]>                    755          1    Covered              
        bin <op_xor,reg_a[4],reg_b[6]>                    757          1    Covered              
        bin <op_xor,reg_a[6],reg_b[6]>                    774          1    Covered              
        bin <op_xor,reg_a[5],reg_b[6]>                    759          1    Covered              
        bin <op_xor,reg_a[7],reg_b[6]>                    778          1    Covered              
        bin <op_xor,reg_a[4],reg_b[1]>                    797          1    Covered              
        bin <op_xor,reg_a[6],reg_b[1]>                    765          1    Covered              
        bin <op_xor,reg_a[5],reg_b[1]>                    702          1    Covered              
        bin <op_xor,reg_a[7],reg_b[1]>                    780          1    Covered              
        bin <op_xor,reg_a[4],reg_b[5]>                    814          1    Covered              
        bin <op_xor,reg_a[6],reg_b[5]>                    731          1    Covered              
        bin <op_xor,reg_a[5],reg_b[5]>                    727          1    Covered              
        bin <op_xor,reg_a[7],reg_b[5]>                    792          1    Covered              
        bin <op_xor,reg_a[4],reg_b[3]>                    752          1    Covered              
        bin <op_xor,reg_a[6],reg_b[3]>                    770          1    Covered              
        bin <op_xor,reg_a[5],reg_b[3]>                    704          1    Covered              
        bin <op_xor,reg_a[7],reg_b[3]>                    759          1    Covered              
        bin <op_xor,reg_a[4],reg_b[7]>                    736          1    Covered              
        bin <op_xor,reg_a[6],reg_b[7]>                    746          1    Covered              
        bin <op_xor,reg_a[5],reg_b[7]>                    734          1    Covered              
        bin <op_xor,reg_a[7],reg_b[7]>                    742          1    Covered              
        bin <op_not,reg_a[4],reg_b[0]>                   5906          1    Covered              
        bin <op_not,reg_a[6],reg_b[0]>                   5997          1    Covered              
        bin <op_not,reg_a[5],reg_b[0]>                   5911          1    Covered              
        bin <op_not,reg_a[7],reg_b[0]>                   5961          1    Covered              
        bin <op_add,reg_a[4],reg_b[0]>                    711          1    Covered              
        bin <op_add,reg_a[6],reg_b[0]>                    708          1    Covered              
        bin <op_add,reg_a[5],reg_b[0]>                    712          1    Covered              
        bin <op_add,reg_a[7],reg_b[0]>                    749          1    Covered              
        bin <op_addc,reg_a[4],reg_b[0]>                   739          1    Covered              
        bin <op_addc,reg_a[6],reg_b[0]>                   806          1    Covered              
        bin <op_addc,reg_a[5],reg_b[0]>                   788          1    Covered              
        bin <op_addc,reg_a[7],reg_b[0]>                   749          1    Covered              
        bin <op_add,reg_a[4],reg_b[4]>                    691          1    Covered              
        bin <op_add,reg_a[6],reg_b[4]>                    742          1    Covered              
        bin <op_add,reg_a[5],reg_b[4]>                    742          1    Covered              
        bin <op_add,reg_a[7],reg_b[4]>                    742          1    Covered              
        bin <op_addc,reg_a[4],reg_b[4]>                   792          1    Covered              
        bin <op_addc,reg_a[6],reg_b[4]>                   743          1    Covered              
        bin <op_addc,reg_a[5],reg_b[4]>                   688          1    Covered              
        bin <op_addc,reg_a[7],reg_b[4]>                   732          1    Covered              
        bin <op_add,reg_a[4],reg_b[2]>                    737          1    Covered              
        bin <op_add,reg_a[6],reg_b[2]>                    767          1    Covered              
        bin <op_add,reg_a[5],reg_b[2]>                    744          1    Covered              
        bin <op_add,reg_a[7],reg_b[2]>                    721          1    Covered              
        bin <op_addc,reg_a[4],reg_b[2]>                   767          1    Covered              
        bin <op_addc,reg_a[6],reg_b[2]>                   684          1    Covered              
        bin <op_addc,reg_a[5],reg_b[2]>                   755          1    Covered              
        bin <op_addc,reg_a[7],reg_b[2]>                   744          1    Covered              
        bin <op_add,reg_a[4],reg_b[6]>                    763          1    Covered              
        bin <op_add,reg_a[6],reg_b[6]>                    763          1    Covered              
        bin <op_add,reg_a[5],reg_b[6]>                    689          1    Covered              
        bin <op_add,reg_a[7],reg_b[6]>                    784          1    Covered              
        bin <op_addc,reg_a[4],reg_b[6]>                   718          1    Covered              
        bin <op_addc,reg_a[6],reg_b[6]>                   733          1    Covered              
        bin <op_addc,reg_a[5],reg_b[6]>                   720          1    Covered              
        bin <op_addc,reg_a[7],reg_b[6]>                   781          1    Covered              
        bin <op_add,reg_a[4],reg_b[1]>                    790          1    Covered              
        bin <op_add,reg_a[6],reg_b[1]>                    763          1    Covered              
        bin <op_add,reg_a[5],reg_b[1]>                    793          1    Covered              
        bin <op_add,reg_a[7],reg_b[1]>                    700          1    Covered              
        bin <op_addc,reg_a[4],reg_b[1]>                   735          1    Covered              
        bin <op_addc,reg_a[6],reg_b[1]>                   749          1    Covered              
        bin <op_addc,reg_a[5],reg_b[1]>                   751          1    Covered              
        bin <op_addc,reg_a[7],reg_b[1]>                   735          1    Covered              
        bin <op_add,reg_a[4],reg_b[5]>                    781          1    Covered              
        bin <op_add,reg_a[6],reg_b[5]>                    748          1    Covered              
        bin <op_add,reg_a[5],reg_b[5]>                    673          1    Covered              
        bin <op_add,reg_a[7],reg_b[5]>                    807          1    Covered              
        bin <op_addc,reg_a[4],reg_b[5]>                   781          1    Covered              
        bin <op_addc,reg_a[6],reg_b[5]>                   758          1    Covered              
        bin <op_addc,reg_a[5],reg_b[5]>                   738          1    Covered              
        bin <op_addc,reg_a[7],reg_b[5]>                   754          1    Covered              
        bin <op_add,reg_a[4],reg_b[3]>                    794          1    Covered              
        bin <op_add,reg_a[6],reg_b[3]>                    762          1    Covered              
        bin <op_add,reg_a[5],reg_b[3]>                    718          1    Covered              
        bin <op_add,reg_a[7],reg_b[3]>                    760          1    Covered              
        bin <op_addc,reg_a[4],reg_b[3]>                   754          1    Covered              
        bin <op_addc,reg_a[6],reg_b[3]>                   746          1    Covered              
        bin <op_addc,reg_a[5],reg_b[3]>                   789          1    Covered              
        bin <op_addc,reg_a[7],reg_b[3]>                   742          1    Covered              
        bin <op_add,reg_a[4],reg_b[7]>                    747          1    Covered              
        bin <op_add,reg_a[6],reg_b[7]>                    758          1    Covered              
        bin <op_add,reg_a[5],reg_b[7]>                    757          1    Covered              
        bin <op_add,reg_a[7],reg_b[7]>                    727          1    Covered              
        bin <op_addc,reg_a[4],reg_b[7]>                   793          1    Covered              
        bin <op_addc,reg_a[6],reg_b[7]>                   715          1    Covered              
        bin <op_addc,reg_a[5],reg_b[7]>                   734          1    Covered              
        bin <op_addc,reg_a[7],reg_b[7]>                   727          1    Covered              
        bin <op_sub,reg_a[4],reg_b[0]>                    712          1    Covered              
        bin <op_sub,reg_a[6],reg_b[0]>                    727          1    Covered              
        bin <op_sub,reg_a[5],reg_b[0]>                    720          1    Covered              
        bin <op_sub,reg_a[7],reg_b[0]>                    681          1    Covered              
        bin <op_subc,reg_a[4],reg_b[0]>                   744          1    Covered              
        bin <op_subc,reg_a[6],reg_b[0]>                   714          1    Covered              
        bin <op_subc,reg_a[5],reg_b[0]>                   753          1    Covered              
        bin <op_subc,reg_a[7],reg_b[0]>                   746          1    Covered              
        bin <op_sub,reg_a[4],reg_b[4]>                    761          1    Covered              
        bin <op_sub,reg_a[6],reg_b[4]>                    756          1    Covered              
        bin <op_sub,reg_a[5],reg_b[4]>                    746          1    Covered              
        bin <op_sub,reg_a[7],reg_b[4]>                    745          1    Covered              
        bin <op_subc,reg_a[4],reg_b[4]>                   757          1    Covered              
        bin <op_subc,reg_a[6],reg_b[4]>                   788          1    Covered              
        bin <op_subc,reg_a[5],reg_b[4]>                   777          1    Covered              
        bin <op_subc,reg_a[7],reg_b[4]>                   759          1    Covered              
        bin <op_sub,reg_a[4],reg_b[2]>                    783          1    Covered              
        bin <op_sub,reg_a[6],reg_b[2]>                    752          1    Covered              
        bin <op_sub,reg_a[5],reg_b[2]>                    750          1    Covered              
        bin <op_sub,reg_a[7],reg_b[2]>                    742          1    Covered              
        bin <op_subc,reg_a[4],reg_b[2]>                   723          1    Covered              
        bin <op_subc,reg_a[6],reg_b[2]>                   728          1    Covered              
        bin <op_subc,reg_a[5],reg_b[2]>                   701          1    Covered              
        bin <op_subc,reg_a[7],reg_b[2]>                   765          1    Covered              
        bin <op_sub,reg_a[4],reg_b[6]>                    782          1    Covered              
        bin <op_sub,reg_a[6],reg_b[6]>                    775          1    Covered              
        bin <op_sub,reg_a[5],reg_b[6]>                    781          1    Covered              
        bin <op_sub,reg_a[7],reg_b[6]>                    695          1    Covered              
        bin <op_subc,reg_a[4],reg_b[6]>                   761          1    Covered              
        bin <op_subc,reg_a[6],reg_b[6]>                   735          1    Covered              
        bin <op_subc,reg_a[5],reg_b[6]>                   752          1    Covered              
        bin <op_subc,reg_a[7],reg_b[6]>                   764          1    Covered              
        bin <op_sub,reg_a[4],reg_b[1]>                    735          1    Covered              
        bin <op_sub,reg_a[6],reg_b[1]>                    714          1    Covered              
        bin <op_sub,reg_a[5],reg_b[1]>                    759          1    Covered              
        bin <op_sub,reg_a[7],reg_b[1]>                    735          1    Covered              
        bin <op_subc,reg_a[4],reg_b[1]>                   761          1    Covered              
        bin <op_subc,reg_a[6],reg_b[1]>                   747          1    Covered              
        bin <op_subc,reg_a[5],reg_b[1]>                   728          1    Covered              
        bin <op_subc,reg_a[7],reg_b[1]>                   743          1    Covered              
        bin <op_sub,reg_a[4],reg_b[5]>                    784          1    Covered              
        bin <op_sub,reg_a[6],reg_b[5]>                    768          1    Covered              
        bin <op_sub,reg_a[5],reg_b[5]>                    753          1    Covered              
        bin <op_sub,reg_a[7],reg_b[5]>                    722          1    Covered              
        bin <op_subc,reg_a[4],reg_b[5]>                   718          1    Covered              
        bin <op_subc,reg_a[6],reg_b[5]>                   778          1    Covered              
        bin <op_subc,reg_a[5],reg_b[5]>                   766          1    Covered              
        bin <op_subc,reg_a[7],reg_b[5]>                   745          1    Covered              
        bin <op_sub,reg_a[4],reg_b[3]>                    713          1    Covered              
        bin <op_sub,reg_a[6],reg_b[3]>                    753          1    Covered              
        bin <op_sub,reg_a[5],reg_b[3]>                    774          1    Covered              
        bin <op_sub,reg_a[7],reg_b[3]>                    782          1    Covered              
        bin <op_subc,reg_a[4],reg_b[3]>                   765          1    Covered              
        bin <op_subc,reg_a[6],reg_b[3]>                   739          1    Covered              
        bin <op_subc,reg_a[5],reg_b[3]>                   735          1    Covered              
        bin <op_subc,reg_a[7],reg_b[3]>                   761          1    Covered              
        bin <op_sub,reg_a[4],reg_b[7]>                    739          1    Covered              
        bin <op_sub,reg_a[6],reg_b[7]>                    757          1    Covered              
        bin <op_sub,reg_a[5],reg_b[7]>                    723          1    Covered              
        bin <op_sub,reg_a[7],reg_b[7]>                    722          1    Covered              
        bin <op_subc,reg_a[4],reg_b[7]>                   713          1    Covered              
        bin <op_subc,reg_a[6],reg_b[7]>                   762          1    Covered              
        bin <op_subc,reg_a[5],reg_b[7]>                   703          1    Covered              
        bin <op_subc,reg_a[7],reg_b[7]>                   706          1    Covered              
        bin <op_comp,reg_a[4],reg_b[0]>                   767          1    Covered              
        bin <op_comp,reg_a[6],reg_b[0]>                   731          1    Covered              
        bin <op_comp,reg_a[5],reg_b[0]>                   738          1    Covered              
        bin <op_comp,reg_a[7],reg_b[0]>                   750          1    Covered              
        bin <op_comp,reg_a[4],reg_b[4]>                   726          1    Covered              
        bin <op_comp,reg_a[6],reg_b[4]>                   735          1    Covered              
        bin <op_comp,reg_a[5],reg_b[4]>                   763          1    Covered              
        bin <op_comp,reg_a[7],reg_b[4]>                   720          1    Covered              
        bin <op_comp,reg_a[4],reg_b[2]>                   808          1    Covered              
        bin <op_comp,reg_a[6],reg_b[2]>                   742          1    Covered              
        bin <op_comp,reg_a[5],reg_b[2]>                   750          1    Covered              
        bin <op_comp,reg_a[7],reg_b[2]>                   737          1    Covered              
        bin <op_comp,reg_a[4],reg_b[6]>                   751          1    Covered              
        bin <op_comp,reg_a[6],reg_b[6]>                   764          1    Covered              
        bin <op_comp,reg_a[5],reg_b[6]>                   760          1    Covered              
        bin <op_comp,reg_a[7],reg_b[6]>                   739          1    Covered              
        bin <op_comp,reg_a[4],reg_b[1]>                   737          1    Covered              
        bin <op_comp,reg_a[6],reg_b[1]>                   739          1    Covered              
        bin <op_comp,reg_a[5],reg_b[1]>                   703          1    Covered              
        bin <op_comp,reg_a[7],reg_b[1]>                   751          1    Covered              
        bin <op_comp,reg_a[4],reg_b[5]>                   735          1    Covered              
        bin <op_comp,reg_a[6],reg_b[5]>                   760          1    Covered              
        bin <op_comp,reg_a[5],reg_b[5]>                   728          1    Covered              
        bin <op_comp,reg_a[7],reg_b[5]>                   742          1    Covered              
        bin <op_comp,reg_a[4],reg_b[3]>                   717          1    Covered              
        bin <op_comp,reg_a[6],reg_b[3]>                   719          1    Covered              
        bin <op_comp,reg_a[5],reg_b[3]>                   748          1    Covered              
        bin <op_comp,reg_a[7],reg_b[3]>                   759          1    Covered              
        bin <op_comp,reg_a[4],reg_b[7]>                   719          1    Covered              
        bin <op_comp,reg_a[6],reg_b[7]>                   764          1    Covered              
        bin <op_comp,reg_a[5],reg_b[7]>                   773          1    Covered              
        bin <op_comp,reg_a[7],reg_b[7]>                   781          1    Covered              
        bin <op_inc,reg_a[4],reg_b[0]>                   5946          1    Covered              
        bin <op_inc,reg_a[6],reg_b[0]>                   5946          1    Covered              
        bin <op_inc,reg_a[5],reg_b[0]>                   5963          1    Covered              
        bin <op_inc,reg_a[7],reg_b[0]>                   5872          1    Covered              
        bin <op_dec,reg_a[4],reg_b[0]>                   6004          1    Covered              
        bin <op_dec,reg_a[6],reg_b[0]>                   5927          1    Covered              
        bin <op_dec,reg_a[5],reg_b[0]>                   5906          1    Covered              
        bin <op_dec,reg_a[7],reg_b[0]>                   5975          1    Covered              
        bin <op_shr,reg_a[4],reg_b[0]>                   5944          1    Covered              
        bin <op_shr,reg_a[6],reg_b[0]>                   6043          1    Covered              
        bin <op_shr,reg_a[5],reg_b[0]>                   5973          1    Covered              
        bin <op_shr,reg_a[7],reg_b[0]>                   5776          1    Covered              
        bin <op_shl,reg_a[4],reg_b[0]>                   5992          1    Covered              
        bin <op_shl,reg_a[6],reg_b[0]>                   6000          1    Covered              
        bin <op_shl,reg_a[5],reg_b[0]>                   6112          1    Covered              
        bin <op_shl,reg_a[7],reg_b[0]>                   5969          1    Covered              
        bin <op_shlc,reg_a[4],reg_b[0]>                  5998          1    Covered              
        bin <op_shlc,reg_a[6],reg_b[0]>                  6035          1    Covered              
        bin <op_shlc,reg_a[5],reg_b[0]>                  6070          1    Covered              
        bin <op_shlc,reg_a[7],reg_b[0]>                  5974          1    Covered              
        bin <op_shrc,reg_a[4],reg_b[0]>                  5792          1    Covered              
        bin <op_shrc,reg_a[6],reg_b[0]>                  5916          1    Covered              
        bin <op_shrc,reg_a[5],reg_b[0]>                  5934          1    Covered              
        bin <op_shrc,reg_a[7],reg_b[0]>                  5912          1    Covered              
        illegal_bin no_reg                                  0               ZERO                 
        illegal_bin only_reg_a                              0               ZERO                 
    Cross cross_op_and_flags                            99.6%        100    Uncovered            
        covered/total bins:                               499        501                      
        missing/total bins:                                 2        501                      
        % Hit:                                          99.6%        100                      
        bin <op_nop,carry[0],zero[0]>                   32601          1    Covered              
        bin <op_jump,carry[0],zero[0]>                  32467          1    Covered              
        bin <op_loadi,carry[0],zero[0]>                 32375          1    Covered              
        bin <op_jumpc,carry[0],zero[0]>                 32271          1    Covered              
        bin <op_nop,carry[0],zero[1]>                    2862          1    Covered              
        bin <op_jump,carry[0],zero[1]>                   2894          1    Covered              
        bin <op_loadi,carry[0],zero[1]>                  2952          1    Covered              
        bin <op_jumpc,carry[0],zero[1]>                  2930          1    Covered              
        bin <op_nop,carry[0],trans_00>                  32600          1    Covered              
        bin <op_jump,carry[0],trans_00>                 32467          1    Covered              
        bin <op_loadi,carry[0],trans_00>                32375          1    Covered              
        bin <op_jumpc,carry[0],trans_00>                32271          1    Covered              
        bin <op_nop,carry[0],trans_11>                   2862          1    Covered              
        bin <op_jump,carry[0],trans_11>                  2894          1    Covered              
        bin <op_loadi,carry[0],trans_11>                 2952          1    Covered              
        bin <op_jumpc,carry[0],trans_11>                 2930          1    Covered              
        bin <op_jumpz,carry[0],zero[0]>                 32713          1    Covered              
        bin <op_move,carry[0],zero[0]>                  32767          1    Covered              
        bin <op_jumpz,carry[0],zero[1]>                  2827          1    Covered              
        bin <op_move,carry[0],zero[1]>                   2865          1    Covered              
        bin <op_jumpz,carry[0],trans_00>                32713          1    Covered              
        bin <op_move,carry[0],trans_00>                 32767          1    Covered              
        bin <op_jumpz,carry[0],trans_11>                 2827          1    Covered              
        bin <op_move,carry[0],trans_11>                  2865          1    Covered              
        bin <op_and,carry[0],zero[0]>                   41093          1    Covered              
        bin <op_or,carry[0],zero[0]>                    46727          1    Covered              
        bin <op_and,carry[0],zero[1]>                    6329          1    Covered              
        bin <op_or,carry[0],zero[1]>                      519          1    Covered              
        bin <op_and,carry[0],trans_00>                  39179          1    Covered              
        bin <op_or,carry[0],trans_00>                   43974          1    Covered              
        bin <op_and,carry[0],trans_01>                   5297          1    Covered              
        bin <op_or,carry[0],trans_01>                     391          1    Covered              
        bin <op_and,carry[0],trans_10>                   1914          1    Covered              
        bin <op_or,carry[0],trans_10>                    2753          1    Covered              
        bin <op_and,carry[0],trans_11>                   1032          1    Covered              
        bin <op_or,carry[0],trans_11>                     128          1    Covered              
        bin <op_xor,carry[0],zero[0]>                   40842          1    Covered              
        bin <op_add,carry[0],zero[0]>                   27893          1    Covered              
        bin <op_not,carry[0],zero[0]>                   46934          1    Covered              
        bin <op_addc,carry[0],zero[0]>                  27949          1    Covered              
        bin <op_xor,carry[0],zero[1]>                    6794          1    Covered              
        bin <op_add,carry[0],zero[1]>                     514          1    Covered              
        bin <op_not,carry[0],zero[1]>                     745          1    Covered              
        bin <op_addc,carry[0],zero[1]>                    393          1    Covered              
        bin <op_xor,carry[0],trans_00>                  38293          1    Covered              
        bin <op_add,carry[0],trans_00>                  25929          1    Covered              
        bin <op_not,carry[0],trans_00>                  43980          1    Covered              
        bin <op_addc,carry[0],trans_00>                 25963          1    Covered              
        bin <op_xor,carry[0],trans_01>                   6296          1    Covered              
        bin <op_add,carry[0],trans_01>                    393          1    Covered              
        bin <op_not,carry[0],trans_01>                    689          1    Covered              
        bin <op_addc,carry[0],trans_01>                   279          1    Covered              
        bin <op_xor,carry[0],trans_10>                   2549          1    Covered              
        bin <op_add,carry[0],trans_10>                   1964          1    Covered              
        bin <op_not,carry[0],trans_10>                   2954          1    Covered              
        bin <op_addc,carry[0],trans_10>                  1986          1    Covered              
        bin <op_xor,carry[0],trans_11>                    498          1    Covered              
        bin <op_add,carry[0],trans_11>                    121          1    Covered              
        bin <op_not,carry[0],trans_11>                     56          1    Covered              
        bin <op_addc,carry[0],trans_11>                   114          1    Covered              
        bin <op_sub,carry[0],zero[0]>                   20449          1    Covered              
        bin <op_subc,carry[0],zero[0]>                  20150          1    Covered              
        bin <op_sub,carry[0],zero[1]>                    6725          1    Covered              
        bin <op_subc,carry[0],zero[1]>                   5002          1    Covered              
        bin <op_sub,carry[0],trans_00>                  19200          1    Covered              
        bin <op_subc,carry[0],trans_00>                 18971          1    Covered              
        bin <op_sub,carry[0],trans_01>                   6261          1    Covered              
        bin <op_subc,carry[0],trans_01>                  4542          1    Covered              
        bin <op_sub,carry[0],trans_10>                   1249          1    Covered              
        bin <op_subc,carry[0],trans_10>                  1179          1    Covered              
        bin <op_sub,carry[0],trans_11>                    464          1    Covered              
        bin <op_subc,carry[0],trans_11>                   460          1    Covered              
        bin <op_comp,carry[0],zero[0]>                  20662          1    Covered              
        bin <op_comp,carry[0],zero[1]>                   6740          1    Covered              
        bin <op_comp,carry[0],trans_00>                 19382          1    Covered              
        bin <op_comp,carry[0],trans_01>                  6266          1    Covered              
        bin <op_comp,carry[0],trans_10>                  1280          1    Covered              
        bin <op_comp,carry[0],trans_11>                   474          1    Covered              
        bin <op_inc,carry[0],zero[0]>                   46972          1    Covered              
        bin <op_inc,carry[0],trans_00>                  44077          1    Covered              
        bin <op_inc,carry[0],trans_10>                   2895          1    Covered              
        bin <op_dec,carry[0],zero[0]>                   44501          1    Covered              
        bin <op_shr,carry[0],zero[0]>                   24443          1    Covered              
        bin <op_shl,carry[0],zero[0]>                   25176          1    Covered              
        bin <op_shlc,carry[0],zero[0]>                  25849          1    Covered              
        bin <op_dec,carry[0],zero[1]>                     322          1    Covered              
        bin <op_shr,carry[0],zero[1]>                    2476          1    Covered              
        bin <op_shl,carry[0],zero[1]>                    2520          1    Covered              
        bin <op_shlc,carry[0],zero[1]>                   1955          1    Covered              
        bin <op_dec,carry[0],trans_00>                  42141          1    Covered              
        bin <op_shr,carry[0],trans_00>                  23093          1    Covered              
        bin <op_shl,carry[0],trans_00>                  23785          1    Covered              
        bin <op_shlc,carry[0],trans_00>                 24428          1    Covered              
        bin <op_dec,carry[0],trans_01>                    305          1    Covered              
        bin <op_shr,carry[0],trans_01>                   1999          1    Covered              
        bin <op_shl,carry[0],trans_01>                   1981          1    Covered              
        bin <op_shlc,carry[0],trans_01>                  1482          1    Covered              
        bin <op_dec,carry[0],trans_10>                   2360          1    Covered              
        bin <op_shr,carry[0],trans_10>                   1350          1    Covered              
        bin <op_shl,carry[0],trans_10>                   1391          1    Covered              
        bin <op_shlc,carry[0],trans_10>                  1421          1    Covered              
        bin <op_dec,carry[0],trans_11>                     17          1    Covered              
        bin <op_shr,carry[0],trans_11>                    477          1    Covered              
        bin <op_shl,carry[0],trans_11>                    539          1    Covered              
        bin <op_shlc,carry[0],trans_11>                   473          1    Covered              
        bin <op_shrc,carry[0],zero[0]>                  25094          1    Covered              
        bin <op_shrc,carry[0],zero[1]>                   1958          1    Covered              
        bin <op_shrc,carry[0],trans_00>                 23769          1    Covered              
        bin <op_shrc,carry[0],trans_01>                  1469          1    Covered              
        bin <op_shrc,carry[0],trans_10>                  1325          1    Covered              
        bin <op_shrc,carry[0],trans_11>                   489          1    Covered              
        bin <op_nop,carry[1],zero[0]>                   12325          1    Covered              
        bin <op_jump,carry[1],zero[0]>                  12309          1    Covered              
        bin <op_loadi,carry[1],zero[0]>                 12196          1    Covered              
        bin <op_jumpc,carry[1],zero[0]>                 12423          1    Covered              
        bin <op_nop,carry[1],zero[1]>                      92          1    Covered              
        bin <op_jump,carry[1],zero[1]>                    109          1    Covered              
        bin <op_loadi,carry[1],zero[1]>                   106          1    Covered              
        bin <op_jumpc,carry[1],zero[1]>                   103          1    Covered              
        bin <op_nop,carry[1],trans_00>                  12325          1    Covered              
        bin <op_jump,carry[1],trans_00>                 12309          1    Covered              
        bin <op_loadi,carry[1],trans_00>                12196          1    Covered              
        bin <op_jumpc,carry[1],trans_00>                12423          1    Covered              
        bin <op_nop,carry[1],trans_11>                     92          1    Covered              
        bin <op_jump,carry[1],trans_11>                   109          1    Covered              
        bin <op_loadi,carry[1],trans_11>                  106          1    Covered              
        bin <op_jumpc,carry[1],trans_11>                  103          1    Covered              
        bin <op_jumpz,carry[1],zero[0]>                 12347          1    Covered              
        bin <op_move,carry[1],zero[0]>                  12395          1    Covered              
        bin <op_jumpz,carry[1],zero[1]>                   111          1    Covered              
        bin <op_move,carry[1],zero[1]>                     94          1    Covered              
        bin <op_jumpz,carry[1],trans_00>                12347          1    Covered              
        bin <op_move,carry[1],trans_00>                 12395          1    Covered              
        bin <op_jumpz,carry[1],trans_11>                  111          1    Covered              
        bin <op_move,carry[1],trans_11>                    94          1    Covered              
        bin <op_add,carry[1],zero[0]>                   19169          1    Covered              
        bin <op_addc,carry[1],zero[0]>                  19391          1    Covered              
        bin <op_add,carry[1],zero[1]>                      55          1    Covered              
        bin <op_addc,carry[1],zero[1]>                     78          1    Covered              
        bin <op_add,carry[1],trans_00>                  18191          1    Covered              
        bin <op_addc,carry[1],trans_00>                 18446          1    Covered              
        bin <op_add,carry[1],trans_01>                     50          1    Covered              
        bin <op_addc,carry[1],trans_01>                    69          1    Covered              
        bin <op_add,carry[1],trans_10>                    978          1    Covered              
        bin <op_addc,carry[1],trans_10>                   945          1    Covered              
        bin <op_add,carry[1],trans_11>                      5          1    Covered              
        bin <op_addc,carry[1],trans_11>                     9          1    Covered              
        bin <op_sub,carry[1],zero[0]>                   20127          1    Covered              
        bin <op_sub,carry[1],trans_00>                  18860          1    Covered              
        bin <op_sub,carry[1],trans_10>                   1267          1    Covered              
        bin <op_subc,carry[1],zero[0]>                  22033          1    Covered              
        bin <op_subc,carry[1],zero[1]>                      9          1    Covered              
        bin <op_subc,carry[1],trans_00>                 20758          1    Covered              
        bin <op_subc,carry[1],trans_01>                     9          1    Covered              
        bin <op_subc,carry[1],trans_10>                  1275          1    Covered              
        bin <op_comp,carry[1],zero[0]>                  20463          1    Covered              
        bin <op_comp,carry[1],trans_00>                 19152          1    Covered              
        bin <op_comp,carry[1],trans_10>                  1311          1    Covered              
        bin <op_inc,carry[1],zero[1]>                     755          1    Covered              
        bin <op_inc,carry[1],trans_01>                    710          1    Covered              
        bin <op_inc,carry[1],trans_11>                     45          1    Covered              
        bin <op_dec,carry[1],zero[0]>                    2591          1    Covered              
        bin <op_dec,carry[1],trans_00>                   2029          1    Covered              
        bin <op_dec,carry[1],trans_10>                    562          1    Covered              
        bin <op_shl,carry[1],zero[0]>                   19815          1    Covered              
        bin <op_shl,carry[1],zero[1]>                      92          1    Covered              
        bin <op_shl,carry[1],trans_00>                  18787          1    Covered              
        bin <op_shl,carry[1],trans_01>                     86          1    Covered              
        bin <op_shl,carry[1],trans_10>                   1028          1    Covered              
        bin <op_shl,carry[1],trans_11>                      6          1    Covered              
        bin <op_shr,carry[1],zero[0]>                   20156          1    Covered              
        bin <op_shlc,carry[1],zero[0]>                  19798          1    Covered              
        bin <op_shr,carry[1],zero[1]>                     354          1    Covered              
        bin <op_shlc,carry[1],zero[1]>                     63          1    Covered              
        bin <op_shr,carry[1],trans_00>                  19049          1    Covered              
        bin <op_shlc,carry[1],trans_00>                 18726          1    Covered              
        bin <op_shr,carry[1],trans_01>                    334          1    Covered              
        bin <op_shlc,carry[1],trans_01>                    60          1    Covered              
        bin <op_shr,carry[1],trans_10>                   1107          1    Covered              
        bin <op_shlc,carry[1],trans_10>                  1072          1    Covered              
        bin <op_shr,carry[1],trans_11>                     20          1    Covered              
        bin <op_shlc,carry[1],trans_11>                     3          1    Covered              
        bin <op_shrc,carry[1],zero[0]>                  19962          1    Covered              
        bin <op_shrc,carry[1],zero[1]>                    234          1    Covered              
        bin <op_shrc,carry[1],trans_00>                 18901          1    Covered              
        bin <op_shrc,carry[1],trans_01>                   209          1    Covered              
        bin <op_shrc,carry[1],trans_10>                  1061          1    Covered              
        bin <op_shrc,carry[1],trans_11>                    25          1    Covered              
        bin <op_nop,trans_00,zero[0]>                   32600          1    Covered              
        bin <op_jump,trans_00,zero[0]>                  32467          1    Covered              
        bin <op_loadi,trans_00,zero[0]>                 32375          1    Covered              
        bin <op_jumpc,trans_00,zero[0]>                 32271          1    Covered              
        bin <op_nop,trans_00,zero[1]>                    2862          1    Covered              
        bin <op_jump,trans_00,zero[1]>                   2894          1    Covered              
        bin <op_loadi,trans_00,zero[1]>                  2952          1    Covered              
        bin <op_jumpc,trans_00,zero[1]>                  2930          1    Covered              
        bin <op_nop,trans_00,trans_00>                  32600          1    Covered              
        bin <op_jump,trans_00,trans_00>                 32467          1    Covered              
        bin <op_loadi,trans_00,trans_00>                32375          1    Covered              
        bin <op_jumpc,trans_00,trans_00>                32271          1    Covered              
        bin <op_nop,trans_00,trans_11>                   2862          1    Covered              
        bin <op_jump,trans_00,trans_11>                  2894          1    Covered              
        bin <op_loadi,trans_00,trans_11>                 2952          1    Covered              
        bin <op_jumpc,trans_00,trans_11>                 2930          1    Covered              
        bin <op_jumpz,trans_00,zero[0]>                 32713          1    Covered              
        bin <op_move,trans_00,zero[0]>                  32767          1    Covered              
        bin <op_jumpz,trans_00,zero[1]>                  2827          1    Covered              
        bin <op_move,trans_00,zero[1]>                   2865          1    Covered              
        bin <op_jumpz,trans_00,trans_00>                32713          1    Covered              
        bin <op_move,trans_00,trans_00>                 32767          1    Covered              
        bin <op_jumpz,trans_00,trans_11>                 2827          1    Covered              
        bin <op_move,trans_00,trans_11>                  2865          1    Covered              
        bin <op_and,trans_00,zero[0]>                   29971          1    Covered              
        bin <op_or,trans_00,zero[0]>                    34575          1    Covered              
        bin <op_and,trans_00,zero[1]>                    4956          1    Covered              
        bin <op_or,trans_00,zero[1]>                      415          1    Covered              
        bin <op_and,trans_00,trans_00>                  28127          1    Covered              
        bin <op_or,trans_00,trans_00>                   31927          1    Covered              
        bin <op_and,trans_00,trans_01>                   3964          1    Covered              
        bin <op_or,trans_00,trans_01>                     291          1    Covered              
        bin <op_and,trans_00,trans_10>                   1844          1    Covered              
        bin <op_or,trans_00,trans_10>                    2648          1    Covered              
        bin <op_and,trans_00,trans_11>                    992          1    Covered              
        bin <op_or,trans_00,trans_11>                     124          1    Covered              
        bin <op_xor,trans_00,zero[0]>                   30243          1    Covered              
        bin <op_add,trans_00,zero[0]>                   21121          1    Covered              
        bin <op_not,trans_00,zero[0]>                   34816          1    Covered              
        bin <op_addc,trans_00,zero[0]>                  20987          1    Covered              
        bin <op_xor,trans_00,zero[1]>                    5116          1    Covered              
        bin <op_add,trans_00,zero[1]>                     414          1    Covered              
        bin <op_not,trans_00,zero[1]>                     519          1    Covered              
        bin <op_addc,trans_00,zero[1]>                    393          1    Covered              
        bin <op_xor,trans_00,trans_00>                  27801          1    Covered              
        bin <op_add,trans_00,trans_00>                  19236          1    Covered              
        bin <op_not,trans_00,trans_00>                  31969          1    Covered              
        bin <op_addc,trans_00,trans_00>                 19076          1    Covered              
        bin <op_xor,trans_00,trans_01>                   4637          1    Covered              
        bin <op_add,trans_00,trans_01>                    295          1    Covered              
        bin <op_not,trans_00,trans_01>                    466          1    Covered              
        bin <op_addc,trans_00,trans_01>                   279          1    Covered              
        bin <op_xor,trans_00,trans_10>                   2442          1    Covered              
        bin <op_add,trans_00,trans_10>                   1885          1    Covered              
        bin <op_not,trans_00,trans_10>                   2847          1    Covered              
        bin <op_addc,trans_00,trans_10>                  1911          1    Covered              
        bin <op_xor,trans_00,trans_11>                    479          1    Covered              
        bin <op_add,trans_00,trans_11>                    119          1    Covered              
        bin <op_not,trans_00,trans_11>                     53          1    Covered              
        bin <op_addc,trans_00,trans_11>                   114          1    Covered              
        bin <op_sub,trans_00,zero[0]>                   15151          1    Covered              
        bin <op_subc,trans_00,zero[0]>                  15084          1    Covered              
        bin <op_sub,trans_00,zero[1]>                    5031          1    Covered              
        bin <op_subc,trans_00,zero[1]>                   4982          1    Covered              
        bin <op_sub,trans_00,trans_00>                  13951          1    Covered              
        bin <op_subc,trans_00,trans_00>                 13955          1    Covered              
        bin <op_sub,trans_00,trans_01>                   4579          1    Covered              
        bin <op_subc,trans_00,trans_01>                  4523          1    Covered              
        bin <op_sub,trans_00,trans_10>                   1200          1    Covered              
        bin <op_subc,trans_00,trans_10>                  1129          1    Covered              
        bin <op_sub,trans_00,trans_11>                    452          1    Covered              
        bin <op_subc,trans_00,trans_11>                   459          1    Covered              
        bin <op_comp,trans_00,zero[0]>                  15281          1    Covered              
        bin <op_comp,trans_00,zero[1]>                   5021          1    Covered              
        bin <op_comp,trans_00,trans_00>                 14051          1    Covered              
        bin <op_comp,trans_00,trans_01>                  4570          1    Covered              
        bin <op_comp,trans_00,trans_10>                  1230          1    Covered              
        bin <op_comp,trans_00,trans_11>                   451          1    Covered              
        bin <op_inc,trans_00,zero[0]>                   34724          1    Covered              
        bin <op_inc,trans_00,trans_00>                  31934          1    Covered              
        bin <op_inc,trans_00,trans_10>                   2790          1    Covered              
        bin <op_dec,trans_00,zero[0]>                   32851          1    Covered              
        bin <op_shr,trans_00,zero[0]>                   18137          1    Covered              
        bin <op_shl,trans_00,zero[0]>                   18793          1    Covered              
        bin <op_shlc,trans_00,zero[0]>                  18892          1    Covered              
        bin <op_dec,trans_00,zero[1]>                     235          1    Covered              
        bin <op_shr,trans_00,zero[1]>                    1931          1    Covered              
        bin <op_shl,trans_00,zero[1]>                    1962          1    Covered              
        bin <op_shlc,trans_00,zero[1]>                   1955          1    Covered              
        bin <op_dec,trans_00,trans_00>                  30569          1    Covered              
        bin <op_shr,trans_00,trans_00>                  16832          1    Covered              
        bin <op_shl,trans_00,trans_00>                  17455          1    Covered              
        bin <op_shlc,trans_00,trans_00>                 17537          1    Covered              
        bin <op_dec,trans_00,trans_01>                    219          1    Covered              
        bin <op_shr,trans_00,trans_01>                   1471          1    Covered              
        bin <op_shl,trans_00,trans_01>                   1434          1    Covered              
        bin <op_shlc,trans_00,trans_01>                  1482          1    Covered              
        bin <op_dec,trans_00,trans_10>                   2282          1    Covered              
        bin <op_shr,trans_00,trans_10>                   1305          1    Covered              
        bin <op_shl,trans_00,trans_10>                   1338          1    Covered              
        bin <op_shlc,trans_00,trans_10>                  1355          1    Covered              
        bin <op_dec,trans_00,trans_11>                     16          1    Covered              
        bin <op_shr,trans_00,trans_11>                    460          1    Covered              
        bin <op_shl,trans_00,trans_11>                    528          1    Covered              
        bin <op_shlc,trans_00,trans_11>                   473          1    Covered              
        bin <op_shrc,trans_00,zero[0]>                  18053          1    Covered              
        bin <op_shrc,trans_00,zero[1]>                   1958          1    Covered              
        bin <op_shrc,trans_00,trans_00>                 16787          1    Covered              
        bin <op_shrc,trans_00,trans_01>                  1469          1    Covered              
        bin <op_shrc,trans_00,trans_10>                  1266          1    Covered              
        bin <op_shrc,trans_00,trans_11>                   489          1    Covered              
        bin <op_add,trans_01,zero[0]>                   13920          1    Covered              
        bin <op_addc,trans_01,zero[0]>                  13829          1    Covered              
        bin <op_add,trans_01,zero[1]>                      38          1    Covered              
        bin <op_addc,trans_01,zero[1]>                     46          1    Covered              
        bin <op_add,trans_01,trans_00>                  12976          1    Covered              
        bin <op_addc,trans_01,trans_00>                 12912          1    Covered              
        bin <op_add,trans_01,trans_01>                     34          1    Covered              
        bin <op_addc,trans_01,trans_01>                    38          1    Covered              
        bin <op_add,trans_01,trans_10>                    944          1    Covered              
        bin <op_addc,trans_01,trans_10>                   917          1    Covered              
        bin <op_add,trans_01,trans_11>                      4          1    Covered              
        bin <op_addc,trans_01,trans_11>                     8          1    Covered              
        bin <op_sub,trans_01,zero[0]>                   14925          1    Covered              
        bin <op_subc,trans_01,zero[0]>                  15067          1    Covered              
        bin <op_sub,trans_01,trans_00>                  13694          1    Covered              
        bin <op_subc,trans_01,trans_00>                 13857          1    Covered              
        bin <op_sub,trans_01,trans_10>                   1231          1    Covered              
        bin <op_subc,trans_01,trans_10>                  1210          1    Covered              
        bin <op_comp,trans_01,zero[0]>                  15080          1    Covered              
        bin <op_comp,trans_01,trans_00>                 13813          1    Covered              
        bin <op_comp,trans_01,trans_10>                  1267          1    Covered              
        bin <op_inc,trans_01,zero[1]>                     499          1    Covered              
        bin <op_inc,trans_01,trans_01>                    459          1    Covered              
        bin <op_inc,trans_01,trans_11>                     40          1    Covered              
        bin <op_dec,trans_01,zero[0]>                    2012          1    Covered              
        bin <op_dec,trans_01,trans_00>                   1484          1    Covered              
        bin <op_dec,trans_01,trans_10>                    528          1    Covered              
        bin <op_shl,trans_01,zero[0]>                   14350          1    Covered              
        bin <op_shl,trans_01,zero[1]>                      65          1    Covered              
        bin <op_shl,trans_01,trans_00>                  13357          1    Covered              
        bin <op_shl,trans_01,trans_01>                     60          1    Covered              
        bin <op_shl,trans_01,trans_10>                    993          1    Covered              
        bin <op_shl,trans_01,trans_11>                      5          1    Covered              
        bin <op_shr,trans_01,zero[0]>                   14844          1    Covered              
        bin <op_shlc,trans_01,zero[0]>                  14417          1    Covered              
        bin <op_shr,trans_01,zero[1]>                     278          1    Covered              
        bin <op_shlc,trans_01,zero[1]>                     63          1    Covered              
        bin <op_shr,trans_01,trans_00>                  13776          1    Covered              
        bin <op_shlc,trans_01,trans_00>                 13377          1    Covered              
        bin <op_shr,trans_01,trans_01>                    259          1    Covered              
        bin <op_shlc,trans_01,trans_01>                    60          1    Covered              
        bin <op_shr,trans_01,trans_10>                   1068          1    Covered              
        bin <op_shlc,trans_01,trans_10>                  1040          1    Covered              
        bin <op_shr,trans_01,trans_11>                     19          1    Covered              
        bin <op_shlc,trans_01,trans_11>                     3          1    Covered              
        bin <op_shrc,trans_01,zero[0]>                  14493          1    Covered              
        bin <op_shrc,trans_01,zero[1]>                    234          1    Covered              
        bin <op_shrc,trans_01,trans_00>                 13484          1    Covered              
        bin <op_shrc,trans_01,trans_01>                   209          1    Covered              
        bin <op_shrc,trans_01,trans_10>                  1009          1    Covered              
        bin <op_shrc,trans_01,trans_11>                    25          1    Covered              
        bin <op_and,trans_10,zero[0]>                   11122          1    Covered              
        bin <op_or,trans_10,zero[0]>                    12152          1    Covered              
        bin <op_and,trans_10,zero[1]>                    1373          1    Covered              
        bin <op_or,trans_10,zero[1]>                      104          1    Covered              
        bin <op_and,trans_10,trans_00>                  11052          1    Covered              
        bin <op_or,trans_10,trans_00>                   12047          1    Covered              
        bin <op_and,trans_10,trans_01>                   1333          1    Covered              
        bin <op_or,trans_10,trans_01>                     100          1    Covered              
        bin <op_and,trans_10,trans_10>                     70          1    Covered              
        bin <op_or,trans_10,trans_10>                     105          1    Covered              
        bin <op_and,trans_10,trans_11>                     40          1    Covered              
        bin <op_or,trans_10,trans_11>                       4          1    Covered              
        bin <op_xor,trans_10,zero[0]>                   10599          1    Covered              
        bin <op_sub,trans_10,zero[0]>                    5298          1    Covered              
        bin <op_not,trans_10,zero[0]>                   12118          1    Covered              
        bin <op_subc,trans_10,zero[0]>                   5066          1    Covered              
        bin <op_xor,trans_10,zero[1]>                    1678          1    Covered              
        bin <op_sub,trans_10,zero[1]>                    1694          1    Covered              
        bin <op_not,trans_10,zero[1]>                     226          1    Covered              
        bin <op_subc,trans_10,zero[1]>                     20          1    Covered              
        bin <op_xor,trans_10,trans_00>                  10492          1    Covered              
        bin <op_sub,trans_10,trans_00>                   5249          1    Covered              
        bin <op_not,trans_10,trans_00>                  12011          1    Covered              
        bin <op_subc,trans_10,trans_00>                  5016          1    Covered              
        bin <op_xor,trans_10,trans_01>                   1659          1    Covered              
        bin <op_sub,trans_10,trans_01>                   1682          1    Covered              
        bin <op_not,trans_10,trans_01>                    223          1    Covered              
        bin <op_subc,trans_10,trans_01>                    19          1    Covered              
        bin <op_xor,trans_10,trans_10>                    107          1    Covered              
        bin <op_sub,trans_10,trans_10>                     49          1    Covered              
        bin <op_not,trans_10,trans_10>                    107          1    Covered              
        bin <op_subc,trans_10,trans_10>                    50          1    Covered              
        bin <op_xor,trans_10,trans_11>                     19          1    Covered              
        bin <op_sub,trans_10,trans_11>                     12          1    Covered              
        bin <op_not,trans_10,trans_11>                      3          1    Covered              
        bin <op_subc,trans_10,trans_11>                     1          1    Covered              
        bin <op_add,trans_10,zero[0]>                    6772          1    Covered              
        bin <op_comp,trans_10,zero[0]>                   5381          1    Covered              
        bin <op_add,trans_10,zero[1]>                     100          1    Covered              
        bin <op_comp,trans_10,zero[1]>                   1719          1    Covered              
        bin <op_add,trans_10,trans_00>                   6693          1    Covered              
        bin <op_comp,trans_10,trans_00>                  5331          1    Covered              
        bin <op_add,trans_10,trans_01>                     98          1    Covered              
        bin <op_comp,trans_10,trans_01>                  1696          1    Covered              
        bin <op_add,trans_10,trans_10>                     79          1    Covered              
        bin <op_comp,trans_10,trans_10>                    50          1    Covered              
        bin <op_add,trans_10,trans_11>                      2          1    Covered              
        bin <op_comp,trans_10,trans_11>                    23          1    Covered              
        bin <op_addc,trans_10,zero[0]>                   6962          1    Covered              
        bin <op_inc,trans_10,zero[0]>                   12248          1    Covered              
        bin <op_addc,trans_10,trans_00>                  6887          1    Covered              
        bin <op_inc,trans_10,trans_00>                  12143          1    Covered              
        bin <op_addc,trans_10,trans_10>                    75          1    Covered              
        bin <op_inc,trans_10,trans_10>                    105          1    Covered              
        bin <op_dec,trans_10,zero[0]>                   11650          1    Covered              
        bin <op_shl,trans_10,zero[0]>                    6383          1    Covered              
        bin <op_dec,trans_10,zero[1]>                      87          1    Covered              
        bin <op_shl,trans_10,zero[1]>                     558          1    Covered              
        bin <op_dec,trans_10,trans_00>                  11572          1    Covered              
        bin <op_shl,trans_10,trans_00>                   6330          1    Covered              
        bin <op_dec,trans_10,trans_01>                     86          1    Covered              
        bin <op_shl,trans_10,trans_01>                    547          1    Covered              
        bin <op_dec,trans_10,trans_10>                     78          1    Covered              
        bin <op_shl,trans_10,trans_10>                     53          1    Covered              
        bin <op_dec,trans_10,trans_11>                      1          1    Covered              
        bin <op_shl,trans_10,trans_11>                     11          1    Covered              
        bin <op_shr,trans_10,zero[0]>                    6306          1    Covered              
        bin <op_shr,trans_10,zero[1]>                     545          1    Covered              
        bin <op_shr,trans_10,trans_00>                   6261          1    Covered              
        bin <op_shr,trans_10,trans_01>                    528          1    Covered              
        bin <op_shr,trans_10,trans_10>                     45          1    Covered              
        bin <op_shr,trans_10,trans_11>                     17          1    Covered              
        bin <op_shlc,trans_10,zero[0]>                   6957          1    Covered              
        bin <op_shlc,trans_10,trans_00>                  6891          1    Covered              
        bin <op_shlc,trans_10,trans_10>                    66          1    Covered              
        bin <op_shrc,trans_10,zero[0]>                   7041          1    Covered              
        bin <op_shrc,trans_10,trans_00>                  6982          1    Covered              
        bin <op_shrc,trans_10,trans_10>                    59          1    Covered              
        bin <op_nop,trans_11,zero[0]>                   12325          1    Covered              
        bin <op_jump,trans_11,zero[0]>                  12309          1    Covered              
        bin <op_loadi,trans_11,zero[0]>                 12196          1    Covered              
        bin <op_jumpc,trans_11,zero[0]>                 12423          1    Covered              
        bin <op_nop,trans_11,zero[1]>                      92          1    Covered              
        bin <op_jump,trans_11,zero[1]>                    109          1    Covered              
        bin <op_loadi,trans_11,zero[1]>                   106          1    Covered              
        bin <op_jumpc,trans_11,zero[1]>                   103          1    Covered              
        bin <op_nop,trans_11,trans_00>                  12325          1    Covered              
        bin <op_jump,trans_11,trans_00>                 12309          1    Covered              
        bin <op_loadi,trans_11,trans_00>                12196          1    Covered              
        bin <op_jumpc,trans_11,trans_00>                12423          1    Covered              
        bin <op_nop,trans_11,trans_11>                     92          1    Covered              
        bin <op_jump,trans_11,trans_11>                   109          1    Covered              
        bin <op_loadi,trans_11,trans_11>                  106          1    Covered              
        bin <op_jumpc,trans_11,trans_11>                  103          1    Covered              
        bin <op_jumpz,trans_11,zero[0]>                 12347          1    Covered              
        bin <op_move,trans_11,zero[0]>                  12395          1    Covered              
        bin <op_jumpz,trans_11,zero[1]>                   111          1    Covered              
        bin <op_move,trans_11,zero[1]>                     94          1    Covered              
        bin <op_jumpz,trans_11,trans_00>                12347          1    Covered              
        bin <op_move,trans_11,trans_00>                 12395          1    Covered              
        bin <op_jumpz,trans_11,trans_11>                  111          1    Covered              
        bin <op_move,trans_11,trans_11>                    94          1    Covered              
        bin <op_add,trans_11,zero[0]>                    5249          1    Covered              
        bin <op_addc,trans_11,zero[0]>                   5562          1    Covered              
        bin <op_add,trans_11,zero[1]>                      17          1    Covered              
        bin <op_addc,trans_11,zero[1]>                     32          1    Covered              
        bin <op_add,trans_11,trans_00>                   5215          1    Covered              
        bin <op_addc,trans_11,trans_00>                  5534          1    Covered              
        bin <op_add,trans_11,trans_01>                     16          1    Covered              
        bin <op_addc,trans_11,trans_01>                    31          1    Covered              
        bin <op_add,trans_11,trans_10>                     34          1    Covered              
        bin <op_addc,trans_11,trans_10>                    28          1    Covered              
        bin <op_add,trans_11,trans_11>                      1          1    Covered              
        bin <op_addc,trans_11,trans_11>                     1          1    Covered              
        bin <op_sub,trans_11,zero[0]>                    5202          1    Covered              
        bin <op_sub,trans_11,trans_00>                   5166          1    Covered              
        bin <op_sub,trans_11,trans_10>                     36          1    Covered              
        bin <op_subc,trans_11,zero[0]>                   6966          1    Covered              
        bin <op_subc,trans_11,zero[1]>                      9          1    Covered              
        bin <op_subc,trans_11,trans_00>                  6901          1    Covered              
        bin <op_subc,trans_11,trans_01>                     9          1    Covered              
        bin <op_subc,trans_11,trans_10>                    65          1    Covered              
        bin <op_comp,trans_11,zero[0]>                   5383          1    Covered              
        bin <op_comp,trans_11,trans_00>                  5339          1    Covered              
        bin <op_comp,trans_11,trans_10>                    44          1    Covered              
        bin <op_inc,trans_11,zero[1]>                     256          1    Covered              
        bin <op_inc,trans_11,trans_01>                    251          1    Covered              
        bin <op_inc,trans_11,trans_11>                      5          1    Covered              
        bin <op_dec,trans_11,zero[0]>                     579          1    Covered              
        bin <op_dec,trans_11,trans_00>                    545          1    Covered              
        bin <op_dec,trans_11,trans_10>                     34          1    Covered              
        bin <op_shl,trans_11,zero[0]>                    5465          1    Covered              
        bin <op_shl,trans_11,zero[1]>                      27          1    Covered              
        bin <op_shl,trans_11,trans_00>                   5430          1    Covered              
        bin <op_shl,trans_11,trans_01>                     26          1    Covered              
        bin <op_shl,trans_11,trans_10>                     35          1    Covered              
        bin <op_shl,trans_11,trans_11>                      1          1    Covered              
        bin <op_shr,trans_11,zero[0]>                    5312          1    Covered              
        bin <op_shr,trans_11,zero[1]>                      76          1    Covered              
        bin <op_shr,trans_11,trans_00>                   5273          1    Covered              
        bin <op_shr,trans_11,trans_01>                     75          1    Covered              
        bin <op_shr,trans_11,trans_10>                     39          1    Covered              
        bin <op_shr,trans_11,trans_11>                      1          1    Covered              
        bin <op_shlc,trans_11,zero[0]>                   5381          1    Covered              
        bin <op_shlc,trans_11,trans_00>                  5349          1    Covered              
        bin <op_shlc,trans_11,trans_10>                    32          1    Covered              
        bin <op_shrc,trans_11,zero[0]>                   5469          1    Covered              
        bin <op_shrc,trans_11,trans_00>                  5417          1    Covered              
        bin <op_shrc,trans_11,trans_10>                    52          1    Covered              
        illegal_bin no_zero_change                          0               ZERO                 
        illegal_bin no_carry_change                         0               ZERO                 
        illegal_bin carry_not_zero                          0               ZERO                 
        illegal_bin inc_carry_and_zero                      0               ZERO                 
        illegal_bin carry_and_zero_1                        0               ZERO                 
        illegal_bin subc                                    0               ZERO                 
        illegal_bin addc                                    0               ZERO                 
        illegal_bin shl_shlc                                0               ZERO                 
        bin <op_subc,carry[1],trans_11>                     0          1    ZERO                 
        bin <op_subc,trans_11,trans_11>                     0          1    ZERO                 

TOTAL COVERGROUP COVERAGE: 99.9%  COVERGROUP TYPES: 1
