Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "D:/IDEA2/test_main_isim_beh.exe" -prj "D:/IDEA2/test_main_beh.prj" "work.test_main" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/IDEA2/round.v" into library work
Analyzing Verilog file "D:/IDEA2/keyshifterinv.v" into library work
Analyzing Verilog file "D:/IDEA2/keyshifter.v" into library work
Analyzing Verilog file "D:/IDEA2/main.v" into library work
Analyzing Verilog file "D:/IDEA2/test_main.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/IDEA2/main.v" Line 38: Size mismatch in connection of port <swap>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/IDEA2/main.v" Line 39: Size mismatch in connection of port <swap>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/IDEA2/main.v" Line 40: Size mismatch in connection of port <swap>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/IDEA2/main.v" Line 41: Size mismatch in connection of port <swap>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/IDEA2/main.v" Line 42: Size mismatch in connection of port <swap>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/IDEA2/main.v" Line 43: Size mismatch in connection of port <swap>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/IDEA2/main.v" Line 44: Size mismatch in connection of port <swap>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/IDEA2/main.v" Line 45: Size mismatch in connection of port <swap>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/IDEA2/main.v" Line 37: Size mismatch in connection of port <swap>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module keyshifter
Compiling module keyshifterinv
Compiling module round
Compiling module main
Compiling module test_main
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable D:/IDEA2/test_main_isim_beh.exe
Fuse Memory Usage: 26176 KB
Fuse CPU Usage: 343 ms
