/*
* Autogenerated by i_csrs.pl on Tue May 16 21:51:13 2017
* 
* i_csrs.pl Version 1.5 last modified on Monday 12/19/16 11:42:34.
*/

#ifndef DEF_FXR_PCIM_SW_STRUCT_DEFS
#define DEF_FXR_PCIM_SW_STRUCT_DEFS

/*
* Structure from Table titled: Event Source to Interrupt Status MAP (Struct - pcim_int_sts_map_t) - 320 bits
*                  from File : 344_Memory_Map_PCIM
*/
#define PCIM_INT_STS_MAP_IRQ63_0_MSB                 63
#define PCIM_INT_STS_MAP_IRQ63_0_LSB                 0
#define PCIM_INT_STS_MAP_IRQ63_0_WIDTH               64
#define PCIM_INT_STS_MAP_IRQ63_0_MASK                0xFFFFFFFFFFFFFFFFULL
#define PCIM_INT_STS_MAP_IRQ127_64_MSB               127
#define PCIM_INT_STS_MAP_IRQ127_64_LSB               64
#define PCIM_INT_STS_MAP_IRQ127_64_WIDTH             64
#define PCIM_INT_STS_MAP_IRQ127_64_MASK              0xFFFFFFFFFFFFFFFFULL
#define PCIM_INT_STS_MAP_IRQ191_128_MSB              191
#define PCIM_INT_STS_MAP_IRQ191_128_LSB              128
#define PCIM_INT_STS_MAP_IRQ191_128_WIDTH            64
#define PCIM_INT_STS_MAP_IRQ191_128_MASK             0xFFFFFFFFFFFFFFFFULL
#define PCIM_INT_STS_MAP_IRQ254_192_MSB              254
#define PCIM_INT_STS_MAP_IRQ254_192_LSB              192
#define PCIM_INT_STS_MAP_IRQ254_192_WIDTH            63
#define PCIM_INT_STS_MAP_IRQ254_192_MASK             0x7FFFFFFFFFFFFFFFULL
#define PCIM_INT_STS_MAP_LM_BECN_EVENT_MSB           255
#define PCIM_INT_STS_MAP_LM_BECN_EVENT_LSB           255
#define PCIM_INT_STS_MAP_LM_BECN_EVENT_WIDTH         1
#define PCIM_INT_STS_MAP_LM_BECN_EVENT_MASK          0x8000000000000000ULL
#define PCIM_INT_STS_MAP_MNH_ERROR_MSB               256
#define PCIM_INT_STS_MAP_MNH_ERROR_LSB               256
#define PCIM_INT_STS_MAP_MNH_ERROR_WIDTH             1
#define PCIM_INT_STS_MAP_MNH_ERROR_MASK              0x0000000000000001ULL
#define PCIM_INT_STS_MAP_FZC_ERROR_MSB               257
#define PCIM_INT_STS_MAP_FZC_ERROR_LSB               257
#define PCIM_INT_STS_MAP_FZC_ERROR_WIDTH             1
#define PCIM_INT_STS_MAP_FZC_ERROR_MASK              0x0000000000000002ULL
#define PCIM_INT_STS_MAP_OTR_PKT_ERR_MSB             258
#define PCIM_INT_STS_MAP_OTR_PKT_ERR_LSB             258
#define PCIM_INT_STS_MAP_OTR_PKT_ERR_WIDTH           1
#define PCIM_INT_STS_MAP_OTR_PKT_ERR_MASK            0x0000000000000004ULL
#define PCIM_INT_STS_MAP_HIFIS_ERROR_MSB             259
#define PCIM_INT_STS_MAP_HIFIS_ERROR_LSB             259
#define PCIM_INT_STS_MAP_HIFIS_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_HIFIS_ERROR_MASK            0x0000000000000008ULL
#define PCIM_INT_STS_MAP_LOCA_ERROR_MSB              260
#define PCIM_INT_STS_MAP_LOCA_ERROR_LSB              260
#define PCIM_INT_STS_MAP_LOCA_ERROR_WIDTH            1
#define PCIM_INT_STS_MAP_LOCA_ERROR_MASK             0x0000000000000010ULL
#define PCIM_INT_STS_MAP_PCIM_ERROR_MSB              261
#define PCIM_INT_STS_MAP_PCIM_ERROR_LSB              261
#define PCIM_INT_STS_MAP_PCIM_ERROR_WIDTH            1
#define PCIM_INT_STS_MAP_PCIM_ERROR_MASK             0x0000000000000020ULL
#define PCIM_INT_STS_MAP_TXCID_ERROR_MSB             262
#define PCIM_INT_STS_MAP_TXCID_ERROR_LSB             262
#define PCIM_INT_STS_MAP_TXCID_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_TXCID_ERROR_MASK            0x0000000000000040ULL
#define PCIM_INT_STS_MAP_TXCIC_ERROR_MSB             263
#define PCIM_INT_STS_MAP_TXCIC_ERROR_LSB             263
#define PCIM_INT_STS_MAP_TXCIC_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_TXCIC_ERROR_MASK            0x0000000000000080ULL
#define PCIM_INT_STS_MAP_OTR_MSG_ERROR_MSB           264
#define PCIM_INT_STS_MAP_OTR_MSG_ERROR_LSB           264
#define PCIM_INT_STS_MAP_OTR_MSG_ERROR_WIDTH         1
#define PCIM_INT_STS_MAP_OTR_MSG_ERROR_MASK          0x0000000000000100ULL
#define PCIM_INT_STS_MAP_TXDMA_ERROR_MSB             265
#define PCIM_INT_STS_MAP_TXDMA_ERROR_LSB             265
#define PCIM_INT_STS_MAP_TXDMA_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_TXDMA_ERROR_MASK            0x0000000000000200ULL
#define PCIM_INT_STS_MAP_LM_ERROR_MSB                266
#define PCIM_INT_STS_MAP_LM_ERROR_LSB                266
#define PCIM_INT_STS_MAP_LM_ERROR_WIDTH              1
#define PCIM_INT_STS_MAP_LM_ERROR_MASK               0x0000000000000400ULL
#define PCIM_INT_STS_MAP_RXE2E_ERROR_MSB             267
#define PCIM_INT_STS_MAP_RXE2E_ERROR_LSB             267
#define PCIM_INT_STS_MAP_RXE2E_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_RXE2E_ERROR_MASK            0x0000000000000800ULL
#define PCIM_INT_STS_MAP_RXHP_ERROR_MSB              268
#define PCIM_INT_STS_MAP_RXHP_ERROR_LSB              268
#define PCIM_INT_STS_MAP_RXHP_ERROR_WIDTH            1
#define PCIM_INT_STS_MAP_RXHP_ERROR_MASK             0x0000000000001000ULL
#define PCIM_INT_STS_MAP_RXDMA_ERROR_MSB             269
#define PCIM_INT_STS_MAP_RXDMA_ERROR_LSB             269
#define PCIM_INT_STS_MAP_RXDMA_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_RXDMA_ERROR_MASK            0x0000000000002000ULL
#define PCIM_INT_STS_MAP_RXET_ERROR_MSB              270
#define PCIM_INT_STS_MAP_RXET_ERROR_LSB              270
#define PCIM_INT_STS_MAP_RXET_ERROR_WIDTH            1
#define PCIM_INT_STS_MAP_RXET_ERROR_MASK             0x0000000000004000ULL
#define PCIM_INT_STS_MAP_RXHIARB_ERROR_MSB           271
#define PCIM_INT_STS_MAP_RXHIARB_ERROR_LSB           271
#define PCIM_INT_STS_MAP_RXHIARB_ERROR_WIDTH         1
#define PCIM_INT_STS_MAP_RXHIARB_ERROR_MASK          0x0000000000008000ULL
#define PCIM_INT_STS_MAP_AT_ERROR_MSB                272
#define PCIM_INT_STS_MAP_AT_ERROR_LSB                272
#define PCIM_INT_STS_MAP_AT_ERROR_WIDTH              1
#define PCIM_INT_STS_MAP_AT_ERROR_MASK               0x0000000000010000ULL
#define PCIM_INT_STS_MAP_OPIO_ERROR_MSB              273
#define PCIM_INT_STS_MAP_OPIO_ERROR_LSB              273
#define PCIM_INT_STS_MAP_OPIO_ERROR_WIDTH            1
#define PCIM_INT_STS_MAP_OPIO_ERROR_MASK             0x0000000000020000ULL
#define PCIM_INT_STS_MAP_RXCID_ERROR_MSB             274
#define PCIM_INT_STS_MAP_RXCID_ERROR_LSB             274
#define PCIM_INT_STS_MAP_RXCID_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_RXCID_ERROR_MASK            0x0000000000040000ULL
#define PCIM_INT_STS_MAP_RXCIC_ERROR_MSB             275
#define PCIM_INT_STS_MAP_RXCIC_ERROR_LSB             275
#define PCIM_INT_STS_MAP_RXCIC_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_RXCIC_ERROR_MASK            0x0000000000080000ULL
#define PCIM_INT_STS_MAP_LM_FPC_ERROR_MSB            276
#define PCIM_INT_STS_MAP_LM_FPC_ERROR_LSB            276
#define PCIM_INT_STS_MAP_LM_FPC_ERROR_WIDTH          1
#define PCIM_INT_STS_MAP_LM_FPC_ERROR_MASK           0x0000000000100000ULL
#define PCIM_INT_STS_MAP_LM_TP_ERROR_MSB             277
#define PCIM_INT_STS_MAP_LM_TP_ERROR_LSB             277
#define PCIM_INT_STS_MAP_LM_TP_ERROR_WIDTH           1
#define PCIM_INT_STS_MAP_LM_TP_ERROR_MASK            0x0000000000200000ULL
#define PCIM_INT_STS_MAP_PMON_CORE_ERROR_MSB         278
#define PCIM_INT_STS_MAP_PMON_CORE_ERROR_LSB         278
#define PCIM_INT_STS_MAP_PMON_CORE_ERROR_WIDTH       1
#define PCIM_INT_STS_MAP_PMON_CORE_ERROR_MASK        0x0000000000400000ULL
#define PCIM_INT_STS_MAP_RESERVED_319_279_MSB        319
#define PCIM_INT_STS_MAP_RESERVED_319_279_LSB        279
#define PCIM_INT_STS_MAP_RESERVED_319_279_WIDTH      41
#define PCIM_INT_STS_MAP_RESERVED_319_279_MASK       0xFFFFFFFFFF800000ULL


#endif                 /* DEF_FXR_PCIM_SW_STRUCT_DEFS */
