0.6
2019.2
Nov  6 2019
21:42:20
/home/narendranath/RTL_project/RTL_project.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/narendranath/RTL_project/RTL_project.srcs/sources_1/new/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0.v,1764455669,verilog,,/home/narendranath/RTL_project/RTL_project.srcs/sources_1/new/myproject.v,,dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0,,,,,,,,
/home/narendranath/RTL_project/RTL_project.srcs/sources_1/new/myproject.v,1764455574,verilog,,/home/narendranath/RTL_project/RTL_project.srcs/sources_1/new/nn_top.v,,myproject,,,,,,,,
/home/narendranath/RTL_project/RTL_project.srcs/sources_1/new/nn_top.v,1764455548,verilog,,/home/narendranath/RTL_project/RTL_project.srcs/sources_1/new/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.v,,nn_top,,,,,,,,
/home/narendranath/RTL_project/RTL_project.srcs/sources_1/new/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.v,1764455629,verilog,,/home/narendranath/RTL_project/RTL_project.srcs/sources_1/new/top.v,,relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s,,,,,,,,
/home/narendranath/RTL_project/RTL_project.srcs/sources_1/new/top.v,1764456766,verilog,,/home/narendranath/RTL_project/RTL_project.srcs/sources_1/new/uart_stubs.v,,top,,,,,,,,
/home/narendranath/RTL_project/RTL_project.srcs/sources_1/new/top_tb.v,1764507858,verilog,,,,top_tb,,,,,,,,
/home/narendranath/RTL_project/RTL_project.srcs/sources_1/new/uart_stubs.v,1764457834,verilog,,/home/narendranath/RTL_project/RTL_project.srcs/sources_1/new/top_tb.v,,uart_rx;uart_tx,,,,,,,,
