# PLCT 开源进展·第 53 期·2024 年 1 月 1 日

## 卷首语


## 本期亮点

（请从 RuyiSDK、CNRV、openEuler 等公众号以及相关群聊中汇总素材）

## RuyiSDK IDE

## RuyiSDK 包管理器

## V8

## Spidermonkey

## OpenJDK Upstream
0. Testing work before Rampdown/Code Freeze for three JDK versions: OpenJDK 17.0.10, OpenJDK 21.0.2 and OpenJDK 22
- Performed necessary regression and performance test on linux-riscv64 boards (SPECjbb2015, SPECjvm2008, Dacapo, Renaissance, etc.)
- Ran popular java applications on linux-riscv64 boards: MineCraft and Apache softwares (Netbeans, Lucene, Tomcat, Hadoop, Spark, etc.)

1. Co-authored JDK-mainline PRs:
- https://github.com/openjdk/jdk/pull/16750 (8261837: SIGSEGV in ciVirtualCallTypeData::translate_from)

2. Reviewed JDK-mainline PRs:
- https://github.com/openjdk/jdk/pull/16382 (8318158: RISC-V: implement roundD/roundF intrinsics)
- https://github.com/openjdk/jdk/pull/16417 (8316592: RISC-V: implement poly1305 intrinsic)
- https://github.com/openjdk/jdk/pull/16453 (8319184: RISC-V: improve MD5 intrinsic)
- https://github.com/openjdk/jdk/pull/16481 (8318218: RISC-V: C2 CompressBits)
- https://github.com/openjdk/jdk/pull/16658 (8318219: RISC-V: C2 ExpandBits)
- https://github.com/openjdk/jdk/pull/16500 (8319412: RISC-V: Simple fix of indent in c2_MacroAssembler_riscv.hpp)
- https://github.com/openjdk/jdk/pull/16498 (8319408: RISC-V: MaxVectorSize is not consistently checked in several situations)
- https://github.com/openjdk/jdk/pull/16521 (8319525: RISC-V: Rename *_riscv64.ad files to *_riscv.ad under riscv/gc)
- https://github.com/openjdk/jdk/pull/16557 (8319705: RISC-V: signumF/D intrinsics fails compiler/intrinsics/math/TestSignumIntrinsic.java)
- https://github.com/openjdk/jdk/pull/16657 (8318159: RISC-V: Improve itable_stub)
- https://github.com/openjdk/jdk/pull/16629 (8318217: RISC-V: C2 VectorizedHashCode)
- https://github.com/openjdk/jdk/pull/16703 (8320280: RISC-V: Avoid passing t0 as temp register to MacroAssembler::lightweight_lock/unlock)
- https://github.com/openjdk/jdk/pull/16734 (8320399: RISC-V: Some format clean-up in opto assembly code)
- https://github.com/openjdk/jdk/pull/16768 (8319440: RISC-V: jdk can't be built with clang due to register keyword)
- https://github.com/openjdk/jdk/pull/16781 (8320564: RISC-V: Minimal build failed after JDK-8316592)
- https://github.com/openjdk/jdk/pull/16484 (JDK-8241503: C2: Share MacroAssembler between mach nodes during code emission)

3. Reviewed JDK17u upstream PRs:
- https://github.com/openjdk/jdk17u-dev/pull/1941 (8318953: RISC-V: Small refactoring for MacroAssembler::test_bit)
- https://github.com/openjdk/jdk17u-dev/pull/1942 (8309258: RISC-V: Add riscv_hwprobe syscall)
- https://github.com/openjdk/jdk17u-dev/pull/1954 (8319525: RISC-V: Rename *_riscv64.ad files to *_riscv.ad under riscv/gc)
- https://github.com/openjdk/jdk17u-dev/pull/1970 (8316645: RISC-V: Remove dependency on libatomic by adding cmpxchg 1b)

4. Proposed JDK21u backport PRs:
- https://github.com/openjdk/jdk21u/pull/338 (8319525: RISC-V: Rename *_riscv64.ad files to *_riscv.ad under riscv/gc)
- https://github.com/openjdk/jdk21u/pull/360 (8319184: RISC-V: improve MD5 intrinsic)

## OpenJDK RV32G

## OpenJDK8 Backporting

## DynamoRIO RV64GC

## OpenCV RISC-V 优化

## GNU Toolchain

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

### Jiawei Chen

### Shihua Liao

### Yixuan Chen

### Yulong Shi

## LLVM Monorepo

### Chunyu Liao

### Kiva

### Yongtai Li

### Junjie Zheng

### Tianyu Zhang

## gollvm

## LIBCXX Experimental/simd

## LuaJIT RV64G Porting

## gem5

## Spike

## QEMU

## box64

## SAIL/ACT

## openArkCompiler community

## MLIR

## CAAT

## coreboot for riscv

## openocd

## opensbi

## u-boot

## Aya Theorem Prover

## eBPF

## Benchmarking

## Arch Linux

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## Gentoo

## Nixpkgs

## openEuler

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## Fedora

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## openKylin

## openAnolis

## RT-Thread

## 第3测试小队

## SG2042 Upstream

- linux upstream 工作进展：

  - [[PATCH v3 0/4] riscv: sophgo: add clock support for sg2042][lk-1]: 为 SG2042 添加 clock 支持，第 3 版。
  - [[PATCH v4 0/4] riscv: sophgo: add clock support for sg2042][lk-2]: 为 SG2042 添加 clock 支持，第 4 版。
  - [[PATCH v5 0/4] riscv: sophgo: add clock support for sg2042][lk-3]: 为 SG2042 添加 clock 支持，第 5 版。
  - [[PATCH v6 0/4] riscv: sophgo: add clock support for sg2042][lk-4]: 为 SG2042 添加 clock 支持，第 6 版。

[lk-1]: https://lore.kernel.org/linux-riscv/cover.1701691923.git.unicorn_wang@outlook.com/
[lk-2]: https://lore.kernel.org/linux-riscv/cover.1701734442.git.unicorn_wang@outlook.com/
[lk-3]: https://lore.kernel.org/linux-riscv/cover.1701938395.git.unicorn_wang@outlook.com/
[lk-4]: https://lore.kernel.org/linux-riscv/cover.1701997033.git.unicorn_wang@outlook.com/

## Duo Upstream

## RVI Collaborations

### Jie Wu

## 参考链接

- [PLCT 实验室的开放职位（实习生）](https://github.com/plctlab/weloveinterns/blob/master/open-internships.md)
- [PLCT 开源进展 (PLCT Weekly)](https://github.com/plctlab/PLCT-Weekly)
- [PLCT 公开报告幻灯片（选集）](https://github.com/plctlab/PLCT-Open-Reports)
