****************************************
Report : qor
Design : i2c_master_top
Version: U-2022.12
Date   : Wed May 15 20:08:09 2024
****************************************


Scenario           'func_fast'
Timing Path Group  'wb_clk_i'
----------------------------------------
Levels of Logic:                      9
Critical Path Length:            0.3083
Critical Path Slack:             1.3895
Critical Path Clk Period:        2.0000
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'wb_clk_i'
----------------------------------------
Levels of Logic:                      9
Critical Path Length:            0.3246
Critical Path Slack:             1.3737
Critical Path Clk Period:        2.0000
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              4
Hierarchical Port Count:            171
Leaf Cell Count:                    705
Buf/Inv Cell Count:                 144
Buf Cell Count:                       7
Inv Cell Count:                     137
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           552
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              153
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       153
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:            161.7936
Noncombinational Area:         162.9924
Buf/Inv Area:                   26.8176
Total Buffer Area:               2.4864
Total Inverter Area:            24.3312
Macro/Black Box Area:            0.0000
Net Area:                             0
Net XLength:                  2728.1095
Net YLength:                  2789.0420
----------------------------------------
Cell Area (netlist):                          324.7860
Cell Area (netlist and physical only):        324.7860
Net Length:                   5517.1515


Design Rules
----------------------------------------
Total Number of Nets:               727
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
****************************************
Report : qor
        -summary
Design : i2c_master_top
Version: U-2022.12
Date   : Wed May 15 20:08:09 2024
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func_fast          (Setup)           1.3895         0.0000              0
func_slow          (Setup)           1.3737         0.0000              0
Design             (Setup)           1.3737         0.0000              0

func_fast          (Hold)            0.0252         0.0000              0
func_slow          (Hold)            0.0257         0.0000              0
Design             (Hold)            0.0252         0.0000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          324.7860
Cell Area (netlist and physical only):        324.7860
Nets with DRC Violations:        0
1
