<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver uartlite v3_0: Member List
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XUartLite_Config Member List</h1>This is the complete list of members for <a class="el" href="struct_x_uart_lite___config.html">XUartLite_Config</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="struct_x_uart_lite___config.html#ae711744a0420840d9599e234525f1487">BaudRate</a></td><td><a class="el" href="struct_x_uart_lite___config.html">XUartLite_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_uart_lite___config.html#abde7d4add528443f4bf8ab33aa98fad8">DataBits</a></td><td><a class="el" href="struct_x_uart_lite___config.html">XUartLite_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_uart_lite___config.html#a51e65b6ee1de5b77409c5fcee0e9343d">DeviceId</a></td><td><a class="el" href="struct_x_uart_lite___config.html">XUartLite_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_uart_lite___config.html#a4265aa3443fe342e8e6a7858ca96ab37">ParityOdd</a></td><td><a class="el" href="struct_x_uart_lite___config.html">XUartLite_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_uart_lite___config.html#a297ae502273d64c4de880f65d711286f">RegBaseAddr</a></td><td><a class="el" href="struct_x_uart_lite___config.html">XUartLite_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_uart_lite___config.html#a581d63c484cae600ecdeb5b05f775a08">UseParity</a></td><td><a class="el" href="struct_x_uart_lite___config.html">XUartLite_Config</a></td><td></td></tr>
</table></div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
