/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_37z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  reg [4:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [3:0] celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_26z = !(celloutsig_0_24z ? celloutsig_0_9z : in_data[43]);
  assign celloutsig_0_43z = ~(celloutsig_0_37z[1] | celloutsig_0_7z);
  assign celloutsig_0_7z = ~(celloutsig_0_1z | celloutsig_0_3z[4]);
  assign celloutsig_0_9z = ~(celloutsig_0_4z | celloutsig_0_1z);
  assign celloutsig_0_13z = ~(celloutsig_0_4z | celloutsig_0_12z[2]);
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_2z[5]) & celloutsig_0_1z);
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_1z) & celloutsig_1_2z);
  assign celloutsig_1_3z = ~((in_data[149] | celloutsig_1_0z[1]) & (in_data[103] | celloutsig_1_2z));
  assign celloutsig_0_11z = ~((celloutsig_0_4z | celloutsig_0_2z[1]) & (celloutsig_0_8z[4] | celloutsig_0_8z[0]));
  assign celloutsig_1_11z = celloutsig_1_5z | celloutsig_1_4z;
  assign celloutsig_0_24z = celloutsig_0_14z | celloutsig_0_18z[2];
  assign celloutsig_1_8z = ~(celloutsig_1_4z ^ in_data[151]);
  assign celloutsig_0_37z = { celloutsig_0_29z[4:3], celloutsig_0_14z } & { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_26z };
  assign celloutsig_1_12z = { celloutsig_1_6z[3:1], celloutsig_1_8z, celloutsig_1_3z } == { celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_14z = { celloutsig_0_5z[4:3], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_10z } == { celloutsig_0_0z[2:0], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_19z = { celloutsig_1_14z[2:1], celloutsig_1_18z, celloutsig_1_14z } === { celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_18z };
  assign celloutsig_1_2z = { in_data[187:185], celloutsig_1_1z } >= { in_data[162], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[69:63], celloutsig_0_0z, celloutsig_0_0z } >= in_data[86:72];
  assign celloutsig_1_1z = celloutsig_1_0z[5:1] || in_data[178:174];
  assign celloutsig_1_14z = in_data[118:115] % { 1'h1, in_data[128:127], celloutsig_1_12z };
  assign celloutsig_1_18z = { celloutsig_1_7z[17:3], celloutsig_1_2z } % { 1'h1, celloutsig_1_0z[5:1], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_6z = - in_data[17:11];
  assign celloutsig_0_18z = - { celloutsig_0_2z[4], celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_20z = - { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_18z };
  assign celloutsig_1_5z = & { celloutsig_1_2z, celloutsig_1_1z, in_data[152:114] };
  assign celloutsig_1_0z = in_data[189:183] <<< in_data[144:138];
  assign celloutsig_0_2z = { in_data[84:81], celloutsig_0_0z } <<< in_data[74:67];
  assign celloutsig_0_3z = { celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } >>> { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_44z = { celloutsig_0_20z[4:1], celloutsig_0_43z } >>> celloutsig_0_10z;
  assign celloutsig_0_29z = in_data[41:37] >>> celloutsig_0_12z[5:1];
  assign celloutsig_1_7z = { in_data[185:169], celloutsig_1_3z, celloutsig_1_4z } ~^ { in_data[131:126], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_10z = celloutsig_0_5z ~^ celloutsig_0_8z[8:4];
  assign celloutsig_0_0z = in_data[49:46] ^ in_data[89:86];
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_6z = in_data[189:186];
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 5'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_5z = { celloutsig_0_2z[4], celloutsig_0_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_8z = 9'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 6'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_12z = { celloutsig_0_10z[3:0], celloutsig_0_4z, celloutsig_0_9z };
  assign { out_data[143:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
