Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Oct 22 15:15:14 2018
| Host         : MiddleEarth running 64-bit unknown
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.687        0.000                      0                 1415        0.070        0.000                      0                 1415        4.500        0.000                       0                   585  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
CLK100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ           4.687        0.000                      0                 1415        0.070        0.000                      0                 1415        4.500        0.000                       0                   585  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        4.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 uartwishbonebridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 2.329ns (49.048%)  route 2.419ns (50.952%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.561     5.113    CLK100MHZ_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  uartwishbonebridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  uartwishbonebridge_address_reg[1]/Q
                         net (fo=3, routed)           0.693     6.262    uartwishbonebridge_address[1]
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.386 r  mem_reg_i_6/O
                         net (fo=1, routed)           0.000     6.386    mem_reg_i_6_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.919 r  mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.919    mem_reg_i_3_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.036 r  mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.036    mem_reg_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.153 r  mem_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    mem_reg_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.270 r  basesoc_interface_adr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    basesoc_interface_adr_reg[13]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.387 r  mem_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.387    mem_reg_i_11_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.504 r  mem_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.504    mem_reg_i_10_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.621 r  mem_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.621    mem_reg_i_9_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.840 f  mem_reg_i_8/O[0]
                         net (fo=6, routed)           0.908     8.748    mem_reg_i_8_n_7
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.295     9.043 r  mem_reg_i_4/O
                         net (fo=4, routed)           0.818     9.861    p_42_out
    RAMB36_X1Y5          RAMB36E1                                     r  mem_reg/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.485    14.856    CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532    14.548    mem_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 uartwishbonebridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 2.329ns (49.048%)  route 2.419ns (50.952%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.561     5.113    CLK100MHZ_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  uartwishbonebridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  uartwishbonebridge_address_reg[1]/Q
                         net (fo=3, routed)           0.693     6.262    uartwishbonebridge_address[1]
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.386 r  mem_reg_i_6/O
                         net (fo=1, routed)           0.000     6.386    mem_reg_i_6_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.919 r  mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.919    mem_reg_i_3_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.036 r  mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.036    mem_reg_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.153 r  mem_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    mem_reg_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.270 r  basesoc_interface_adr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    basesoc_interface_adr_reg[13]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.387 r  mem_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.387    mem_reg_i_11_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.504 r  mem_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.504    mem_reg_i_10_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.621 r  mem_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.621    mem_reg_i_9_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.840 f  mem_reg_i_8/O[0]
                         net (fo=6, routed)           0.908     8.748    mem_reg_i_8_n_7
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.295     9.043 r  mem_reg_i_4/O
                         net (fo=4, routed)           0.818     9.861    p_42_out
    RAMB36_X1Y5          RAMB36E1                                     r  mem_reg/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.485    14.856    CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532    14.548    mem_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_tx_phase_accumulator_tx_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.715ns (14.905%)  route 4.082ns (85.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.561     5.113    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.532 r  int_rst_reg/Q
                         net (fo=306, routed)         2.463     7.995    int_rst
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.296     8.291 r  uartwishbonebridge_tx_phase_accumulator_tx[31]_i_1/O
                         net (fo=32, routed)          1.619     9.910    uartwishbonebridge_tx_phase_accumulator_tx[31]_i_1_n_0
    SLICE_X45Y39         FDRE                                         r  uartwishbonebridge_tx_phase_accumulator_tx_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.449    14.821    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  uartwishbonebridge_tx_phase_accumulator_tx_reg[28]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X45Y39         FDRE (Setup_fdre_C_R)       -0.429    14.615    uartwishbonebridge_tx_phase_accumulator_tx_reg[28]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_tx_phase_accumulator_tx_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.715ns (14.905%)  route 4.082ns (85.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.561     5.113    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.532 r  int_rst_reg/Q
                         net (fo=306, routed)         2.463     7.995    int_rst
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.296     8.291 r  uartwishbonebridge_tx_phase_accumulator_tx[31]_i_1/O
                         net (fo=32, routed)          1.619     9.910    uartwishbonebridge_tx_phase_accumulator_tx[31]_i_1_n_0
    SLICE_X45Y39         FDRE                                         r  uartwishbonebridge_tx_phase_accumulator_tx_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.449    14.821    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  uartwishbonebridge_tx_phase_accumulator_tx_reg[29]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X45Y39         FDRE (Setup_fdre_C_R)       -0.429    14.615    uartwishbonebridge_tx_phase_accumulator_tx_reg[29]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_tx_phase_accumulator_tx_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.715ns (14.905%)  route 4.082ns (85.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.561     5.113    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.532 r  int_rst_reg/Q
                         net (fo=306, routed)         2.463     7.995    int_rst
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.296     8.291 r  uartwishbonebridge_tx_phase_accumulator_tx[31]_i_1/O
                         net (fo=32, routed)          1.619     9.910    uartwishbonebridge_tx_phase_accumulator_tx[31]_i_1_n_0
    SLICE_X45Y39         FDRE                                         r  uartwishbonebridge_tx_phase_accumulator_tx_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.449    14.821    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  uartwishbonebridge_tx_phase_accumulator_tx_reg[30]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X45Y39         FDRE (Setup_fdre_C_R)       -0.429    14.615    uartwishbonebridge_tx_phase_accumulator_tx_reg[30]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_tx_phase_accumulator_tx_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.715ns (14.905%)  route 4.082ns (85.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.561     5.113    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.532 r  int_rst_reg/Q
                         net (fo=306, routed)         2.463     7.995    int_rst
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.296     8.291 r  uartwishbonebridge_tx_phase_accumulator_tx[31]_i_1/O
                         net (fo=32, routed)          1.619     9.910    uartwishbonebridge_tx_phase_accumulator_tx[31]_i_1_n_0
    SLICE_X45Y39         FDRE                                         r  uartwishbonebridge_tx_phase_accumulator_tx_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.449    14.821    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  uartwishbonebridge_tx_phase_accumulator_tx_reg[31]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X45Y39         FDRE (Setup_fdre_C_R)       -0.429    14.615    uartwishbonebridge_tx_phase_accumulator_tx_reg[31]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.981ns (19.660%)  route 4.009ns (80.340%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.564     5.116    CLK100MHZ_IBUF_BUFG
    SLICE_X53Y32         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  count_reg[6]/Q
                         net (fo=2, routed)           1.021     6.592    count_reg[6]
    SLICE_X52Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.716 r  uartwishbonebridge_data[31]_i_8/O
                         net (fo=2, routed)           0.682     7.398    uartwishbonebridge_data[31]_i_8_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.522 r  uartwishbonebridge_word_counter[2]_i_3/O
                         net (fo=2, routed)           1.096     8.618    shared_ack
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.742 r  state[2]_i_2/O
                         net (fo=3, routed)           0.828     9.570    next_state
    SLICE_X52Y30         LUT4 (Prop_lut4_I1_O)        0.153     9.723 r  state[2]_i_1/O
                         net (fo=1, routed)           0.382    10.106    state[2]_i_1_n_0
    SLICE_X52Y30         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.444    14.816    CLK100MHZ_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.273    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)       -0.223    14.830    state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface10_bank_bus_dat_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.715ns (15.416%)  route 3.923ns (84.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.561     5.113    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.532 r  int_rst_reg/Q
                         net (fo=306, routed)         3.103     8.634    int_rst
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.296     8.930 r  interface10_bank_bus_dat_r[7]_i_1/O
                         net (fo=8, routed)           0.821     9.751    interface10_bank_bus_dat_r[7]_i_1_n_0
    SLICE_X38Y29         FDRE                                         r  interface10_bank_bus_dat_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.437    14.809    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  interface10_bank_bus_dat_r_reg[1]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X38Y29         FDRE (Setup_fdre_C_R)       -0.524    14.508    interface10_bank_bus_dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface10_bank_bus_dat_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.715ns (15.416%)  route 3.923ns (84.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.561     5.113    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     5.532 r  int_rst_reg/Q
                         net (fo=306, routed)         3.103     8.634    int_rst
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.296     8.930 r  interface10_bank_bus_dat_r[7]_i_1/O
                         net (fo=8, routed)           0.821     9.751    interface10_bank_bus_dat_r[7]_i_1_n_0
    SLICE_X38Y29         FDRE                                         r  interface10_bank_bus_dat_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.437    14.809    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  interface10_bank_bus_dat_r_reg[3]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X38Y29         FDRE (Setup_fdre_C_R)       -0.524    14.508    interface10_bank_bus_dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 uartwishbonebridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 2.329ns (49.934%)  route 2.335ns (50.066%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.561     5.113    CLK100MHZ_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  uartwishbonebridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  uartwishbonebridge_address_reg[1]/Q
                         net (fo=3, routed)           0.693     6.262    uartwishbonebridge_address[1]
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.386 r  mem_reg_i_6/O
                         net (fo=1, routed)           0.000     6.386    mem_reg_i_6_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.919 r  mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.919    mem_reg_i_3_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.036 r  mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.036    mem_reg_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.153 r  mem_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    mem_reg_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.270 r  basesoc_interface_adr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    basesoc_interface_adr_reg[13]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.387 r  mem_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.387    mem_reg_i_11_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.504 r  mem_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.504    mem_reg_i_10_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.621 r  mem_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.621    mem_reg_i_9_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.840 f  mem_reg_i_8/O[0]
                         net (fo=6, routed)           0.908     8.748    mem_reg_i_8_n_7
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.295     9.043 r  mem_reg_i_4/O
                         net (fo=4, routed)           0.734     9.777    p_42_out
    RAMB36_X1Y5          RAMB36E1                                     r  mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.485    14.856    CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.548    mem_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  4.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 basesoc_interface_adr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memadr_1_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.409%)  route 0.168ns (50.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.561     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X50Y31         FDRE                                         r  basesoc_interface_adr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  basesoc_interface_adr_reg[6]/Q
                         net (fo=1, routed)           0.168     1.806    basesoc_interface_adr_reg_n_0_[6]
    RAMB18_X1Y12         RAMB18E1                                     r  memadr_1_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.873     2.031    CLK100MHZ_IBUF_BUFG
    RAMB18_X1Y12         RAMB18E1                                     r  memadr_1_reg/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.736    memadr_1_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 interface4_bank_bus_dat_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_wishbone2csr_dat_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.562     1.475    CLK100MHZ_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  interface4_bank_bus_dat_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  interface4_bank_bus_dat_r_reg[25]/Q
                         net (fo=1, routed)           0.054     1.670    interface4_bank_bus_dat_r[25]
    SLICE_X46Y34         FDRE                                         r  basesoc_wishbone2csr_dat_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.830     1.988    CLK100MHZ_IBUF_BUFG
    SLICE_X46Y34         FDRE                                         r  basesoc_wishbone2csr_dat_r_reg[25]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.076     1.564    basesoc_wishbone2csr_dat_r_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface15_bank_bus_dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.247ns (53.438%)  route 0.215ns (46.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  xilinxmultiregimpl7_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.148     1.621 r  xilinxmultiregimpl7_regs1_reg/Q
                         net (fo=1, routed)           0.215     1.837    xilinxmultiregimpl7_regs1
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.099     1.936 r  interface15_bank_bus_dat_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.936    interface15_bank_bus_dat_r
    SLICE_X39Y35         FDRE                                         r  interface15_bank_bus_dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.829     1.987    CLK100MHZ_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  interface15_bank_bus_dat_r_reg[0]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.092     1.829    interface15_bank_bus_dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 basesoc_interface_adr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memadr_1_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.560%)  route 0.212ns (56.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  basesoc_interface_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  basesoc_interface_adr_reg[3]/Q
                         net (fo=1, routed)           0.212     1.850    basesoc_interface_adr_reg_n_0_[3]
    RAMB18_X1Y12         RAMB18E1                                     r  memadr_1_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.873     2.031    CLK100MHZ_IBUF_BUFG
    RAMB18_X1Y12         RAMB18E1                                     r  memadr_1_reg/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.736    memadr_1_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 basesoc_interface_adr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memadr_1_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.676%)  route 0.211ns (56.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.561     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X50Y31         FDRE                                         r  basesoc_interface_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  basesoc_interface_adr_reg[5]/Q
                         net (fo=1, routed)           0.211     1.850    basesoc_interface_adr_reg_n_0_[5]
    RAMB18_X1Y12         RAMB18E1                                     r  memadr_1_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.873     2.031    CLK100MHZ_IBUF_BUFG
    RAMB18_X1Y12         RAMB18E1                                     r  memadr_1_reg/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.736    memadr_1_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rgbled2_g_storage_full_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface11_bank_bus_dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.561     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  rgbled2_g_storage_full_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rgbled2_g_storage_full_reg[3]/Q
                         net (fo=3, routed)           0.066     1.682    rgbled2_g_storage[3]
    SLICE_X38Y34         LUT5 (Prop_lut5_I1_O)        0.045     1.727 r  interface11_bank_bus_dat_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.727    interface11_bank_bus_dat_r[3]_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  interface11_bank_bus_dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.828     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  interface11_bank_bus_dat_r_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.121     1.608    interface11_bank_bus_dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.563     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  xilinxmultiregimpl3_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  xilinxmultiregimpl3_regs0_reg/Q
                         net (fo=1, routed)           0.059     1.676    xilinxmultiregimpl3_regs0
    SLICE_X36Y39         FDRE                                         r  xilinxmultiregimpl3_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.832     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  xilinxmultiregimpl3_regs1_reg/C
                         clock pessimism             -0.514     1.476    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.076     1.552    xilinxmultiregimpl3_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl6_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl6_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.563     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  xilinxmultiregimpl6_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  xilinxmultiregimpl6_regs0_reg/Q
                         net (fo=1, routed)           0.062     1.679    xilinxmultiregimpl6_regs0
    SLICE_X36Y39         FDRE                                         r  xilinxmultiregimpl6_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.832     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  xilinxmultiregimpl6_regs1_reg/C
                         clock pessimism             -0.514     1.476    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.078     1.554    xilinxmultiregimpl6_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.563     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  xilinxmultiregimpl2_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  xilinxmultiregimpl2_regs0_reg/Q
                         net (fo=1, routed)           0.058     1.675    xilinxmultiregimpl2_regs0
    SLICE_X36Y39         FDRE                                         r  xilinxmultiregimpl2_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.832     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  xilinxmultiregimpl2_regs1_reg/C
                         clock pessimism             -0.514     1.476    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.071     1.547    xilinxmultiregimpl2_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface16_bank_bus_dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.246ns (50.806%)  route 0.238ns (49.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  xilinxmultiregimpl8_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.148     1.621 r  xilinxmultiregimpl8_regs1_reg/Q
                         net (fo=1, routed)           0.238     1.860    xilinxmultiregimpl8_regs1
    SLICE_X36Y35         LUT4 (Prop_lut4_I1_O)        0.098     1.958 r  interface16_bank_bus_dat_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.958    interface16_bank_bus_dat_r[0]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  interface16_bank_bus_dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.829     1.987    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  interface16_bank_bus_dat_r_reg[0]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.092     1.829    interface16_bank_bus_dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5     mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12    memadr_1_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y29    basesoc_bus_errors_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y29    basesoc_bus_errors_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y29    basesoc_bus_errors_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y30    basesoc_bus_errors_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y30    basesoc_bus_errors_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y30    basesoc_interface_adr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y32    basesoc_interface_adr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y29    basesoc_bus_errors_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y29    basesoc_bus_errors_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y29    basesoc_bus_errors_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y30    basesoc_bus_errors_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y30    basesoc_bus_errors_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y30    basesoc_interface_adr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y30    basesoc_interface_adr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y30    basesoc_interface_adr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y30    basesoc_interface_adr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y34    basesoc_wishbone2csr_dat_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y29    basesoc_bus_errors_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y29    basesoc_bus_errors_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y29    basesoc_bus_errors_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y30    basesoc_bus_errors_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y30    basesoc_bus_errors_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y30    basesoc_wishbone2csr_dat_r_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y30    basesoc_wishbone2csr_dat_r_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y30    basesoc_wishbone2csr_dat_r_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29    interface10_bank_bus_dat_r_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y30    interface10_bank_bus_dat_r_reg[6]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
CLK100MHZ | button0   | FDRE    | -     |     1.810 (r) | SLOW    |    -0.391 (r) | FAST    |          |
CLK100MHZ | button1   | FDRE    | -     |     1.648 (r) | SLOW    |    -0.284 (r) | SLOW    |          |
CLK100MHZ | button2   | FDRE    | -     |     1.666 (r) | SLOW    |    -0.300 (r) | SLOW    |          |
CLK100MHZ | button3   | FDRE    | -     |     1.188 (r) | FAST    |     0.188 (r) | SLOW    |          |
CLK100MHZ | serial_rx | FDRE    | -     |     1.243 (r) | FAST    |     0.145 (r) | SLOW    |          |
CLK100MHZ | switch0   | FDRE    | -     |     1.088 (r) | FAST    |     0.368 (r) | SLOW    |          |
CLK100MHZ | switch1   | FDRE    | -     |     1.568 (r) | SLOW    |    -0.210 (r) | SLOW    |          |
CLK100MHZ | switch2   | FDRE    | -     |     1.179 (r) | FAST    |     0.271 (r) | SLOW    |          |
CLK100MHZ | switch3   | FDRE    | -     |     1.307 (r) | FAST    |     0.058 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
CLK100MHZ | Monoled0  | FDRE   | -     |     11.986 (r) | SLOW    |      3.754 (r) | FAST    |          |
CLK100MHZ | Monoled1  | FDRE   | -     |     11.972 (r) | SLOW    |      3.740 (r) | FAST    |          |
CLK100MHZ | Monoled2  | FDRE   | -     |     12.763 (r) | SLOW    |      4.133 (r) | FAST    |          |
CLK100MHZ | Monoled3  | FDRE   | -     |     12.656 (r) | SLOW    |      4.090 (r) | FAST    |          |
CLK100MHZ | RGBled0_b | FDRE   | -     |     14.942 (r) | SLOW    |      4.354 (r) | FAST    |          |
CLK100MHZ | RGBled0_g | FDRE   | -     |     14.454 (r) | SLOW    |      4.346 (r) | FAST    |          |
CLK100MHZ | RGBled0_r | FDRE   | -     |     15.066 (r) | SLOW    |      4.381 (r) | FAST    |          |
CLK100MHZ | RGBled1_b | FDRE   | -     |     15.463 (r) | SLOW    |      4.435 (r) | FAST    |          |
CLK100MHZ | RGBled1_g | FDRE   | -     |     15.630 (r) | SLOW    |      4.343 (r) | FAST    |          |
CLK100MHZ | RGBled1_r | FDRE   | -     |     15.753 (r) | SLOW    |      4.380 (r) | FAST    |          |
CLK100MHZ | RGBled2_b | FDRE   | -     |     14.969 (r) | SLOW    |      4.237 (r) | FAST    |          |
CLK100MHZ | RGBled2_g | FDRE   | -     |     14.759 (r) | SLOW    |      4.312 (r) | FAST    |          |
CLK100MHZ | RGBled2_r | FDRE   | -     |     14.893 (r) | SLOW    |      4.256 (r) | FAST    |          |
CLK100MHZ | RGBled3_b | FDRE   | -     |     15.139 (r) | SLOW    |      4.252 (r) | FAST    |          |
CLK100MHZ | RGBled3_g | FDRE   | -     |     14.614 (r) | SLOW    |      4.162 (r) | FAST    |          |
CLK100MHZ | RGBled3_r | FDRE   | -     |     14.370 (r) | SLOW    |      4.240 (r) | FAST    |          |
CLK100MHZ | serial_tx | FDSE   | -     |     13.703 (r) | SLOW    |      4.389 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
CLK100MHZ | CLK100MHZ   |         5.313 | SLOW    |               |         |               |         |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



