// Seed: 3096784375
module module_0 (
    input tri  id_0,
    input tri0 id_1,
    input tri  id_2
    , id_5,
    input wor  id_3
);
  wire id_6;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd69,
    parameter id_6  = 32'd96,
    parameter id_7  = 32'd15
) (
    input  tri0 id_0
    , _id_6,
    output tri  id_1,
    input  wor  id_2,
    input  wor  id_3#(._id_7(1), .id_8(-1), .id_9(1), .id_10(1 ? 1 : 1 && 1 && 1)),
    input  tri0 id_4
);
  assign id_10 = id_2;
  logic [id_6 : -1 'h0] _id_11;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_0
  );
  assign id_8 = -1;
  wire [{  -1  ,  id_11  ,  1 'b0 } : id_7] id_12;
  parameter id_13 = -1, id_14 = 1, id_15 = -1;
endmodule
