#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug  2 20:11:55 2024
# Process ID: 17960
# Current directory: D:/Vivado/Gate_level/Verilog/Half_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3664 D:\Vivado\Gate_level\Verilog\Half_adder\Half_adder.xpr
# Log file: D:/Vivado/Gate_level/Verilog/Half_adder/vivado.log
# Journal file: D:/Vivado/Gate_level/Verilog/Half_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Gate_level/Verilog/Half_adder/Half_adder.xpr
update_compile_order -fileset sources_1
launch_simulation
source Half_adderTB.tcl
synth_design -rtl -name rtl_1
close_design
