// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        padded_address0,
        padded_ce0,
        padded_q0,
        padded_1_address0,
        padded_1_ce0,
        padded_1_q0,
        padded_2_address0,
        padded_2_ce0,
        padded_2_q0,
        padded_3_address0,
        padded_3_ce0,
        padded_3_q0,
        padded_4_address0,
        padded_4_ce0,
        padded_4_q0,
        padded_5_address0,
        padded_5_ce0,
        padded_5_q0,
        padded_6_address0,
        padded_6_ce0,
        padded_6_q0,
        padded_7_address0,
        padded_7_ce0,
        padded_7_q0,
        padded_8_address0,
        padded_8_ce0,
        padded_8_q0,
        padded_9_address0,
        padded_9_ce0,
        padded_9_q0,
        padded_10_address0,
        padded_10_ce0,
        padded_10_q0,
        padded_11_address0,
        padded_11_ce0,
        padded_11_q0,
        padded_12_address0,
        padded_12_ce0,
        padded_12_q0,
        padded_13_address0,
        padded_13_ce0,
        padded_13_q0,
        padded_14_address0,
        padded_14_ce0,
        padded_14_q0,
        padded_15_address0,
        padded_15_ce0,
        padded_15_q0,
        output_r,
        m_axi_gmem_out_0_AWVALID,
        m_axi_gmem_out_0_AWREADY,
        m_axi_gmem_out_0_AWADDR,
        m_axi_gmem_out_0_AWID,
        m_axi_gmem_out_0_AWLEN,
        m_axi_gmem_out_0_AWSIZE,
        m_axi_gmem_out_0_AWBURST,
        m_axi_gmem_out_0_AWLOCK,
        m_axi_gmem_out_0_AWCACHE,
        m_axi_gmem_out_0_AWPROT,
        m_axi_gmem_out_0_AWQOS,
        m_axi_gmem_out_0_AWREGION,
        m_axi_gmem_out_0_AWUSER,
        m_axi_gmem_out_0_WVALID,
        m_axi_gmem_out_0_WREADY,
        m_axi_gmem_out_0_WDATA,
        m_axi_gmem_out_0_WSTRB,
        m_axi_gmem_out_0_WLAST,
        m_axi_gmem_out_0_WID,
        m_axi_gmem_out_0_WUSER,
        m_axi_gmem_out_0_ARVALID,
        m_axi_gmem_out_0_ARREADY,
        m_axi_gmem_out_0_ARADDR,
        m_axi_gmem_out_0_ARID,
        m_axi_gmem_out_0_ARLEN,
        m_axi_gmem_out_0_ARSIZE,
        m_axi_gmem_out_0_ARBURST,
        m_axi_gmem_out_0_ARLOCK,
        m_axi_gmem_out_0_ARCACHE,
        m_axi_gmem_out_0_ARPROT,
        m_axi_gmem_out_0_ARQOS,
        m_axi_gmem_out_0_ARREGION,
        m_axi_gmem_out_0_ARUSER,
        m_axi_gmem_out_0_RVALID,
        m_axi_gmem_out_0_RREADY,
        m_axi_gmem_out_0_RDATA,
        m_axi_gmem_out_0_RLAST,
        m_axi_gmem_out_0_RID,
        m_axi_gmem_out_0_RFIFONUM,
        m_axi_gmem_out_0_RUSER,
        m_axi_gmem_out_0_RRESP,
        m_axi_gmem_out_0_BVALID,
        m_axi_gmem_out_0_BREADY,
        m_axi_gmem_out_0_BRESP,
        m_axi_gmem_out_0_BID,
        m_axi_gmem_out_0_BUSER,
        grp_fu_364_p_din0,
        grp_fu_364_p_din1,
        grp_fu_364_p_opcode,
        grp_fu_364_p_dout0,
        grp_fu_364_p_ce,
        grp_fu_368_p_din0,
        grp_fu_368_p_din1,
        grp_fu_368_p_dout0,
        grp_fu_368_p_ce,
        grp_fu_372_p_din0,
        grp_fu_372_p_din1,
        grp_fu_372_p_opcode,
        grp_fu_372_p_dout0,
        grp_fu_372_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 25'd1;
parameter    ap_ST_fsm_pp0_stage1 = 25'd2;
parameter    ap_ST_fsm_pp0_stage2 = 25'd4;
parameter    ap_ST_fsm_pp0_stage3 = 25'd8;
parameter    ap_ST_fsm_pp0_stage4 = 25'd16;
parameter    ap_ST_fsm_pp0_stage5 = 25'd32;
parameter    ap_ST_fsm_pp0_stage6 = 25'd64;
parameter    ap_ST_fsm_pp0_stage7 = 25'd128;
parameter    ap_ST_fsm_pp0_stage8 = 25'd256;
parameter    ap_ST_fsm_pp0_stage9 = 25'd512;
parameter    ap_ST_fsm_pp0_stage10 = 25'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 25'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 25'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 25'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 25'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 25'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 25'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 25'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 25'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 25'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 25'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 25'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 25'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 25'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] padded_address0;
output   padded_ce0;
input  [31:0] padded_q0;
output  [5:0] padded_1_address0;
output   padded_1_ce0;
input  [31:0] padded_1_q0;
output  [5:0] padded_2_address0;
output   padded_2_ce0;
input  [31:0] padded_2_q0;
output  [5:0] padded_3_address0;
output   padded_3_ce0;
input  [31:0] padded_3_q0;
output  [5:0] padded_4_address0;
output   padded_4_ce0;
input  [31:0] padded_4_q0;
output  [5:0] padded_5_address0;
output   padded_5_ce0;
input  [31:0] padded_5_q0;
output  [5:0] padded_6_address0;
output   padded_6_ce0;
input  [31:0] padded_6_q0;
output  [5:0] padded_7_address0;
output   padded_7_ce0;
input  [31:0] padded_7_q0;
output  [5:0] padded_8_address0;
output   padded_8_ce0;
input  [31:0] padded_8_q0;
output  [5:0] padded_9_address0;
output   padded_9_ce0;
input  [31:0] padded_9_q0;
output  [5:0] padded_10_address0;
output   padded_10_ce0;
input  [31:0] padded_10_q0;
output  [5:0] padded_11_address0;
output   padded_11_ce0;
input  [31:0] padded_11_q0;
output  [5:0] padded_12_address0;
output   padded_12_ce0;
input  [31:0] padded_12_q0;
output  [5:0] padded_13_address0;
output   padded_13_ce0;
input  [31:0] padded_13_q0;
output  [5:0] padded_14_address0;
output   padded_14_ce0;
input  [31:0] padded_14_q0;
output  [5:0] padded_15_address0;
output   padded_15_ce0;
input  [31:0] padded_15_q0;
input  [63:0] output_r;
output   m_axi_gmem_out_0_AWVALID;
input   m_axi_gmem_out_0_AWREADY;
output  [63:0] m_axi_gmem_out_0_AWADDR;
output  [0:0] m_axi_gmem_out_0_AWID;
output  [31:0] m_axi_gmem_out_0_AWLEN;
output  [2:0] m_axi_gmem_out_0_AWSIZE;
output  [1:0] m_axi_gmem_out_0_AWBURST;
output  [1:0] m_axi_gmem_out_0_AWLOCK;
output  [3:0] m_axi_gmem_out_0_AWCACHE;
output  [2:0] m_axi_gmem_out_0_AWPROT;
output  [3:0] m_axi_gmem_out_0_AWQOS;
output  [3:0] m_axi_gmem_out_0_AWREGION;
output  [0:0] m_axi_gmem_out_0_AWUSER;
output   m_axi_gmem_out_0_WVALID;
input   m_axi_gmem_out_0_WREADY;
output  [31:0] m_axi_gmem_out_0_WDATA;
output  [3:0] m_axi_gmem_out_0_WSTRB;
output   m_axi_gmem_out_0_WLAST;
output  [0:0] m_axi_gmem_out_0_WID;
output  [0:0] m_axi_gmem_out_0_WUSER;
output   m_axi_gmem_out_0_ARVALID;
input   m_axi_gmem_out_0_ARREADY;
output  [63:0] m_axi_gmem_out_0_ARADDR;
output  [0:0] m_axi_gmem_out_0_ARID;
output  [31:0] m_axi_gmem_out_0_ARLEN;
output  [2:0] m_axi_gmem_out_0_ARSIZE;
output  [1:0] m_axi_gmem_out_0_ARBURST;
output  [1:0] m_axi_gmem_out_0_ARLOCK;
output  [3:0] m_axi_gmem_out_0_ARCACHE;
output  [2:0] m_axi_gmem_out_0_ARPROT;
output  [3:0] m_axi_gmem_out_0_ARQOS;
output  [3:0] m_axi_gmem_out_0_ARREGION;
output  [0:0] m_axi_gmem_out_0_ARUSER;
input   m_axi_gmem_out_0_RVALID;
output   m_axi_gmem_out_0_RREADY;
input  [31:0] m_axi_gmem_out_0_RDATA;
input   m_axi_gmem_out_0_RLAST;
input  [0:0] m_axi_gmem_out_0_RID;
input  [8:0] m_axi_gmem_out_0_RFIFONUM;
input  [0:0] m_axi_gmem_out_0_RUSER;
input  [1:0] m_axi_gmem_out_0_RRESP;
input   m_axi_gmem_out_0_BVALID;
output   m_axi_gmem_out_0_BREADY;
input  [1:0] m_axi_gmem_out_0_BRESP;
input  [0:0] m_axi_gmem_out_0_BID;
input  [0:0] m_axi_gmem_out_0_BUSER;
output  [31:0] grp_fu_364_p_din0;
output  [31:0] grp_fu_364_p_din1;
output  [1:0] grp_fu_364_p_opcode;
input  [31:0] grp_fu_364_p_dout0;
output   grp_fu_364_p_ce;
output  [31:0] grp_fu_368_p_din0;
output  [31:0] grp_fu_368_p_din1;
input  [31:0] grp_fu_368_p_dout0;
output   grp_fu_368_p_ce;
output  [31:0] grp_fu_372_p_din0;
output  [31:0] grp_fu_372_p_din1;
output  [4:0] grp_fu_372_p_opcode;
input  [0:0] grp_fu_372_p_dout0;
output   grp_fu_372_p_ce;

reg ap_idle;
reg m_axi_gmem_out_0_AWVALID;
reg m_axi_gmem_out_0_WVALID;
reg m_axi_gmem_out_0_BREADY;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln28_reg_6379;
reg    ap_condition_exit_pp0_iter0_stage24;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] conv1_biases_address0;
wire   [31:0] conv1_biases_q0;
wire   [2:0] conv1_weights_0_0_address0;
wire   [31:0] conv1_weights_0_0_q0;
wire   [2:0] conv1_weights_0_1_address0;
wire   [31:0] conv1_weights_0_1_q0;
wire   [2:0] conv1_weights_0_2_address0;
wire   [31:0] conv1_weights_0_2_q0;
wire   [2:0] conv1_weights_0_3_address0;
wire   [31:0] conv1_weights_0_3_q0;
wire   [2:0] conv1_weights_0_4_address0;
wire   [31:0] conv1_weights_0_4_q0;
wire   [2:0] conv1_weights_1_0_address0;
wire   [31:0] conv1_weights_1_0_q0;
wire   [2:0] conv1_weights_1_1_address0;
wire   [31:0] conv1_weights_1_1_q0;
wire   [2:0] conv1_weights_1_2_address0;
wire   [31:0] conv1_weights_1_2_q0;
wire   [2:0] conv1_weights_1_3_address0;
wire   [31:0] conv1_weights_1_3_q0;
wire   [2:0] conv1_weights_1_4_address0;
wire   [31:0] conv1_weights_1_4_q0;
wire   [2:0] conv1_weights_2_0_address0;
wire   [31:0] conv1_weights_2_0_q0;
wire   [2:0] conv1_weights_2_1_address0;
wire   [31:0] conv1_weights_2_1_q0;
wire   [2:0] conv1_weights_2_2_address0;
wire   [31:0] conv1_weights_2_2_q0;
wire   [2:0] conv1_weights_2_3_address0;
wire   [31:0] conv1_weights_2_3_q0;
wire   [2:0] conv1_weights_2_4_address0;
wire   [31:0] conv1_weights_2_4_q0;
wire   [2:0] conv1_weights_3_0_address0;
wire   [31:0] conv1_weights_3_0_q0;
wire   [2:0] conv1_weights_3_1_address0;
wire   [31:0] conv1_weights_3_1_q0;
wire   [2:0] conv1_weights_3_2_address0;
wire   [31:0] conv1_weights_3_2_q0;
wire   [2:0] conv1_weights_3_3_address0;
wire   [31:0] conv1_weights_3_3_q0;
wire   [2:0] conv1_weights_3_4_address0;
wire   [31:0] conv1_weights_3_4_q0;
wire   [2:0] conv1_weights_4_0_address0;
wire   [31:0] conv1_weights_4_0_q0;
wire   [2:0] conv1_weights_4_1_address0;
wire   [31:0] conv1_weights_4_1_q0;
wire   [2:0] conv1_weights_4_2_address0;
wire   [31:0] conv1_weights_4_2_q0;
wire   [2:0] conv1_weights_4_3_address0;
wire   [31:0] conv1_weights_4_3_q0;
wire   [2:0] conv1_weights_4_4_address0;
wire   [31:0] conv1_weights_4_4_q0;
reg    gmem_out_blk_n_AW;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_grp1;
reg    gmem_out_blk_n_W;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_grp2;
reg    gmem_out_blk_n_B;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21_grp3;
reg   [31:0] reg_4359;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
wire    ap_block_pp0_stage16_11001_grp0;
reg    ap_block_pp0_stage16_subdone_grp0_done_reg;
wire    ap_block_pp0_stage16_subdone_grp0;
reg    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage21_11001_grp0;
reg    ap_block_pp0_stage21_subdone_grp0_done_reg;
wire    ap_block_pp0_stage21_subdone_grp0;
reg    ap_block_pp0_stage21_subdone;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire   [31:0] grp_fu_3885_p2;
reg   [31:0] reg_4365;
reg   [31:0] reg_4370;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22_11001;
reg   [31:0] reg_4376;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] reg_4382;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
reg   [31:0] reg_4389;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln28_fu_4423_p2;
reg   [0:0] icmp_ln28_reg_6379_pp0_iter1_reg;
reg   [0:0] icmp_ln28_reg_6379_pp0_iter2_reg;
reg   [0:0] icmp_ln28_reg_6379_pp0_iter3_reg;
reg   [0:0] icmp_ln28_reg_6379_pp0_iter4_reg;
wire   [0:0] icmp_ln29_fu_4447_p2;
reg   [0:0] icmp_ln29_reg_6383;
wire   [2:0] select_ln28_2_fu_4453_p3;
reg   [2:0] select_ln28_2_reg_6391;
reg   [2:0] select_ln28_2_reg_6391_pp0_iter1_reg;
reg   [2:0] select_ln28_2_reg_6391_pp0_iter2_reg;
reg   [2:0] select_ln28_2_reg_6391_pp0_iter3_reg;
reg   [2:0] select_ln28_2_reg_6391_pp0_iter4_reg;
reg   [2:0] select_ln28_2_reg_6391_pp0_iter5_reg;
wire   [63:0] zext_ln28_fu_4461_p1;
reg   [63:0] zext_ln28_reg_6396;
reg   [63:0] zext_ln28_reg_6396_pp0_iter1_reg;
reg   [63:0] zext_ln28_reg_6396_pp0_iter2_reg;
reg   [63:0] zext_ln28_reg_6396_pp0_iter3_reg;
reg   [63:0] zext_ln28_reg_6396_pp0_iter4_reg;
wire   [4:0] j_1_mid2_fu_4571_p3;
reg   [4:0] j_1_mid2_reg_6518;
reg   [4:0] j_1_mid2_reg_6518_pp0_iter1_reg;
reg   [4:0] j_1_mid2_reg_6518_pp0_iter2_reg;
reg   [4:0] j_1_mid2_reg_6518_pp0_iter3_reg;
reg   [4:0] j_1_mid2_reg_6518_pp0_iter4_reg;
reg   [4:0] j_1_mid2_reg_6518_pp0_iter5_reg;
wire   [4:0] select_ln29_fu_4593_p3;
reg   [4:0] select_ln29_reg_6528;
reg   [4:0] select_ln29_reg_6528_pp0_iter1_reg;
reg   [4:0] select_ln29_reg_6528_pp0_iter2_reg;
reg   [4:0] select_ln29_reg_6528_pp0_iter3_reg;
reg   [4:0] select_ln29_reg_6528_pp0_iter4_reg;
reg   [4:0] select_ln29_reg_6528_pp0_iter5_reg;
reg   [31:0] weight_reg_6536;
reg   [31:0] weight_1_reg_6541;
reg   [31:0] weight_2_reg_6546;
reg   [31:0] weight_3_reg_6551;
reg   [31:0] weight_4_reg_6556;
reg   [31:0] weight_5_reg_6561;
reg   [31:0] weight_6_reg_6566;
reg   [31:0] weight_7_reg_6571;
reg   [31:0] weight_8_reg_6576;
reg   [31:0] weight_9_reg_6581;
reg   [31:0] weight_10_reg_6586;
reg   [31:0] weight_11_reg_6591;
reg   [31:0] weight_12_reg_6596;
reg   [31:0] weight_13_reg_6601;
reg   [31:0] weight_14_reg_6606;
reg   [31:0] weight_15_reg_6611;
reg   [31:0] weight_16_reg_6616;
reg   [31:0] weight_17_reg_6621;
reg   [31:0] weight_18_reg_6626;
reg   [31:0] weight_19_reg_6631;
reg   [31:0] weight_20_reg_6636;
reg   [31:0] weight_21_reg_6641;
reg   [31:0] weight_22_reg_6646;
wire   [2:0] trunc_ln36_fu_4601_p1;
reg   [2:0] trunc_ln36_reg_6651;
reg   [1:0] trunc_ln29_1_reg_6659;
wire   [2:0] trunc_ln36_2_fu_4615_p1;
reg   [2:0] trunc_ln36_2_reg_6668;
reg   [1:0] p_cast_reg_6677;
wire   [2:0] trunc_ln30_fu_4629_p1;
reg   [2:0] trunc_ln30_reg_6686;
reg   [1:0] trunc_ln30_2_reg_6774;
wire   [31:0] pixel_fu_4676_p11;
reg   [31:0] pixel_reg_6782;
wire   [2:0] trunc_ln36_9_fu_4704_p1;
reg   [2:0] trunc_ln36_9_reg_6787;
reg   [1:0] trunc_ln36_1_reg_6875;
wire   [31:0] pixel_1_fu_4750_p11;
reg   [31:0] pixel_1_reg_6883;
wire   [2:0] trunc_ln36_10_fu_4778_p1;
reg   [2:0] trunc_ln36_10_reg_6888;
reg   [1:0] trunc_ln36_3_reg_6976;
wire   [31:0] pixel_2_fu_4819_p11;
reg   [31:0] pixel_2_reg_6984;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire   [2:0] trunc_ln36_11_fu_4847_p1;
reg   [2:0] trunc_ln36_11_reg_6989;
reg   [1:0] trunc_ln36_5_reg_7077;
wire   [31:0] pixel_3_fu_4888_p11;
reg   [31:0] pixel_3_reg_7089;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire   [2:0] trunc_ln36_12_fu_4916_p1;
reg   [2:0] trunc_ln36_12_reg_7094;
reg   [1:0] trunc_ln36_7_reg_7182;
reg   [31:0] mul_reg_7274;
wire   [31:0] pixel_4_fu_4983_p11;
reg   [31:0] pixel_4_reg_7279;
reg   [31:0] mul_s_reg_7364;
wire   [31:0] pixel_5_fu_5032_p11;
reg   [31:0] pixel_5_reg_7369;
reg   [31:0] mul_5_reg_7454;
wire   [31:0] pixel_6_fu_5081_p11;
reg   [31:0] pixel_6_reg_7459;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
reg   [31:0] mul_6_reg_7544;
wire   [31:0] pixel_7_fu_5130_p11;
reg   [31:0] pixel_7_reg_7549;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
reg   [31:0] mul_7_reg_7634;
wire   [31:0] pixel_8_fu_5179_p11;
reg   [31:0] pixel_8_reg_7639;
wire   [2:0] trunc_ln36_4_fu_5207_p1;
reg   [2:0] trunc_ln36_4_reg_7644;
reg   [1:0] p_cast1_reg_7652;
reg   [31:0] mul_1_reg_7741;
wire   [31:0] pixel_9_fu_5248_p11;
reg   [31:0] pixel_9_reg_7746;
reg   [31:0] mul_1_1_reg_7831;
wire   [31:0] pixel_10_fu_5297_p11;
reg   [31:0] pixel_10_reg_7836;
reg   [31:0] mul_1_2_reg_7921;
reg   [31:0] mul_1_2_reg_7921_pp0_iter1_reg;
wire   [31:0] pixel_11_fu_5346_p11;
reg   [31:0] pixel_11_reg_7926;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
reg   [31:0] mul_1_3_reg_8011;
reg   [31:0] mul_1_3_reg_8011_pp0_iter1_reg;
wire   [31:0] pixel_12_fu_5395_p11;
reg   [31:0] pixel_12_reg_8016;
wire    ap_block_pp0_stage15_11001_grp0;
reg    ap_block_pp0_stage15_subdone_grp0_done_reg;
wire    ap_block_pp0_stage15_subdone_grp0;
reg    ap_block_pp0_stage15_subdone;
reg   [31:0] mul_1_4_reg_8101;
reg   [31:0] mul_1_4_reg_8101_pp0_iter1_reg;
wire   [31:0] pixel_13_fu_5444_p11;
reg   [31:0] pixel_13_reg_8106;
wire   [2:0] trunc_ln36_6_fu_5472_p1;
reg   [2:0] trunc_ln36_6_reg_8111;
reg   [1:0] p_cast2_reg_8119;
reg   [31:0] mul_2_reg_8208;
reg   [31:0] mul_2_reg_8208_pp0_iter1_reg;
wire   [31:0] pixel_14_fu_5513_p11;
reg   [31:0] pixel_14_reg_8213;
reg   [31:0] mul_2_1_reg_8298;
reg   [31:0] mul_2_1_reg_8298_pp0_iter1_reg;
wire   [31:0] pixel_15_fu_5562_p11;
reg   [31:0] pixel_15_reg_8303;
reg   [31:0] mul_2_2_reg_8388;
reg   [31:0] mul_2_2_reg_8388_pp0_iter1_reg;
wire   [31:0] pixel_16_fu_5611_p11;
reg   [31:0] pixel_16_reg_8393;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_11001;
reg   [31:0] mul_2_3_reg_8478;
reg   [31:0] mul_2_3_reg_8478_pp0_iter1_reg;
reg   [31:0] mul_2_3_reg_8478_pp0_iter2_reg;
wire   [31:0] pixel_17_fu_5660_p11;
reg   [31:0] pixel_17_reg_8483;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20_11001;
reg   [31:0] mul_2_4_reg_8568;
reg   [31:0] mul_2_4_reg_8568_pp0_iter1_reg;
reg   [31:0] mul_2_4_reg_8568_pp0_iter2_reg;
wire   [31:0] pixel_18_fu_5709_p11;
reg   [31:0] pixel_18_reg_8573;
wire   [2:0] trunc_ln36_8_fu_5737_p1;
reg   [2:0] trunc_ln36_8_reg_8578;
reg   [1:0] lshr_ln30_cast_reg_8586;
reg   [31:0] mul_3_reg_8675;
reg   [31:0] mul_3_reg_8675_pp0_iter1_reg;
reg   [31:0] mul_3_reg_8675_pp0_iter2_reg;
wire   [31:0] pixel_19_fu_5778_p11;
reg   [31:0] pixel_19_reg_8680;
reg   [31:0] mul_3_1_reg_8765;
reg   [31:0] mul_3_1_reg_8765_pp0_iter1_reg;
reg   [31:0] mul_3_1_reg_8765_pp0_iter2_reg;
wire   [31:0] pixel_20_fu_5827_p11;
reg   [31:0] pixel_20_reg_8770;
reg   [31:0] mul_3_2_reg_8855;
reg   [31:0] mul_3_2_reg_8855_pp0_iter1_reg;
reg   [31:0] mul_3_2_reg_8855_pp0_iter2_reg;
wire   [31:0] pixel_21_fu_5876_p11;
reg   [31:0] pixel_21_reg_8860;
wire    ap_block_pp0_stage24_11001;
reg   [31:0] mul_3_3_reg_8945;
reg   [31:0] mul_3_3_reg_8945_pp0_iter1_reg;
reg   [31:0] mul_3_3_reg_8945_pp0_iter2_reg;
wire   [31:0] pixel_22_fu_5925_p11;
reg   [31:0] pixel_22_reg_8950;
reg   [31:0] mul_3_4_reg_9045;
reg   [31:0] mul_3_4_reg_9045_pp0_iter2_reg;
reg   [31:0] mul_3_4_reg_9045_pp0_iter3_reg;
reg   [31:0] mul_3_4_reg_9045_pp0_iter4_reg;
wire   [31:0] pixel_23_fu_6066_p11;
reg   [31:0] pixel_23_reg_9050;
reg   [31:0] weight_24_reg_9060;
reg   [31:0] mul_4_reg_9065;
reg   [31:0] mul_4_reg_9065_pp0_iter2_reg;
reg   [31:0] mul_4_reg_9065_pp0_iter3_reg;
reg   [31:0] mul_4_reg_9065_pp0_iter4_reg;
wire   [31:0] pixel_24_fu_6181_p11;
reg   [31:0] pixel_24_reg_9070;
reg   [31:0] mul_4_1_reg_9075;
reg   [31:0] mul_4_1_reg_9075_pp0_iter2_reg;
reg   [31:0] mul_4_1_reg_9075_pp0_iter3_reg;
reg   [31:0] mul_4_1_reg_9075_pp0_iter4_reg;
reg   [31:0] mul_4_2_reg_9080;
reg   [31:0] mul_4_2_reg_9080_pp0_iter2_reg;
reg   [31:0] mul_4_2_reg_9080_pp0_iter3_reg;
reg   [31:0] mul_4_2_reg_9080_pp0_iter4_reg;
reg   [31:0] mul_4_3_reg_9085;
reg   [31:0] mul_4_3_reg_9085_pp0_iter2_reg;
reg   [31:0] mul_4_3_reg_9085_pp0_iter3_reg;
reg   [31:0] mul_4_3_reg_9085_pp0_iter4_reg;
reg   [31:0] mul_4_4_reg_9090;
reg   [31:0] mul_4_4_reg_9090_pp0_iter2_reg;
reg   [31:0] mul_4_4_reg_9090_pp0_iter3_reg;
reg   [31:0] mul_4_4_reg_9090_pp0_iter4_reg;
reg   [31:0] conv1_biases_load_reg_9100;
reg   [63:0] gmem_out_addr_reg_9115;
wire   [31:0] select_ln42_fu_6322_p3;
reg   [31:0] select_ln42_reg_9122;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln36_fu_4641_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln36_5_fu_4715_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln36_10_fu_4789_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln36_15_fu_4858_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln36_20_fu_4927_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln36_1_fu_4963_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln36_6_fu_5012_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln36_11_fu_5061_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln36_16_fu_5110_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln36_21_fu_5159_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln36_2_fu_5228_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln36_7_fu_5277_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln36_12_fu_5326_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln36_17_fu_5375_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln36_22_fu_5424_p1;
wire    ap_block_pp0_stage15_grp0;
wire   [63:0] zext_ln36_3_fu_5493_p1;
wire    ap_block_pp0_stage16_grp0;
wire   [63:0] zext_ln36_8_fu_5542_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln36_13_fu_5591_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln36_18_fu_5640_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln36_23_fu_5689_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln36_4_fu_5758_p1;
wire    ap_block_pp0_stage21_grp0;
wire   [63:0] zext_ln36_9_fu_5807_p1;
wire    ap_block_pp0_stage22;
wire   [63:0] zext_ln36_14_fu_5856_p1;
wire    ap_block_pp0_stage23;
wire   [63:0] zext_ln36_19_fu_5905_p1;
wire    ap_block_pp0_stage24;
wire   [63:0] zext_ln36_24_fu_5954_p1;
wire  signed [63:0] sext_ln42_fu_6270_p1;
reg    ap_block_pp0_stage15_11001_grp1;
reg    ap_block_pp0_stage16_11001_grp2;
wire    ap_block_pp0_stage16_01001_grp2;
reg    ap_block_pp0_stage21_11001_grp3;
reg   [4:0] j_fu_216;
wire   [4:0] add_ln36_fu_4699_p2;
wire    ap_loop_init;
reg   [4:0] i_fu_220;
reg   [9:0] indvar_flatten6_fu_224;
wire   [9:0] select_ln29_1_fu_4494_p3;
reg   [9:0] ap_sig_allocacmp_indvar_flatten6_load;
reg   [2:0] out_c_fu_228;
reg   [2:0] ap_sig_allocacmp_out_c_load;
reg   [12:0] indvar_flatten21_fu_232;
wire   [12:0] add_ln28_1_fu_4429_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten21_load;
reg    conv1_weights_0_0_ce0_local;
reg    conv1_weights_0_1_ce0_local;
reg    conv1_weights_0_2_ce0_local;
reg    conv1_weights_0_3_ce0_local;
reg    conv1_weights_0_4_ce0_local;
reg    conv1_weights_1_0_ce0_local;
reg    conv1_weights_1_1_ce0_local;
reg    conv1_weights_1_2_ce0_local;
reg    conv1_weights_1_3_ce0_local;
reg    conv1_weights_1_4_ce0_local;
reg    conv1_weights_2_0_ce0_local;
reg    conv1_weights_2_1_ce0_local;
reg    conv1_weights_2_2_ce0_local;
reg    conv1_weights_2_3_ce0_local;
reg    conv1_weights_2_4_ce0_local;
reg    conv1_weights_3_0_ce0_local;
reg    conv1_weights_3_1_ce0_local;
reg    conv1_weights_3_2_ce0_local;
reg    conv1_weights_3_3_ce0_local;
reg    conv1_weights_3_4_ce0_local;
reg    conv1_weights_4_0_ce0_local;
reg    conv1_weights_4_1_ce0_local;
reg    conv1_weights_4_2_ce0_local;
reg    padded_ce0_local;
reg   [5:0] padded_address0_local;
reg    padded_1_ce0_local;
reg   [5:0] padded_1_address0_local;
reg    padded_2_ce0_local;
reg   [5:0] padded_2_address0_local;
reg    padded_3_ce0_local;
reg   [5:0] padded_3_address0_local;
reg    padded_4_ce0_local;
reg   [5:0] padded_4_address0_local;
reg    padded_5_ce0_local;
reg   [5:0] padded_5_address0_local;
reg    padded_6_ce0_local;
reg   [5:0] padded_6_address0_local;
reg    padded_7_ce0_local;
reg   [5:0] padded_7_address0_local;
reg    padded_8_ce0_local;
reg   [5:0] padded_8_address0_local;
reg    padded_9_ce0_local;
reg   [5:0] padded_9_address0_local;
reg    padded_10_ce0_local;
reg   [5:0] padded_10_address0_local;
reg    padded_11_ce0_local;
reg   [5:0] padded_11_address0_local;
reg    padded_12_ce0_local;
reg   [5:0] padded_12_address0_local;
reg    padded_13_ce0_local;
reg   [5:0] padded_13_address0_local;
reg    padded_14_ce0_local;
reg   [5:0] padded_14_address0_local;
reg    padded_15_ce0_local;
reg   [5:0] padded_15_address0_local;
reg    conv1_weights_4_3_ce0_local;
reg    conv1_weights_4_4_ce0_local;
reg    conv1_biases_ce0_local;
reg   [31:0] grp_fu_3880_p0;
reg   [31:0] grp_fu_3880_p1;
reg   [31:0] grp_fu_3885_p0;
reg   [31:0] grp_fu_3885_p1;
reg   [31:0] grp_fu_3889_p0;
reg   [31:0] grp_fu_3889_p1;
wire   [31:0] grp_fu_3899_p9;
wire   [31:0] grp_fu_3922_p9;
wire   [31:0] grp_fu_3945_p9;
wire   [31:0] grp_fu_3968_p9;
wire   [31:0] grp_fu_3991_p9;
wire   [31:0] grp_fu_4014_p9;
wire   [31:0] grp_fu_4037_p9;
wire   [31:0] grp_fu_4060_p9;
wire   [31:0] grp_fu_4083_p9;
wire   [31:0] grp_fu_4106_p9;
wire   [31:0] grp_fu_4129_p9;
wire   [31:0] grp_fu_4152_p9;
wire   [31:0] grp_fu_4175_p9;
wire   [31:0] grp_fu_4198_p9;
wire   [31:0] grp_fu_4221_p9;
wire   [31:0] grp_fu_4244_p9;
wire   [31:0] grp_fu_4267_p9;
wire   [31:0] grp_fu_4290_p9;
wire   [31:0] grp_fu_4313_p9;
wire   [31:0] grp_fu_4336_p9;
wire   [2:0] add_ln28_fu_4441_p2;
wire   [9:0] add_ln29_fu_4488_p2;
wire   [4:0] indvars_iv_next482782_fu_4530_p2;
wire   [0:0] icmp_ln30_fu_4548_p2;
wire   [0:0] xor_ln28_fu_4543_p2;
wire   [4:0] select_ln28_fu_4523_p3;
wire   [0:0] and_ln28_fu_4554_p2;
wire   [0:0] empty_fu_4566_p2;
wire   [4:0] indvars_iv_next48_mid1_fu_4579_p2;
wire   [4:0] select_ln28_1_fu_4536_p3;
wire   [4:0] indvars_iv_next48_dup_fu_4560_p2;
wire   [4:0] indvars_iv_next48_mid2_fu_4585_p3;
wire   [5:0] tmp_102_fu_4633_p3;
wire   [31:0] grp_fu_3899_p11;
wire   [31:0] grp_fu_3922_p11;
wire   [31:0] grp_fu_3945_p11;
wire   [31:0] grp_fu_3968_p11;
wire   [31:0] pixel_fu_4676_p9;
wire   [5:0] tmp_107_fu_4708_p3;
wire   [31:0] grp_fu_3991_p11;
wire   [31:0] grp_fu_4014_p11;
wire   [31:0] grp_fu_4037_p11;
wire   [31:0] grp_fu_4060_p11;
wire   [31:0] pixel_1_fu_4750_p9;
wire   [4:0] add_ln36_1_fu_4773_p2;
wire   [5:0] tmp_112_fu_4782_p3;
wire   [31:0] grp_fu_4083_p11;
wire   [31:0] grp_fu_4106_p11;
wire   [31:0] grp_fu_4129_p11;
wire   [31:0] grp_fu_4152_p11;
wire   [31:0] pixel_2_fu_4819_p9;
wire   [4:0] add_ln36_2_fu_4842_p2;
wire   [5:0] tmp_117_fu_4851_p3;
wire   [31:0] grp_fu_4175_p11;
wire   [31:0] grp_fu_4198_p11;
wire   [31:0] grp_fu_4221_p11;
wire   [31:0] grp_fu_4244_p11;
wire   [31:0] pixel_3_fu_4888_p9;
wire   [4:0] add_ln36_3_fu_4911_p2;
wire   [5:0] tmp_122_fu_4920_p3;
wire   [5:0] tmp_103_fu_4957_p3;
wire   [31:0] grp_fu_4267_p11;
wire   [31:0] grp_fu_4290_p11;
wire   [31:0] grp_fu_4313_p11;
wire   [31:0] grp_fu_4336_p11;
wire   [31:0] pixel_4_fu_4983_p9;
wire   [5:0] tmp_108_fu_5006_p3;
wire   [31:0] pixel_5_fu_5032_p9;
wire   [5:0] tmp_113_fu_5055_p3;
wire   [31:0] pixel_6_fu_5081_p9;
wire   [5:0] tmp_118_fu_5104_p3;
wire   [31:0] pixel_7_fu_5130_p9;
wire   [5:0] tmp_123_fu_5153_p3;
wire   [31:0] pixel_8_fu_5179_p9;
wire   [4:0] empty_60_fu_5202_p2;
wire   [5:0] tmp_104_fu_5221_p3;
wire   [31:0] pixel_9_fu_5248_p9;
wire   [5:0] tmp_109_fu_5271_p3;
wire   [31:0] pixel_10_fu_5297_p9;
wire   [5:0] tmp_114_fu_5320_p3;
wire   [31:0] pixel_11_fu_5346_p9;
wire   [5:0] tmp_119_fu_5369_p3;
wire   [31:0] pixel_12_fu_5395_p9;
wire   [5:0] tmp_124_fu_5418_p3;
wire   [31:0] pixel_13_fu_5444_p9;
wire   [4:0] empty_61_fu_5467_p2;
wire   [5:0] tmp_105_fu_5486_p3;
wire   [31:0] pixel_14_fu_5513_p9;
wire   [5:0] tmp_110_fu_5536_p3;
wire   [31:0] pixel_15_fu_5562_p9;
wire   [5:0] tmp_115_fu_5585_p3;
wire   [31:0] pixel_16_fu_5611_p9;
wire   [5:0] tmp_120_fu_5634_p3;
wire   [31:0] pixel_17_fu_5660_p9;
wire   [5:0] tmp_125_fu_5683_p3;
wire   [31:0] pixel_18_fu_5709_p9;
wire   [4:0] empty_62_fu_5732_p2;
wire   [5:0] tmp_106_fu_5751_p3;
wire   [31:0] pixel_19_fu_5778_p9;
wire   [5:0] tmp_111_fu_5801_p3;
wire   [31:0] pixel_20_fu_5827_p9;
wire   [5:0] tmp_116_fu_5850_p3;
wire   [31:0] pixel_21_fu_5876_p9;
wire   [5:0] tmp_121_fu_5899_p3;
wire   [31:0] pixel_22_fu_5925_p9;
wire   [5:0] tmp_126_fu_5948_p3;
wire   [31:0] tmp_91_fu_5974_p9;
wire   [31:0] tmp_92_fu_5997_p9;
wire   [31:0] tmp_93_fu_6020_p9;
wire   [31:0] tmp_94_fu_6043_p9;
wire   [31:0] tmp_91_fu_5974_p11;
wire   [31:0] tmp_92_fu_5997_p11;
wire   [31:0] tmp_93_fu_6020_p11;
wire   [31:0] tmp_94_fu_6043_p11;
wire   [31:0] pixel_23_fu_6066_p9;
wire   [31:0] tmp_95_fu_6089_p9;
wire   [31:0] tmp_96_fu_6112_p9;
wire   [31:0] tmp_97_fu_6135_p9;
wire   [31:0] tmp_98_fu_6158_p9;
wire   [31:0] tmp_95_fu_6089_p11;
wire   [31:0] tmp_96_fu_6112_p11;
wire   [31:0] tmp_97_fu_6135_p11;
wire   [31:0] tmp_98_fu_6158_p11;
wire   [31:0] pixel_24_fu_6181_p9;
wire   [7:0] tmp_127_fu_6214_p3;
wire   [9:0] p_shl_fu_6207_p3;
wire   [9:0] zext_ln42_2_fu_6221_p1;
wire   [9:0] sub_ln42_fu_6225_p2;
wire   [4:0] tmp_101_fu_6235_p3;
wire   [63:0] zext_ln29_fu_6242_p1;
wire   [14:0] grp_fu_6330_p3;
wire   [63:0] zext_ln42_1_fu_6251_p1;
wire   [63:0] add_ln42_fu_6246_p2;
wire   [63:0] add_ln42_1_fu_6254_p2;
wire   [61:0] trunc_ln_fu_6260_p4;
wire   [31:0] bitcast_ln42_fu_6280_p1;
wire   [7:0] tmp_99_fu_6284_p4;
wire   [22:0] trunc_ln42_fu_6294_p1;
wire   [0:0] icmp_ln42_1_fu_6304_p2;
wire   [0:0] icmp_ln42_fu_6298_p2;
wire   [0:0] or_ln42_fu_6310_p2;
wire   [0:0] and_ln42_fu_6316_p2;
wire   [9:0] grp_fu_6330_p0;
wire   [4:0] grp_fu_6330_p1;
wire   [9:0] grp_fu_6330_p2;
reg    grp_fu_3880_ce;
reg    grp_fu_3885_ce;
reg    ap_block_pp0_stage15_11001;
reg    ap_block_pp0_stage16_11001;
reg    ap_block_pp0_stage21_11001;
reg    grp_fu_3889_ce;
reg    grp_fu_3894_ce;
wire    ap_block_pp0_stage14_00001;
reg    grp_fu_6330_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter4_stage21;
reg    ap_idle_pp0_0to3;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [24:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage12_00001;
wire    ap_block_pp0_stage17_00001;
wire    ap_block_pp0_stage22_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage13_00001;
wire    ap_block_pp0_stage18_00001;
wire    ap_block_pp0_stage23_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage19_00001;
wire    ap_block_pp0_stage24_00001;
wire    ap_block_pp0_stage4_00001;
wire   [14:0] grp_fu_6330_p10;
wire   [14:0] grp_fu_6330_p20;
wire   [1:0] grp_fu_3899_p1;
wire   [1:0] grp_fu_3899_p3;
wire  signed [1:0] grp_fu_3899_p5;
wire  signed [1:0] grp_fu_3899_p7;
wire   [1:0] grp_fu_3922_p1;
wire   [1:0] grp_fu_3922_p3;
wire  signed [1:0] grp_fu_3922_p5;
wire  signed [1:0] grp_fu_3922_p7;
wire   [1:0] grp_fu_3945_p1;
wire   [1:0] grp_fu_3945_p3;
wire  signed [1:0] grp_fu_3945_p5;
wire  signed [1:0] grp_fu_3945_p7;
wire   [1:0] grp_fu_3968_p1;
wire   [1:0] grp_fu_3968_p3;
wire  signed [1:0] grp_fu_3968_p5;
wire  signed [1:0] grp_fu_3968_p7;
wire   [1:0] grp_fu_3991_p1;
wire   [1:0] grp_fu_3991_p3;
wire  signed [1:0] grp_fu_3991_p5;
wire  signed [1:0] grp_fu_3991_p7;
wire   [1:0] grp_fu_4014_p1;
wire   [1:0] grp_fu_4014_p3;
wire  signed [1:0] grp_fu_4014_p5;
wire  signed [1:0] grp_fu_4014_p7;
wire   [1:0] grp_fu_4037_p1;
wire   [1:0] grp_fu_4037_p3;
wire  signed [1:0] grp_fu_4037_p5;
wire  signed [1:0] grp_fu_4037_p7;
wire   [1:0] grp_fu_4060_p1;
wire   [1:0] grp_fu_4060_p3;
wire  signed [1:0] grp_fu_4060_p5;
wire  signed [1:0] grp_fu_4060_p7;
wire   [1:0] grp_fu_4083_p1;
wire   [1:0] grp_fu_4083_p3;
wire  signed [1:0] grp_fu_4083_p5;
wire  signed [1:0] grp_fu_4083_p7;
wire   [1:0] grp_fu_4106_p1;
wire   [1:0] grp_fu_4106_p3;
wire  signed [1:0] grp_fu_4106_p5;
wire  signed [1:0] grp_fu_4106_p7;
wire   [1:0] grp_fu_4129_p1;
wire   [1:0] grp_fu_4129_p3;
wire  signed [1:0] grp_fu_4129_p5;
wire  signed [1:0] grp_fu_4129_p7;
wire   [1:0] grp_fu_4152_p1;
wire   [1:0] grp_fu_4152_p3;
wire  signed [1:0] grp_fu_4152_p5;
wire  signed [1:0] grp_fu_4152_p7;
wire   [1:0] grp_fu_4175_p1;
wire   [1:0] grp_fu_4175_p3;
wire  signed [1:0] grp_fu_4175_p5;
wire  signed [1:0] grp_fu_4175_p7;
wire   [1:0] grp_fu_4198_p1;
wire   [1:0] grp_fu_4198_p3;
wire  signed [1:0] grp_fu_4198_p5;
wire  signed [1:0] grp_fu_4198_p7;
wire   [1:0] grp_fu_4221_p1;
wire   [1:0] grp_fu_4221_p3;
wire  signed [1:0] grp_fu_4221_p5;
wire  signed [1:0] grp_fu_4221_p7;
wire   [1:0] grp_fu_4244_p1;
wire   [1:0] grp_fu_4244_p3;
wire  signed [1:0] grp_fu_4244_p5;
wire  signed [1:0] grp_fu_4244_p7;
wire   [1:0] grp_fu_4267_p1;
wire   [1:0] grp_fu_4267_p3;
wire  signed [1:0] grp_fu_4267_p5;
wire  signed [1:0] grp_fu_4267_p7;
wire   [1:0] grp_fu_4290_p1;
wire   [1:0] grp_fu_4290_p3;
wire  signed [1:0] grp_fu_4290_p5;
wire  signed [1:0] grp_fu_4290_p7;
wire   [1:0] grp_fu_4313_p1;
wire   [1:0] grp_fu_4313_p3;
wire  signed [1:0] grp_fu_4313_p5;
wire  signed [1:0] grp_fu_4313_p7;
wire   [1:0] grp_fu_4336_p1;
wire   [1:0] grp_fu_4336_p3;
wire  signed [1:0] grp_fu_4336_p5;
wire  signed [1:0] grp_fu_4336_p7;
wire   [1:0] pixel_fu_4676_p1;
wire   [1:0] pixel_fu_4676_p3;
wire  signed [1:0] pixel_fu_4676_p5;
wire  signed [1:0] pixel_fu_4676_p7;
wire   [1:0] pixel_1_fu_4750_p1;
wire   [1:0] pixel_1_fu_4750_p3;
wire  signed [1:0] pixel_1_fu_4750_p5;
wire  signed [1:0] pixel_1_fu_4750_p7;
wire   [1:0] pixel_2_fu_4819_p1;
wire   [1:0] pixel_2_fu_4819_p3;
wire  signed [1:0] pixel_2_fu_4819_p5;
wire  signed [1:0] pixel_2_fu_4819_p7;
wire   [1:0] pixel_3_fu_4888_p1;
wire   [1:0] pixel_3_fu_4888_p3;
wire  signed [1:0] pixel_3_fu_4888_p5;
wire  signed [1:0] pixel_3_fu_4888_p7;
wire   [1:0] pixel_4_fu_4983_p1;
wire   [1:0] pixel_4_fu_4983_p3;
wire  signed [1:0] pixel_4_fu_4983_p5;
wire  signed [1:0] pixel_4_fu_4983_p7;
wire   [1:0] pixel_5_fu_5032_p1;
wire   [1:0] pixel_5_fu_5032_p3;
wire  signed [1:0] pixel_5_fu_5032_p5;
wire  signed [1:0] pixel_5_fu_5032_p7;
wire   [1:0] pixel_6_fu_5081_p1;
wire   [1:0] pixel_6_fu_5081_p3;
wire  signed [1:0] pixel_6_fu_5081_p5;
wire  signed [1:0] pixel_6_fu_5081_p7;
wire   [1:0] pixel_7_fu_5130_p1;
wire   [1:0] pixel_7_fu_5130_p3;
wire  signed [1:0] pixel_7_fu_5130_p5;
wire  signed [1:0] pixel_7_fu_5130_p7;
wire   [1:0] pixel_8_fu_5179_p1;
wire   [1:0] pixel_8_fu_5179_p3;
wire  signed [1:0] pixel_8_fu_5179_p5;
wire  signed [1:0] pixel_8_fu_5179_p7;
wire   [1:0] pixel_9_fu_5248_p1;
wire   [1:0] pixel_9_fu_5248_p3;
wire  signed [1:0] pixel_9_fu_5248_p5;
wire  signed [1:0] pixel_9_fu_5248_p7;
wire   [1:0] pixel_10_fu_5297_p1;
wire   [1:0] pixel_10_fu_5297_p3;
wire  signed [1:0] pixel_10_fu_5297_p5;
wire  signed [1:0] pixel_10_fu_5297_p7;
wire   [1:0] pixel_11_fu_5346_p1;
wire   [1:0] pixel_11_fu_5346_p3;
wire  signed [1:0] pixel_11_fu_5346_p5;
wire  signed [1:0] pixel_11_fu_5346_p7;
wire   [1:0] pixel_12_fu_5395_p1;
wire   [1:0] pixel_12_fu_5395_p3;
wire  signed [1:0] pixel_12_fu_5395_p5;
wire  signed [1:0] pixel_12_fu_5395_p7;
wire   [1:0] pixel_13_fu_5444_p1;
wire   [1:0] pixel_13_fu_5444_p3;
wire  signed [1:0] pixel_13_fu_5444_p5;
wire  signed [1:0] pixel_13_fu_5444_p7;
wire   [1:0] pixel_14_fu_5513_p1;
wire   [1:0] pixel_14_fu_5513_p3;
wire  signed [1:0] pixel_14_fu_5513_p5;
wire  signed [1:0] pixel_14_fu_5513_p7;
wire   [1:0] pixel_15_fu_5562_p1;
wire   [1:0] pixel_15_fu_5562_p3;
wire  signed [1:0] pixel_15_fu_5562_p5;
wire  signed [1:0] pixel_15_fu_5562_p7;
wire   [1:0] pixel_16_fu_5611_p1;
wire   [1:0] pixel_16_fu_5611_p3;
wire  signed [1:0] pixel_16_fu_5611_p5;
wire  signed [1:0] pixel_16_fu_5611_p7;
wire   [1:0] pixel_17_fu_5660_p1;
wire   [1:0] pixel_17_fu_5660_p3;
wire  signed [1:0] pixel_17_fu_5660_p5;
wire  signed [1:0] pixel_17_fu_5660_p7;
wire   [1:0] pixel_18_fu_5709_p1;
wire   [1:0] pixel_18_fu_5709_p3;
wire  signed [1:0] pixel_18_fu_5709_p5;
wire  signed [1:0] pixel_18_fu_5709_p7;
wire   [1:0] pixel_19_fu_5778_p1;
wire   [1:0] pixel_19_fu_5778_p3;
wire  signed [1:0] pixel_19_fu_5778_p5;
wire  signed [1:0] pixel_19_fu_5778_p7;
wire   [1:0] pixel_20_fu_5827_p1;
wire   [1:0] pixel_20_fu_5827_p3;
wire  signed [1:0] pixel_20_fu_5827_p5;
wire  signed [1:0] pixel_20_fu_5827_p7;
wire   [1:0] pixel_21_fu_5876_p1;
wire   [1:0] pixel_21_fu_5876_p3;
wire  signed [1:0] pixel_21_fu_5876_p5;
wire  signed [1:0] pixel_21_fu_5876_p7;
wire   [1:0] pixel_22_fu_5925_p1;
wire   [1:0] pixel_22_fu_5925_p3;
wire  signed [1:0] pixel_22_fu_5925_p5;
wire  signed [1:0] pixel_22_fu_5925_p7;
wire   [1:0] tmp_91_fu_5974_p1;
wire   [1:0] tmp_91_fu_5974_p3;
wire  signed [1:0] tmp_91_fu_5974_p5;
wire  signed [1:0] tmp_91_fu_5974_p7;
wire   [1:0] tmp_92_fu_5997_p1;
wire   [1:0] tmp_92_fu_5997_p3;
wire  signed [1:0] tmp_92_fu_5997_p5;
wire  signed [1:0] tmp_92_fu_5997_p7;
wire   [1:0] tmp_93_fu_6020_p1;
wire   [1:0] tmp_93_fu_6020_p3;
wire  signed [1:0] tmp_93_fu_6020_p5;
wire  signed [1:0] tmp_93_fu_6020_p7;
wire   [1:0] tmp_94_fu_6043_p1;
wire   [1:0] tmp_94_fu_6043_p3;
wire  signed [1:0] tmp_94_fu_6043_p5;
wire  signed [1:0] tmp_94_fu_6043_p7;
wire   [1:0] pixel_23_fu_6066_p1;
wire   [1:0] pixel_23_fu_6066_p3;
wire  signed [1:0] pixel_23_fu_6066_p5;
wire  signed [1:0] pixel_23_fu_6066_p7;
wire   [1:0] tmp_95_fu_6089_p1;
wire   [1:0] tmp_95_fu_6089_p3;
wire  signed [1:0] tmp_95_fu_6089_p5;
wire  signed [1:0] tmp_95_fu_6089_p7;
wire   [1:0] tmp_96_fu_6112_p1;
wire   [1:0] tmp_96_fu_6112_p3;
wire  signed [1:0] tmp_96_fu_6112_p5;
wire  signed [1:0] tmp_96_fu_6112_p7;
wire   [1:0] tmp_97_fu_6135_p1;
wire   [1:0] tmp_97_fu_6135_p3;
wire  signed [1:0] tmp_97_fu_6135_p5;
wire  signed [1:0] tmp_97_fu_6135_p7;
wire   [1:0] tmp_98_fu_6158_p1;
wire   [1:0] tmp_98_fu_6158_p3;
wire  signed [1:0] tmp_98_fu_6158_p5;
wire  signed [1:0] tmp_98_fu_6158_p7;
wire   [1:0] pixel_24_fu_6181_p1;
wire   [1:0] pixel_24_fu_6181_p3;
wire  signed [1:0] pixel_24_fu_6181_p5;
wire  signed [1:0] pixel_24_fu_6181_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage16_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage21_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage15_subdone_grp0_done_reg = 1'b0;
#0 j_fu_216 = 5'd0;
#0 i_fu_220 = 5'd0;
#0 indvar_flatten6_fu_224 = 10'd0;
#0 out_c_fu_228 = 3'd0;
#0 indvar_flatten21_fu_232 = 13'd0;
#0 ap_done_reg = 1'b0;
end

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_biases_ROM_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_biases_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_biases_address0),
    .ce0(conv1_biases_ce0_local),
    .q0(conv1_biases_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_0cud #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_0_0_address0),
    .ce0(conv1_weights_0_0_ce0_local),
    .q0(conv1_weights_0_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_1dEe #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_0_1_address0),
    .ce0(conv1_weights_0_1_ce0_local),
    .q0(conv1_weights_0_1_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_2eOg #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_0_2_address0),
    .ce0(conv1_weights_0_2_ce0_local),
    .q0(conv1_weights_0_2_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_3fYi #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_0_3_address0),
    .ce0(conv1_weights_0_3_ce0_local),
    .q0(conv1_weights_0_3_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_4g8j #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_0_4_address0),
    .ce0(conv1_weights_0_4_ce0_local),
    .q0(conv1_weights_0_4_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_0hbi #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_1_0_address0),
    .ce0(conv1_weights_1_0_ce0_local),
    .q0(conv1_weights_1_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_1ibs #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_1_1_address0),
    .ce0(conv1_weights_1_1_ce0_local),
    .q0(conv1_weights_1_1_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_2jbC #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_1_2_address0),
    .ce0(conv1_weights_1_2_ce0_local),
    .q0(conv1_weights_1_2_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_3kbM #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_1_3_address0),
    .ce0(conv1_weights_1_3_ce0_local),
    .q0(conv1_weights_1_3_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_4lbW #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_1_4_address0),
    .ce0(conv1_weights_1_4_ce0_local),
    .q0(conv1_weights_1_4_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_0mb6 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_2_0_address0),
    .ce0(conv1_weights_2_0_ce0_local),
    .q0(conv1_weights_2_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_2_1_address0),
    .ce0(conv1_weights_2_1_ce0_local),
    .q0(conv1_weights_2_1_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_2ocq #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_2_2_address0),
    .ce0(conv1_weights_2_2_ce0_local),
    .q0(conv1_weights_2_2_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_3pcA #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_2_3_address0),
    .ce0(conv1_weights_2_3_ce0_local),
    .q0(conv1_weights_2_3_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_4qcK #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_2_4_address0),
    .ce0(conv1_weights_2_4_ce0_local),
    .q0(conv1_weights_2_4_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_0rcU #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_3_0_address0),
    .ce0(conv1_weights_3_0_ce0_local),
    .q0(conv1_weights_3_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_1sc4 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_3_1_address0),
    .ce0(conv1_weights_3_1_ce0_local),
    .q0(conv1_weights_3_1_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_2tde #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_3_2_address0),
    .ce0(conv1_weights_3_2_ce0_local),
    .q0(conv1_weights_3_2_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_3udo #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_3_3_address0),
    .ce0(conv1_weights_3_3_ce0_local),
    .q0(conv1_weights_3_3_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_4vdy #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_3_4_address0),
    .ce0(conv1_weights_3_4_ce0_local),
    .q0(conv1_weights_3_4_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_0wdI #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_4_0_address0),
    .ce0(conv1_weights_4_0_ce0_local),
    .q0(conv1_weights_4_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_1xdS #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_4_1_address0),
    .ce0(conv1_weights_4_1_ce0_local),
    .q0(conv1_weights_4_1_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_2yd2 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_4_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_4_2_address0),
    .ce0(conv1_weights_4_2_ce0_local),
    .q0(conv1_weights_4_2_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_3zec #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_4_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_4_3_address0),
    .ce0(conv1_weights_4_3_ce0_local),
    .q0(conv1_weights_4_3_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_4Aem #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_4_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_4_4_address0),
    .ce0(conv1_weights_4_4_ce0_local),
    .q0(conv1_weights_4_4_q0)
);

top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3885_p0),
    .din1(grp_fu_3885_p1),
    .ce(grp_fu_3885_ce),
    .dout(grp_fu_3885_p2)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U39(
    .din0(padded_q0),
    .din1(padded_1_q0),
    .din2(padded_2_q0),
    .din3(padded_3_q0),
    .def(grp_fu_3899_p9),
    .sel(trunc_ln30_2_reg_6774),
    .dout(grp_fu_3899_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U40(
    .din0(padded_4_q0),
    .din1(padded_5_q0),
    .din2(padded_6_q0),
    .din3(padded_7_q0),
    .def(grp_fu_3922_p9),
    .sel(trunc_ln30_2_reg_6774),
    .dout(grp_fu_3922_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U41(
    .din0(padded_8_q0),
    .din1(padded_9_q0),
    .din2(padded_10_q0),
    .din3(padded_11_q0),
    .def(grp_fu_3945_p9),
    .sel(trunc_ln30_2_reg_6774),
    .dout(grp_fu_3945_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U42(
    .din0(padded_12_q0),
    .din1(padded_13_q0),
    .din2(padded_14_q0),
    .din3(padded_15_q0),
    .def(grp_fu_3968_p9),
    .sel(trunc_ln30_2_reg_6774),
    .dout(grp_fu_3968_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U43(
    .din0(padded_q0),
    .din1(padded_1_q0),
    .din2(padded_2_q0),
    .din3(padded_3_q0),
    .def(grp_fu_3991_p9),
    .sel(trunc_ln36_1_reg_6875),
    .dout(grp_fu_3991_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U44(
    .din0(padded_4_q0),
    .din1(padded_5_q0),
    .din2(padded_6_q0),
    .din3(padded_7_q0),
    .def(grp_fu_4014_p9),
    .sel(trunc_ln36_1_reg_6875),
    .dout(grp_fu_4014_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U45(
    .din0(padded_8_q0),
    .din1(padded_9_q0),
    .din2(padded_10_q0),
    .din3(padded_11_q0),
    .def(grp_fu_4037_p9),
    .sel(trunc_ln36_1_reg_6875),
    .dout(grp_fu_4037_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U46(
    .din0(padded_12_q0),
    .din1(padded_13_q0),
    .din2(padded_14_q0),
    .din3(padded_15_q0),
    .def(grp_fu_4060_p9),
    .sel(trunc_ln36_1_reg_6875),
    .dout(grp_fu_4060_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U47(
    .din0(padded_q0),
    .din1(padded_1_q0),
    .din2(padded_2_q0),
    .din3(padded_3_q0),
    .def(grp_fu_4083_p9),
    .sel(trunc_ln36_3_reg_6976),
    .dout(grp_fu_4083_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U48(
    .din0(padded_4_q0),
    .din1(padded_5_q0),
    .din2(padded_6_q0),
    .din3(padded_7_q0),
    .def(grp_fu_4106_p9),
    .sel(trunc_ln36_3_reg_6976),
    .dout(grp_fu_4106_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U49(
    .din0(padded_8_q0),
    .din1(padded_9_q0),
    .din2(padded_10_q0),
    .din3(padded_11_q0),
    .def(grp_fu_4129_p9),
    .sel(trunc_ln36_3_reg_6976),
    .dout(grp_fu_4129_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U50(
    .din0(padded_12_q0),
    .din1(padded_13_q0),
    .din2(padded_14_q0),
    .din3(padded_15_q0),
    .def(grp_fu_4152_p9),
    .sel(trunc_ln36_3_reg_6976),
    .dout(grp_fu_4152_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U51(
    .din0(padded_q0),
    .din1(padded_1_q0),
    .din2(padded_2_q0),
    .din3(padded_3_q0),
    .def(grp_fu_4175_p9),
    .sel(trunc_ln36_5_reg_7077),
    .dout(grp_fu_4175_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U52(
    .din0(padded_4_q0),
    .din1(padded_5_q0),
    .din2(padded_6_q0),
    .din3(padded_7_q0),
    .def(grp_fu_4198_p9),
    .sel(trunc_ln36_5_reg_7077),
    .dout(grp_fu_4198_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U53(
    .din0(padded_8_q0),
    .din1(padded_9_q0),
    .din2(padded_10_q0),
    .din3(padded_11_q0),
    .def(grp_fu_4221_p9),
    .sel(trunc_ln36_5_reg_7077),
    .dout(grp_fu_4221_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U54(
    .din0(padded_12_q0),
    .din1(padded_13_q0),
    .din2(padded_14_q0),
    .din3(padded_15_q0),
    .def(grp_fu_4244_p9),
    .sel(trunc_ln36_5_reg_7077),
    .dout(grp_fu_4244_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U55(
    .din0(padded_q0),
    .din1(padded_1_q0),
    .din2(padded_2_q0),
    .din3(padded_3_q0),
    .def(grp_fu_4267_p9),
    .sel(trunc_ln36_7_reg_7182),
    .dout(grp_fu_4267_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U56(
    .din0(padded_4_q0),
    .din1(padded_5_q0),
    .din2(padded_6_q0),
    .din3(padded_7_q0),
    .def(grp_fu_4290_p9),
    .sel(trunc_ln36_7_reg_7182),
    .dout(grp_fu_4290_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U57(
    .din0(padded_8_q0),
    .din1(padded_9_q0),
    .din2(padded_10_q0),
    .din3(padded_11_q0),
    .def(grp_fu_4313_p9),
    .sel(trunc_ln36_7_reg_7182),
    .dout(grp_fu_4313_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U58(
    .din0(padded_12_q0),
    .din1(padded_13_q0),
    .din2(padded_14_q0),
    .din3(padded_15_q0),
    .def(grp_fu_4336_p9),
    .sel(trunc_ln36_7_reg_7182),
    .dout(grp_fu_4336_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U59(
    .din0(grp_fu_3899_p11),
    .din1(grp_fu_3922_p11),
    .din2(grp_fu_3945_p11),
    .din3(grp_fu_3968_p11),
    .def(pixel_fu_4676_p9),
    .sel(trunc_ln29_1_reg_6659),
    .dout(pixel_fu_4676_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U60(
    .din0(grp_fu_3991_p11),
    .din1(grp_fu_4014_p11),
    .din2(grp_fu_4037_p11),
    .din3(grp_fu_4060_p11),
    .def(pixel_1_fu_4750_p9),
    .sel(trunc_ln29_1_reg_6659),
    .dout(pixel_1_fu_4750_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U61(
    .din0(grp_fu_4083_p11),
    .din1(grp_fu_4106_p11),
    .din2(grp_fu_4129_p11),
    .din3(grp_fu_4152_p11),
    .def(pixel_2_fu_4819_p9),
    .sel(trunc_ln29_1_reg_6659),
    .dout(pixel_2_fu_4819_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U62(
    .din0(grp_fu_4175_p11),
    .din1(grp_fu_4198_p11),
    .din2(grp_fu_4221_p11),
    .din3(grp_fu_4244_p11),
    .def(pixel_3_fu_4888_p9),
    .sel(trunc_ln29_1_reg_6659),
    .dout(pixel_3_fu_4888_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U63(
    .din0(grp_fu_4267_p11),
    .din1(grp_fu_4290_p11),
    .din2(grp_fu_4313_p11),
    .din3(grp_fu_4336_p11),
    .def(pixel_4_fu_4983_p9),
    .sel(trunc_ln29_1_reg_6659),
    .dout(pixel_4_fu_4983_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U64(
    .din0(grp_fu_3899_p11),
    .din1(grp_fu_3922_p11),
    .din2(grp_fu_3945_p11),
    .din3(grp_fu_3968_p11),
    .def(pixel_5_fu_5032_p9),
    .sel(p_cast_reg_6677),
    .dout(pixel_5_fu_5032_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U65(
    .din0(grp_fu_3991_p11),
    .din1(grp_fu_4014_p11),
    .din2(grp_fu_4037_p11),
    .din3(grp_fu_4060_p11),
    .def(pixel_6_fu_5081_p9),
    .sel(p_cast_reg_6677),
    .dout(pixel_6_fu_5081_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U66(
    .din0(grp_fu_4083_p11),
    .din1(grp_fu_4106_p11),
    .din2(grp_fu_4129_p11),
    .din3(grp_fu_4152_p11),
    .def(pixel_7_fu_5130_p9),
    .sel(p_cast_reg_6677),
    .dout(pixel_7_fu_5130_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U67(
    .din0(grp_fu_4175_p11),
    .din1(grp_fu_4198_p11),
    .din2(grp_fu_4221_p11),
    .din3(grp_fu_4244_p11),
    .def(pixel_8_fu_5179_p9),
    .sel(p_cast_reg_6677),
    .dout(pixel_8_fu_5179_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U68(
    .din0(grp_fu_4267_p11),
    .din1(grp_fu_4290_p11),
    .din2(grp_fu_4313_p11),
    .din3(grp_fu_4336_p11),
    .def(pixel_9_fu_5248_p9),
    .sel(p_cast_reg_6677),
    .dout(pixel_9_fu_5248_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U69(
    .din0(grp_fu_3899_p11),
    .din1(grp_fu_3922_p11),
    .din2(grp_fu_3945_p11),
    .din3(grp_fu_3968_p11),
    .def(pixel_10_fu_5297_p9),
    .sel(p_cast1_reg_7652),
    .dout(pixel_10_fu_5297_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U70(
    .din0(grp_fu_3991_p11),
    .din1(grp_fu_4014_p11),
    .din2(grp_fu_4037_p11),
    .din3(grp_fu_4060_p11),
    .def(pixel_11_fu_5346_p9),
    .sel(p_cast1_reg_7652),
    .dout(pixel_11_fu_5346_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U71(
    .din0(grp_fu_4083_p11),
    .din1(grp_fu_4106_p11),
    .din2(grp_fu_4129_p11),
    .din3(grp_fu_4152_p11),
    .def(pixel_12_fu_5395_p9),
    .sel(p_cast1_reg_7652),
    .dout(pixel_12_fu_5395_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U72(
    .din0(grp_fu_4175_p11),
    .din1(grp_fu_4198_p11),
    .din2(grp_fu_4221_p11),
    .din3(grp_fu_4244_p11),
    .def(pixel_13_fu_5444_p9),
    .sel(p_cast1_reg_7652),
    .dout(pixel_13_fu_5444_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U73(
    .din0(grp_fu_4267_p11),
    .din1(grp_fu_4290_p11),
    .din2(grp_fu_4313_p11),
    .din3(grp_fu_4336_p11),
    .def(pixel_14_fu_5513_p9),
    .sel(p_cast1_reg_7652),
    .dout(pixel_14_fu_5513_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U74(
    .din0(grp_fu_3899_p11),
    .din1(grp_fu_3922_p11),
    .din2(grp_fu_3945_p11),
    .din3(grp_fu_3968_p11),
    .def(pixel_15_fu_5562_p9),
    .sel(p_cast2_reg_8119),
    .dout(pixel_15_fu_5562_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U75(
    .din0(grp_fu_3991_p11),
    .din1(grp_fu_4014_p11),
    .din2(grp_fu_4037_p11),
    .din3(grp_fu_4060_p11),
    .def(pixel_16_fu_5611_p9),
    .sel(p_cast2_reg_8119),
    .dout(pixel_16_fu_5611_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U76(
    .din0(grp_fu_4083_p11),
    .din1(grp_fu_4106_p11),
    .din2(grp_fu_4129_p11),
    .din3(grp_fu_4152_p11),
    .def(pixel_17_fu_5660_p9),
    .sel(p_cast2_reg_8119),
    .dout(pixel_17_fu_5660_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U77(
    .din0(grp_fu_4175_p11),
    .din1(grp_fu_4198_p11),
    .din2(grp_fu_4221_p11),
    .din3(grp_fu_4244_p11),
    .def(pixel_18_fu_5709_p9),
    .sel(p_cast2_reg_8119),
    .dout(pixel_18_fu_5709_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U78(
    .din0(grp_fu_4267_p11),
    .din1(grp_fu_4290_p11),
    .din2(grp_fu_4313_p11),
    .din3(grp_fu_4336_p11),
    .def(pixel_19_fu_5778_p9),
    .sel(p_cast2_reg_8119),
    .dout(pixel_19_fu_5778_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U79(
    .din0(grp_fu_3899_p11),
    .din1(grp_fu_3922_p11),
    .din2(grp_fu_3945_p11),
    .din3(grp_fu_3968_p11),
    .def(pixel_20_fu_5827_p9),
    .sel(lshr_ln30_cast_reg_8586),
    .dout(pixel_20_fu_5827_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U80(
    .din0(grp_fu_3991_p11),
    .din1(grp_fu_4014_p11),
    .din2(grp_fu_4037_p11),
    .din3(grp_fu_4060_p11),
    .def(pixel_21_fu_5876_p9),
    .sel(lshr_ln30_cast_reg_8586),
    .dout(pixel_21_fu_5876_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U81(
    .din0(grp_fu_4083_p11),
    .din1(grp_fu_4106_p11),
    .din2(grp_fu_4129_p11),
    .din3(grp_fu_4152_p11),
    .def(pixel_22_fu_5925_p9),
    .sel(lshr_ln30_cast_reg_8586),
    .dout(pixel_22_fu_5925_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U82(
    .din0(padded_q0),
    .din1(padded_1_q0),
    .din2(padded_2_q0),
    .din3(padded_3_q0),
    .def(tmp_91_fu_5974_p9),
    .sel(trunc_ln36_5_reg_7077),
    .dout(tmp_91_fu_5974_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U83(
    .din0(padded_4_q0),
    .din1(padded_5_q0),
    .din2(padded_6_q0),
    .din3(padded_7_q0),
    .def(tmp_92_fu_5997_p9),
    .sel(trunc_ln36_5_reg_7077),
    .dout(tmp_92_fu_5997_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U84(
    .din0(padded_8_q0),
    .din1(padded_9_q0),
    .din2(padded_10_q0),
    .din3(padded_11_q0),
    .def(tmp_93_fu_6020_p9),
    .sel(trunc_ln36_5_reg_7077),
    .dout(tmp_93_fu_6020_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U85(
    .din0(padded_12_q0),
    .din1(padded_13_q0),
    .din2(padded_14_q0),
    .din3(padded_15_q0),
    .def(tmp_94_fu_6043_p9),
    .sel(trunc_ln36_5_reg_7077),
    .dout(tmp_94_fu_6043_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U86(
    .din0(tmp_91_fu_5974_p11),
    .din1(tmp_92_fu_5997_p11),
    .din2(tmp_93_fu_6020_p11),
    .din3(tmp_94_fu_6043_p11),
    .def(pixel_23_fu_6066_p9),
    .sel(lshr_ln30_cast_reg_8586),
    .dout(pixel_23_fu_6066_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U87(
    .din0(padded_q0),
    .din1(padded_1_q0),
    .din2(padded_2_q0),
    .din3(padded_3_q0),
    .def(tmp_95_fu_6089_p9),
    .sel(trunc_ln36_7_reg_7182),
    .dout(tmp_95_fu_6089_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U88(
    .din0(padded_4_q0),
    .din1(padded_5_q0),
    .din2(padded_6_q0),
    .din3(padded_7_q0),
    .def(tmp_96_fu_6112_p9),
    .sel(trunc_ln36_7_reg_7182),
    .dout(tmp_96_fu_6112_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U89(
    .din0(padded_8_q0),
    .din1(padded_9_q0),
    .din2(padded_10_q0),
    .din3(padded_11_q0),
    .def(tmp_97_fu_6135_p9),
    .sel(trunc_ln36_7_reg_7182),
    .dout(tmp_97_fu_6135_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U90(
    .din0(padded_12_q0),
    .din1(padded_13_q0),
    .din2(padded_14_q0),
    .din3(padded_15_q0),
    .def(tmp_98_fu_6158_p9),
    .sel(trunc_ln36_7_reg_7182),
    .dout(tmp_98_fu_6158_p11)
);

(* dissolve_hierarchy = "yes" *) top_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U91(
    .din0(tmp_95_fu_6089_p11),
    .din1(tmp_96_fu_6112_p11),
    .din2(tmp_97_fu_6135_p11),
    .din3(tmp_98_fu_6158_p11),
    .def(pixel_24_fu_6181_p9),
    .sel(lshr_ln30_cast_reg_8586),
    .dout(pixel_24_fu_6181_p11)
);

top_mac_muladd_10ns_5ns_10ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 15 ))
mac_muladd_10ns_5ns_10ns_15_4_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6330_p0),
    .din1(grp_fu_6330_p1),
    .din2(grp_fu_6330_p2),
    .ce(grp_fu_6330_ce),
    .dout(grp_fu_6330_p3)
);

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage24),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage15_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_block_pp0_stage15_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage15_subdone_grp0)) begin
                ap_block_pp0_stage15_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage16_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_block_pp0_stage16_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage16_subdone_grp0)) begin
                ap_block_pp0_stage16_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage21_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_block_pp0_stage21_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage21_subdone_grp0)) begin
                ap_block_pp0_stage21_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage21_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage24)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage21_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage21))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage21))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage21))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage21))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_220 <= 5'd0;
    end else if (((icmp_ln28_reg_6379 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_fu_220 <= select_ln29_fu_4593_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln28_fu_4423_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten21_fu_232 <= add_ln28_1_fu_4429_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten21_fu_232 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln28_fu_4423_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten6_fu_224 <= select_ln29_1_fu_4494_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_224 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_216 <= 5'd0;
    end else if (((icmp_ln28_reg_6379 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        j_fu_216 <= add_ln36_fu_4699_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln28_fu_4423_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            out_c_fu_228 <= select_ln28_2_fu_4453_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            out_c_fu_228 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_biases_load_reg_9100 <= conv1_biases_q0;
        j_1_mid2_reg_6518 <= j_1_mid2_fu_4571_p3;
        j_1_mid2_reg_6518_pp0_iter1_reg <= j_1_mid2_reg_6518;
        j_1_mid2_reg_6518_pp0_iter2_reg <= j_1_mid2_reg_6518_pp0_iter1_reg;
        j_1_mid2_reg_6518_pp0_iter3_reg <= j_1_mid2_reg_6518_pp0_iter2_reg;
        j_1_mid2_reg_6518_pp0_iter4_reg <= j_1_mid2_reg_6518_pp0_iter3_reg;
        j_1_mid2_reg_6518_pp0_iter5_reg <= j_1_mid2_reg_6518_pp0_iter4_reg;
        mul_4_reg_9065_pp0_iter2_reg <= mul_4_reg_9065;
        mul_4_reg_9065_pp0_iter3_reg <= mul_4_reg_9065_pp0_iter2_reg;
        mul_4_reg_9065_pp0_iter4_reg <= mul_4_reg_9065_pp0_iter3_reg;
        p_cast_reg_6677 <= {{indvars_iv_next48_mid2_fu_4585_p3[4:3]}};
        pixel_24_reg_9070 <= pixel_24_fu_6181_p11;
        select_ln29_reg_6528 <= select_ln29_fu_4593_p3;
        select_ln29_reg_6528_pp0_iter1_reg <= select_ln29_reg_6528;
        select_ln29_reg_6528_pp0_iter2_reg <= select_ln29_reg_6528_pp0_iter1_reg;
        select_ln29_reg_6528_pp0_iter3_reg <= select_ln29_reg_6528_pp0_iter2_reg;
        select_ln29_reg_6528_pp0_iter4_reg <= select_ln29_reg_6528_pp0_iter3_reg;
        select_ln29_reg_6528_pp0_iter5_reg <= select_ln29_reg_6528_pp0_iter4_reg;
        trunc_ln29_1_reg_6659 <= {{select_ln29_fu_4593_p3[4:3]}};
        trunc_ln30_2_reg_6774 <= {{j_1_mid2_fu_4571_p3[4:3]}};
        trunc_ln30_reg_6686 <= trunc_ln30_fu_4629_p1;
        trunc_ln36_2_reg_6668 <= trunc_ln36_2_fu_4615_p1;
        trunc_ln36_reg_6651 <= trunc_ln36_fu_4601_p1;
        weight_10_reg_6586 <= conv1_weights_2_0_q0;
        weight_11_reg_6591 <= conv1_weights_2_1_q0;
        weight_12_reg_6596 <= conv1_weights_2_2_q0;
        weight_13_reg_6601 <= conv1_weights_2_3_q0;
        weight_14_reg_6606 <= conv1_weights_2_4_q0;
        weight_15_reg_6611 <= conv1_weights_3_0_q0;
        weight_16_reg_6616 <= conv1_weights_3_1_q0;
        weight_17_reg_6621 <= conv1_weights_3_2_q0;
        weight_18_reg_6626 <= conv1_weights_3_3_q0;
        weight_19_reg_6631 <= conv1_weights_3_4_q0;
        weight_1_reg_6541 <= conv1_weights_0_1_q0;
        weight_20_reg_6636 <= conv1_weights_4_0_q0;
        weight_21_reg_6641 <= conv1_weights_4_1_q0;
        weight_22_reg_6646 <= conv1_weights_4_2_q0;
        weight_24_reg_9060 <= conv1_weights_4_4_q0;
        weight_2_reg_6546 <= conv1_weights_0_2_q0;
        weight_3_reg_6551 <= conv1_weights_0_3_q0;
        weight_4_reg_6556 <= conv1_weights_0_4_q0;
        weight_5_reg_6561 <= conv1_weights_1_0_q0;
        weight_6_reg_6566 <= conv1_weights_1_1_q0;
        weight_7_reg_6571 <= conv1_weights_1_2_q0;
        weight_8_reg_6576 <= conv1_weights_1_3_q0;
        weight_9_reg_6581 <= conv1_weights_1_4_q0;
        weight_reg_6536 <= conv1_weights_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        gmem_out_addr_reg_9115 <= sext_ln42_fu_6270_p1;
        mul_1_3_reg_8011_pp0_iter1_reg <= mul_1_3_reg_8011;
        pixel_12_reg_8016 <= pixel_12_fu_5395_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln28_reg_6379 <= icmp_ln28_fu_4423_p2;
        icmp_ln28_reg_6379_pp0_iter1_reg <= icmp_ln28_reg_6379;
        icmp_ln28_reg_6379_pp0_iter2_reg <= icmp_ln28_reg_6379_pp0_iter1_reg;
        icmp_ln28_reg_6379_pp0_iter3_reg <= icmp_ln28_reg_6379_pp0_iter2_reg;
        icmp_ln28_reg_6379_pp0_iter4_reg <= icmp_ln28_reg_6379_pp0_iter3_reg;
        icmp_ln29_reg_6383 <= icmp_ln29_fu_4447_p2;
        mul_3_4_reg_9045_pp0_iter2_reg <= mul_3_4_reg_9045;
        mul_3_4_reg_9045_pp0_iter3_reg <= mul_3_4_reg_9045_pp0_iter2_reg;
        mul_3_4_reg_9045_pp0_iter4_reg <= mul_3_4_reg_9045_pp0_iter3_reg;
        pixel_23_reg_9050 <= pixel_23_fu_6066_p11;
        select_ln28_2_reg_6391 <= select_ln28_2_fu_4453_p3;
        select_ln28_2_reg_6391_pp0_iter1_reg <= select_ln28_2_reg_6391;
        select_ln28_2_reg_6391_pp0_iter2_reg <= select_ln28_2_reg_6391_pp0_iter1_reg;
        select_ln28_2_reg_6391_pp0_iter3_reg <= select_ln28_2_reg_6391_pp0_iter2_reg;
        select_ln28_2_reg_6391_pp0_iter4_reg <= select_ln28_2_reg_6391_pp0_iter3_reg;
        select_ln28_2_reg_6391_pp0_iter5_reg <= select_ln28_2_reg_6391_pp0_iter4_reg;
        zext_ln28_reg_6396[2 : 0] <= zext_ln28_fu_4461_p1[2 : 0];
        zext_ln28_reg_6396_pp0_iter1_reg[2 : 0] <= zext_ln28_reg_6396[2 : 0];
        zext_ln28_reg_6396_pp0_iter2_reg[2 : 0] <= zext_ln28_reg_6396_pp0_iter1_reg[2 : 0];
        zext_ln28_reg_6396_pp0_iter3_reg[2 : 0] <= zext_ln28_reg_6396_pp0_iter2_reg[2 : 0];
        zext_ln28_reg_6396_pp0_iter4_reg[2 : 0] <= zext_ln28_reg_6396_pp0_iter3_reg[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        lshr_ln30_cast_reg_8586 <= {{empty_62_fu_5732_p2[4:3]}};
        mul_3_reg_8675_pp0_iter1_reg <= mul_3_reg_8675;
        mul_3_reg_8675_pp0_iter2_reg <= mul_3_reg_8675_pp0_iter1_reg;
        pixel_19_reg_8680 <= pixel_19_fu_5778_p11;
        trunc_ln36_8_reg_8578 <= trunc_ln36_8_fu_5737_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul_1_1_reg_7831 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_1_2_reg_7921 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_1_2_reg_7921_pp0_iter1_reg <= mul_1_2_reg_7921;
        pixel_11_reg_7926 <= pixel_11_fu_5346_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul_1_3_reg_8011 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul_1_4_reg_8101 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul_1_4_reg_8101_pp0_iter1_reg <= mul_1_4_reg_8101;
        pixel_13_reg_8106 <= pixel_13_fu_5444_p11;
        select_ln42_reg_9122 <= select_ln42_fu_6322_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul_1_reg_7741 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_2_1_reg_8298 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_2_1_reg_8298_pp0_iter1_reg <= mul_2_1_reg_8298;
        pixel_15_reg_8303 <= pixel_15_fu_5562_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul_2_2_reg_8388 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul_2_2_reg_8388_pp0_iter1_reg <= mul_2_2_reg_8388;
        pixel_16_reg_8393 <= pixel_16_fu_5611_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul_2_3_reg_8478 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul_2_3_reg_8478_pp0_iter1_reg <= mul_2_3_reg_8478;
        mul_2_3_reg_8478_pp0_iter2_reg <= mul_2_3_reg_8478_pp0_iter1_reg;
        pixel_17_reg_8483 <= pixel_17_fu_5660_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul_2_4_reg_8568 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul_2_4_reg_8568_pp0_iter1_reg <= mul_2_4_reg_8568;
        mul_2_4_reg_8568_pp0_iter2_reg <= mul_2_4_reg_8568_pp0_iter1_reg;
        pixel_18_reg_8573 <= pixel_18_fu_5709_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul_2_reg_8208 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul_2_reg_8208_pp0_iter1_reg <= mul_2_reg_8208;
        p_cast2_reg_8119 <= {{empty_61_fu_5467_p2[4:3]}};
        pixel_14_reg_8213 <= pixel_14_fu_5513_p11;
        trunc_ln36_6_reg_8111 <= trunc_ln36_6_fu_5472_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul_3_1_reg_8765 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul_3_1_reg_8765_pp0_iter1_reg <= mul_3_1_reg_8765;
        mul_3_1_reg_8765_pp0_iter2_reg <= mul_3_1_reg_8765_pp0_iter1_reg;
        pixel_20_reg_8770 <= pixel_20_fu_5827_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        mul_3_2_reg_8855 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        mul_3_2_reg_8855_pp0_iter1_reg <= mul_3_2_reg_8855;
        mul_3_2_reg_8855_pp0_iter2_reg <= mul_3_2_reg_8855_pp0_iter1_reg;
        pixel_21_reg_8860 <= pixel_21_fu_5876_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul_3_3_reg_8945 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul_3_3_reg_8945_pp0_iter1_reg <= mul_3_3_reg_8945;
        mul_3_3_reg_8945_pp0_iter2_reg <= mul_3_3_reg_8945_pp0_iter1_reg;
        pixel_22_reg_8950 <= pixel_22_fu_5925_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_3_4_reg_9045 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        mul_3_reg_8675 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_4_1_reg_9075 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_4_1_reg_9075_pp0_iter2_reg <= mul_4_1_reg_9075;
        mul_4_1_reg_9075_pp0_iter3_reg <= mul_4_1_reg_9075_pp0_iter2_reg;
        mul_4_1_reg_9075_pp0_iter4_reg <= mul_4_1_reg_9075_pp0_iter3_reg;
        pixel_reg_6782 <= pixel_fu_4676_p11;
        trunc_ln36_1_reg_6875 <= {{add_ln36_fu_4699_p2[4:3]}};
        trunc_ln36_9_reg_6787 <= trunc_ln36_9_fu_4704_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_4_2_reg_9080 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_4_2_reg_9080_pp0_iter2_reg <= mul_4_2_reg_9080;
        mul_4_2_reg_9080_pp0_iter3_reg <= mul_4_2_reg_9080_pp0_iter2_reg;
        mul_4_2_reg_9080_pp0_iter4_reg <= mul_4_2_reg_9080_pp0_iter3_reg;
        pixel_1_reg_6883 <= pixel_1_fu_4750_p11;
        trunc_ln36_10_reg_6888 <= trunc_ln36_10_fu_4778_p1;
        trunc_ln36_3_reg_6976 <= {{add_ln36_1_fu_4773_p2[4:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_4_3_reg_9085 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_4_3_reg_9085_pp0_iter2_reg <= mul_4_3_reg_9085;
        mul_4_3_reg_9085_pp0_iter3_reg <= mul_4_3_reg_9085_pp0_iter2_reg;
        mul_4_3_reg_9085_pp0_iter4_reg <= mul_4_3_reg_9085_pp0_iter3_reg;
        pixel_2_reg_6984 <= pixel_2_fu_4819_p11;
        trunc_ln36_11_reg_6989 <= trunc_ln36_11_fu_4847_p1;
        trunc_ln36_5_reg_7077 <= {{add_ln36_2_fu_4842_p2[4:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_4_4_reg_9090 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_4_4_reg_9090_pp0_iter2_reg <= mul_4_4_reg_9090;
        mul_4_4_reg_9090_pp0_iter3_reg <= mul_4_4_reg_9090_pp0_iter2_reg;
        mul_4_4_reg_9090_pp0_iter4_reg <= mul_4_4_reg_9090_pp0_iter3_reg;
        pixel_3_reg_7089 <= pixel_3_fu_4888_p11;
        trunc_ln36_12_reg_7094 <= trunc_ln36_12_fu_4916_p1;
        trunc_ln36_7_reg_7182 <= {{add_ln36_3_fu_4911_p2[4:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_4_reg_9065 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_5_reg_7454 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul_6_reg_7544 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_7_reg_7634 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_reg_7274 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_s_reg_7364 <= grp_fu_368_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        p_cast1_reg_7652 <= {{empty_60_fu_5202_p2[4:3]}};
        pixel_9_reg_7746 <= pixel_9_fu_5248_p11;
        trunc_ln36_4_reg_7644 <= trunc_ln36_4_fu_5207_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        pixel_10_reg_7836 <= pixel_10_fu_5297_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pixel_4_reg_7279 <= pixel_4_fu_4983_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pixel_5_reg_7369 <= pixel_5_fu_5032_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        pixel_6_reg_7459 <= pixel_6_fu_5081_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        pixel_7_reg_7549 <= pixel_7_fu_5130_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        pixel_8_reg_7639 <= pixel_8_fu_5179_p11;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_4359 <= grp_fu_364_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_4365 <= grp_fu_3885_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_4370 <= grp_fu_3885_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_4376 <= grp_fu_364_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_4382 <= grp_fu_3885_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_4389 <= grp_fu_364_p_dout0;
    end
end

always @ (*) begin
    if (((icmp_ln28_reg_6379 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage21_subdone) & (icmp_ln28_reg_6379_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        ap_condition_exit_pp0_iter4_stage21 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage21 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage21_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten21_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten21_load = indvar_flatten21_fu_232;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_224;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_out_c_load = 3'd0;
    end else begin
        ap_sig_allocacmp_out_c_load = out_c_fu_228;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_biases_ce0_local = 1'b1;
    end else begin
        conv1_biases_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_0_0_ce0_local = 1'b1;
    end else begin
        conv1_weights_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_0_1_ce0_local = 1'b1;
    end else begin
        conv1_weights_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_0_2_ce0_local = 1'b1;
    end else begin
        conv1_weights_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_0_3_ce0_local = 1'b1;
    end else begin
        conv1_weights_0_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_0_4_ce0_local = 1'b1;
    end else begin
        conv1_weights_0_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_1_0_ce0_local = 1'b1;
    end else begin
        conv1_weights_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_1_1_ce0_local = 1'b1;
    end else begin
        conv1_weights_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_1_2_ce0_local = 1'b1;
    end else begin
        conv1_weights_1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_1_3_ce0_local = 1'b1;
    end else begin
        conv1_weights_1_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_1_4_ce0_local = 1'b1;
    end else begin
        conv1_weights_1_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_2_0_ce0_local = 1'b1;
    end else begin
        conv1_weights_2_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_2_1_ce0_local = 1'b1;
    end else begin
        conv1_weights_2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_2_2_ce0_local = 1'b1;
    end else begin
        conv1_weights_2_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_2_3_ce0_local = 1'b1;
    end else begin
        conv1_weights_2_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_2_4_ce0_local = 1'b1;
    end else begin
        conv1_weights_2_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_3_0_ce0_local = 1'b1;
    end else begin
        conv1_weights_3_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_3_1_ce0_local = 1'b1;
    end else begin
        conv1_weights_3_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_3_2_ce0_local = 1'b1;
    end else begin
        conv1_weights_3_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_3_3_ce0_local = 1'b1;
    end else begin
        conv1_weights_3_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_3_4_ce0_local = 1'b1;
    end else begin
        conv1_weights_3_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_4_0_ce0_local = 1'b1;
    end else begin
        conv1_weights_4_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_4_1_ce0_local = 1'b1;
    end else begin
        conv1_weights_4_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_4_2_ce0_local = 1'b1;
    end else begin
        conv1_weights_4_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_4_3_ce0_local = 1'b1;
    end else begin
        conv1_weights_4_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv1_weights_4_4_ce0_local = 1'b1;
    end else begin
        conv1_weights_4_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_grp1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        gmem_out_blk_n_AW = m_axi_gmem_out_0_AWREADY;
    end else begin
        gmem_out_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage21_grp3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        gmem_out_blk_n_B = m_axi_gmem_out_0_BVALID;
    end else begin
        gmem_out_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16_grp2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        gmem_out_blk_n_W = m_axi_gmem_out_0_WREADY;
    end else begin
        gmem_out_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) 
    | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_3880_ce = 1'b1;
    end else begin
        grp_fu_3880_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3880_p0 = reg_4389;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_3880_p0 = reg_4382;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3880_p0 = reg_4376;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_3880_p0 = reg_4370;
    end else if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_3880_p0 = reg_4359;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3880_p0 = mul_reg_7274;
    end else begin
        grp_fu_3880_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3880_p1 = mul_4_4_reg_9090_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_3880_p1 = mul_4_3_reg_9085_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_3880_p1 = mul_4_2_reg_9080_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_3880_p1 = mul_4_1_reg_9075_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_3880_p1 = mul_4_reg_9065_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3880_p1 = mul_2_4_reg_8568_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_3880_p1 = mul_2_3_reg_8478_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_3880_p1 = mul_2_2_reg_8388_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_3880_p1 = mul_2_1_reg_8298_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_3880_p1 = mul_2_reg_8208_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3880_p1 = mul_7_reg_7634;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_3880_p1 = mul_6_reg_7544;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_3880_p1 = mul_5_reg_7454;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_3880_p1 = mul_s_reg_7364;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3880_p1 = 32'd0;
    end else begin
        grp_fu_3880_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) 
    | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_3885_ce = 1'b1;
    end else begin
        grp_fu_3885_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_3885_p0 = reg_4389;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3885_p0 = reg_4382;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_3885_p0 = reg_4370;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_3885_p0 = reg_4376;
    end else if ((((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_3885_p0 = reg_4365;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3885_p0 = reg_4359;
    end else begin
        grp_fu_3885_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_3885_p1 = conv1_biases_load_reg_9100;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3885_p1 = mul_3_4_reg_9045_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_3885_p1 = mul_3_3_reg_8945_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_3885_p1 = mul_3_2_reg_8855_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_3885_p1 = mul_3_1_reg_8765_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_3885_p1 = mul_3_reg_8675_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3885_p1 = mul_1_4_reg_8101_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_3885_p1 = mul_1_3_reg_8011_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_3885_p1 = mul_1_2_reg_7921_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_3885_p1 = mul_1_1_reg_7831;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3885_p1 = mul_1_reg_7741;
    end else begin
        grp_fu_3885_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) 
    | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_3889_ce = 1'b1;
    end else begin
        grp_fu_3889_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3889_p0 = pixel_24_reg_9070;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3889_p0 = pixel_23_reg_9050;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3889_p0 = pixel_22_reg_8950;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_3889_p0 = pixel_21_reg_8860;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_3889_p0 = pixel_20_reg_8770;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_3889_p0 = pixel_19_reg_8680;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_3889_p0 = pixel_18_reg_8573;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_3889_p0 = pixel_17_reg_8483;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_3889_p0 = pixel_16_reg_8393;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_3889_p0 = pixel_15_reg_8303;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_3889_p0 = pixel_14_reg_8213;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_3889_p0 = pixel_13_reg_8106;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_3889_p0 = pixel_12_reg_8016;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_3889_p0 = pixel_11_reg_7926;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_3889_p0 = pixel_10_reg_7836;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_3889_p0 = pixel_9_reg_7746;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_3889_p0 = pixel_8_reg_7639;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_3889_p0 = pixel_7_reg_7549;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_3889_p0 = pixel_6_reg_7459;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_3889_p0 = pixel_5_reg_7369;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3889_p0 = pixel_4_reg_7279;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3889_p0 = pixel_3_reg_7089;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3889_p0 = pixel_2_reg_6984;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3889_p0 = pixel_1_reg_6883;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3889_p0 = pixel_reg_6782;
    end else begin
        grp_fu_3889_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3889_p1 = weight_24_reg_9060;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3889_p1 = conv1_weights_4_3_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3889_p1 = weight_22_reg_6646;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_3889_p1 = weight_21_reg_6641;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_3889_p1 = weight_20_reg_6636;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_3889_p1 = weight_19_reg_6631;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_3889_p1 = weight_18_reg_6626;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_3889_p1 = weight_17_reg_6621;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_3889_p1 = weight_16_reg_6616;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_3889_p1 = weight_15_reg_6611;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_3889_p1 = weight_14_reg_6606;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_3889_p1 = weight_13_reg_6601;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_3889_p1 = weight_12_reg_6596;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_3889_p1 = weight_11_reg_6591;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_3889_p1 = weight_10_reg_6586;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_3889_p1 = weight_9_reg_6581;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_3889_p1 = weight_8_reg_6576;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_3889_p1 = weight_7_reg_6571;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_3889_p1 = weight_6_reg_6566;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_3889_p1 = weight_5_reg_6561;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3889_p1 = weight_4_reg_6556;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3889_p1 = weight_3_reg_6551;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3889_p1 = weight_2_reg_6546;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3889_p1 = weight_1_reg_6541;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3889_p1 = weight_reg_6536;
    end else begin
        grp_fu_3889_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_3894_ce = 1'b1;
    end else begin
        grp_fu_3894_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_6330_ce = 1'b1;
    end else begin
        grp_fu_6330_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001_grp1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        m_axi_gmem_out_0_AWVALID = 1'b1;
    end else begin
        m_axi_gmem_out_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage21_11001_grp3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        m_axi_gmem_out_0_BREADY = 1'b1;
    end else begin
        m_axi_gmem_out_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16_11001_grp2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        m_axi_gmem_out_0_WVALID = 1'b1;
    end else begin
        m_axi_gmem_out_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_10_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_10_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_10_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_10_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_10_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_10_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_10_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_10_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_10_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_10_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_10_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_10_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_10_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_10_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_10_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_10_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_10_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_10_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_10_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_10_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_10_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_10_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_10_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_10_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_10_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_10_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_10_ce0_local = 1'b1;
    end else begin
        padded_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_11_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_11_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_11_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_11_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_11_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_11_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_11_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_11_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_11_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_11_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_11_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_11_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_11_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_11_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_11_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_11_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_11_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_11_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_11_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_11_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_11_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_11_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_11_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_11_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_11_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_11_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_11_ce0_local = 1'b1;
    end else begin
        padded_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_12_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_12_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_12_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_12_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_12_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_12_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_12_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_12_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_12_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_12_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_12_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_12_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_12_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_12_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_12_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_12_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_12_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_12_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_12_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_12_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_12_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_12_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_12_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_12_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_12_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_12_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_12_ce0_local = 1'b1;
    end else begin
        padded_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_13_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_13_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_13_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_13_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_13_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_13_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_13_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_13_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_13_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_13_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_13_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_13_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_13_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_13_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_13_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_13_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_13_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_13_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_13_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_13_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_13_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_13_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_13_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_13_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_13_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_13_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_13_ce0_local = 1'b1;
    end else begin
        padded_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_14_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_14_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_14_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_14_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_14_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_14_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_14_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_14_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_14_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_14_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_14_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_14_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_14_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_14_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_14_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_14_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_14_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_14_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_14_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_14_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_14_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_14_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_14_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_14_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_14_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_14_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_14_ce0_local = 1'b1;
    end else begin
        padded_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_15_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_15_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_15_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_15_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_15_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_15_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_15_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_15_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_15_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_15_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_15_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_15_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_15_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_15_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_15_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_15_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_15_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_15_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_15_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_15_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_15_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_15_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_15_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_15_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_15_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_15_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_15_ce0_local = 1'b1;
    end else begin
        padded_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_1_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_1_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_1_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_1_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_1_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_1_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_1_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_1_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_1_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_1_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_1_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_1_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_1_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_1_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_1_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_1_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_1_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_1_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_1_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_1_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_1_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_1_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_1_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_1_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_1_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_1_ce0_local = 1'b1;
    end else begin
        padded_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_2_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_2_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_2_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_2_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_2_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_2_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_2_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_2_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_2_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_2_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_2_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_2_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_2_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_2_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_2_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_2_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_2_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_2_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_2_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_2_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_2_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_2_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_2_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_2_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_2_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_2_ce0_local = 1'b1;
    end else begin
        padded_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_3_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_3_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_3_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_3_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_3_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_3_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_3_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_3_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_3_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_3_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_3_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_3_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_3_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_3_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_3_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_3_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_3_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_3_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_3_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_3_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_3_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_3_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_3_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_3_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_3_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_3_ce0_local = 1'b1;
    end else begin
        padded_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_4_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_4_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_4_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_4_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_4_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_4_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_4_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_4_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_4_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_4_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_4_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_4_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_4_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_4_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_4_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_4_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_4_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_4_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_4_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_4_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_4_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_4_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_4_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_4_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_4_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_4_ce0_local = 1'b1;
    end else begin
        padded_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_5_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_5_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_5_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_5_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_5_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_5_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_5_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_5_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_5_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_5_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_5_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_5_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_5_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_5_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_5_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_5_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_5_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_5_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_5_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_5_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_5_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_5_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_5_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_5_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_5_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_5_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_5_ce0_local = 1'b1;
    end else begin
        padded_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_6_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_6_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_6_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_6_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_6_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_6_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_6_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_6_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_6_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_6_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_6_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_6_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_6_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_6_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_6_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_6_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_6_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_6_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_6_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_6_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_6_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_6_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_6_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_6_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_6_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_6_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_6_ce0_local = 1'b1;
    end else begin
        padded_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_7_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_7_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_7_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_7_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_7_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_7_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_7_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_7_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_7_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_7_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_7_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_7_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_7_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_7_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_7_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_7_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_7_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_7_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_7_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_7_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_7_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_7_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_7_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_7_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_7_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_7_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_7_ce0_local = 1'b1;
    end else begin
        padded_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_8_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_8_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_8_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_8_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_8_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_8_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_8_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_8_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_8_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_8_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_8_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_8_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_8_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_8_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_8_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_8_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_8_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_8_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_8_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_8_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_8_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_8_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_8_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_8_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_8_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_8_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_8_ce0_local = 1'b1;
    end else begin
        padded_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_9_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_9_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_9_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_9_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_9_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_9_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_9_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_9_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_9_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_9_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_9_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_9_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_9_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_9_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_9_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_9_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_9_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_9_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_9_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_9_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_9_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_9_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_9_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_9_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_9_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_9_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_9_ce0_local = 1'b1;
    end else begin
        padded_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_address0_local = zext_ln36_24_fu_5954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_address0_local = zext_ln36_19_fu_5905_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_address0_local = zext_ln36_14_fu_5856_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_address0_local = zext_ln36_9_fu_5807_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_address0_local = zext_ln36_4_fu_5758_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_address0_local = zext_ln36_23_fu_5689_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_address0_local = zext_ln36_18_fu_5640_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_address0_local = zext_ln36_13_fu_5591_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_address0_local = zext_ln36_8_fu_5542_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_address0_local = zext_ln36_3_fu_5493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_address0_local = zext_ln36_22_fu_5424_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_address0_local = zext_ln36_17_fu_5375_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_address0_local = zext_ln36_12_fu_5326_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_address0_local = zext_ln36_7_fu_5277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_address0_local = zext_ln36_2_fu_5228_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_address0_local = zext_ln36_21_fu_5159_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_address0_local = zext_ln36_16_fu_5110_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_address0_local = zext_ln36_11_fu_5061_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_address0_local = zext_ln36_6_fu_5012_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_address0_local = zext_ln36_1_fu_4963_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_address0_local = zext_ln36_20_fu_4927_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_address0_local = zext_ln36_15_fu_4858_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_address0_local = zext_ln36_10_fu_4789_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_address0_local = zext_ln36_5_fu_4715_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_address0_local = zext_ln36_fu_4641_p1;
    end else begin
        padded_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        padded_ce0_local = 1'b1;
    end else begin
        padded_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage21))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln28_1_fu_4429_p2 = (ap_sig_allocacmp_indvar_flatten21_load + 13'd1);

assign add_ln28_fu_4441_p2 = (ap_sig_allocacmp_out_c_load + 3'd1);

assign add_ln29_fu_4488_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 10'd1);

assign add_ln36_1_fu_4773_p2 = (j_1_mid2_reg_6518 + 5'd2);

assign add_ln36_2_fu_4842_p2 = (j_1_mid2_reg_6518 + 5'd3);

assign add_ln36_3_fu_4911_p2 = (j_1_mid2_reg_6518 + 5'd4);

assign add_ln36_fu_4699_p2 = (j_1_mid2_reg_6518 + 5'd1);

assign add_ln42_1_fu_6254_p2 = (zext_ln42_1_fu_6251_p1 + add_ln42_fu_6246_p2);

assign add_ln42_fu_6246_p2 = (zext_ln29_fu_6242_p1 + output_r);

assign and_ln28_fu_4554_p2 = (xor_ln28_fu_4543_p2 & icmp_ln30_fu_4548_p2);

assign and_ln42_fu_6316_p2 = (or_ln42_fu_6310_p2 & grp_fu_372_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (m_axi_gmem_out_0_AWREADY == 1'b0));
end

assign ap_block_pp0_stage15_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001_grp1 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (m_axi_gmem_out_0_AWREADY == 1'b0));
end

assign ap_block_pp0_stage15_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter5 == 1'b1) & (m_axi_gmem_out_0_AWREADY == 1'b0));
end

assign ap_block_pp0_stage15_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_01001_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_11001 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (m_axi_gmem_out_0_WREADY == 1'b0));
end

assign ap_block_pp0_stage16_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_11001_grp2 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (m_axi_gmem_out_0_WREADY == 1'b0));
end

assign ap_block_pp0_stage16_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_subdone = ((ap_enable_reg_pp0_iter5 == 1'b1) & (m_axi_gmem_out_0_WREADY == 1'b0));
end

assign ap_block_pp0_stage16_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_11001 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (m_axi_gmem_out_0_BVALID == 1'b0));
end

assign ap_block_pp0_stage21_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_11001_grp3 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (m_axi_gmem_out_0_BVALID == 1'b0));
end

assign ap_block_pp0_stage21_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_subdone = ((ap_enable_reg_pp0_iter5 == 1'b1) & (m_axi_gmem_out_0_BVALID == 1'b0));
end

assign ap_block_pp0_stage21_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage24;

assign ap_ready = ap_ready_sig;

assign bitcast_ln42_fu_6280_p1 = reg_4382;

assign conv1_biases_address0 = zext_ln28_reg_6396_pp0_iter4_reg;

assign conv1_weights_0_0_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_0_1_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_0_2_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_0_3_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_0_4_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_1_0_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_1_1_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_1_2_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_1_3_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_1_4_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_2_0_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_2_1_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_2_2_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_2_3_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_2_4_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_3_0_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_3_1_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_3_2_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_3_3_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_3_4_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_4_0_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_4_1_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_4_2_address0 = zext_ln28_fu_4461_p1;

assign conv1_weights_4_3_address0 = zext_ln28_reg_6396;

assign conv1_weights_4_4_address0 = zext_ln28_reg_6396;

assign empty_60_fu_5202_p2 = (select_ln29_reg_6528 + 5'd2);

assign empty_61_fu_5467_p2 = (select_ln29_reg_6528 + 5'd3);

assign empty_62_fu_5732_p2 = (select_ln29_reg_6528 + 5'd4);

assign empty_fu_4566_p2 = (icmp_ln29_reg_6383 | and_ln28_fu_4554_p2);

assign grp_fu_364_p_ce = grp_fu_3880_ce;

assign grp_fu_364_p_din0 = grp_fu_3880_p0;

assign grp_fu_364_p_din1 = grp_fu_3880_p1;

assign grp_fu_364_p_opcode = 2'd0;

assign grp_fu_368_p_ce = grp_fu_3889_ce;

assign grp_fu_368_p_din0 = grp_fu_3889_p0;

assign grp_fu_368_p_din1 = grp_fu_3889_p1;

assign grp_fu_372_p_ce = grp_fu_3894_ce;

assign grp_fu_372_p_din0 = reg_4382;

assign grp_fu_372_p_din1 = 32'd0;

assign grp_fu_372_p_opcode = 5'd2;

assign grp_fu_3899_p9 = 'bx;

assign grp_fu_3922_p9 = 'bx;

assign grp_fu_3945_p9 = 'bx;

assign grp_fu_3968_p9 = 'bx;

assign grp_fu_3991_p9 = 'bx;

assign grp_fu_4014_p9 = 'bx;

assign grp_fu_4037_p9 = 'bx;

assign grp_fu_4060_p9 = 'bx;

assign grp_fu_4083_p9 = 'bx;

assign grp_fu_4106_p9 = 'bx;

assign grp_fu_4129_p9 = 'bx;

assign grp_fu_4152_p9 = 'bx;

assign grp_fu_4175_p9 = 'bx;

assign grp_fu_4198_p9 = 'bx;

assign grp_fu_4221_p9 = 'bx;

assign grp_fu_4244_p9 = 'bx;

assign grp_fu_4267_p9 = 'bx;

assign grp_fu_4290_p9 = 'bx;

assign grp_fu_4313_p9 = 'bx;

assign grp_fu_4336_p9 = 'bx;

assign grp_fu_6330_p0 = 15'd672;

assign grp_fu_6330_p1 = grp_fu_6330_p10;

assign grp_fu_6330_p10 = select_ln29_reg_6528_pp0_iter5_reg;

assign grp_fu_6330_p2 = grp_fu_6330_p20;

assign grp_fu_6330_p20 = sub_ln42_fu_6225_p2;

assign icmp_ln28_fu_4423_p2 = ((ap_sig_allocacmp_indvar_flatten21_load == 13'd4704) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_4447_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_4548_p2 = ((j_fu_216 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln42_1_fu_6304_p2 = ((trunc_ln42_fu_6294_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_6298_p2 = ((tmp_99_fu_6284_p4 != 8'd255) ? 1'b1 : 1'b0);

assign indvars_iv_next482782_fu_4530_p2 = (i_fu_220 + 5'd1);

assign indvars_iv_next48_dup_fu_4560_p2 = (select_ln28_fu_4523_p3 + 5'd1);

assign indvars_iv_next48_mid1_fu_4579_p2 = (select_ln28_fu_4523_p3 + 5'd2);

assign indvars_iv_next48_mid2_fu_4585_p3 = ((and_ln28_fu_4554_p2[0:0] == 1'b1) ? indvars_iv_next48_mid1_fu_4579_p2 : select_ln28_1_fu_4536_p3);

assign j_1_mid2_fu_4571_p3 = ((empty_fu_4566_p2[0:0] == 1'b1) ? 5'd0 : j_fu_216);

assign m_axi_gmem_out_0_ARADDR = 64'd0;

assign m_axi_gmem_out_0_ARBURST = 2'd0;

assign m_axi_gmem_out_0_ARCACHE = 4'd0;

assign m_axi_gmem_out_0_ARID = 1'd0;

assign m_axi_gmem_out_0_ARLEN = 32'd0;

assign m_axi_gmem_out_0_ARLOCK = 2'd0;

assign m_axi_gmem_out_0_ARPROT = 3'd0;

assign m_axi_gmem_out_0_ARQOS = 4'd0;

assign m_axi_gmem_out_0_ARREGION = 4'd0;

assign m_axi_gmem_out_0_ARSIZE = 3'd0;

assign m_axi_gmem_out_0_ARUSER = 1'd0;

assign m_axi_gmem_out_0_ARVALID = 1'b0;

assign m_axi_gmem_out_0_AWADDR = gmem_out_addr_reg_9115;

assign m_axi_gmem_out_0_AWBURST = 2'd0;

assign m_axi_gmem_out_0_AWCACHE = 4'd0;

assign m_axi_gmem_out_0_AWID = 1'd0;

assign m_axi_gmem_out_0_AWLEN = 64'd1;

assign m_axi_gmem_out_0_AWLOCK = 2'd0;

assign m_axi_gmem_out_0_AWPROT = 3'd0;

assign m_axi_gmem_out_0_AWQOS = 4'd0;

assign m_axi_gmem_out_0_AWREGION = 4'd0;

assign m_axi_gmem_out_0_AWSIZE = 3'd0;

assign m_axi_gmem_out_0_AWUSER = 1'd0;

assign m_axi_gmem_out_0_RREADY = 1'b0;

assign m_axi_gmem_out_0_WDATA = select_ln42_reg_9122;

assign m_axi_gmem_out_0_WID = 1'd0;

assign m_axi_gmem_out_0_WLAST = 1'b0;

assign m_axi_gmem_out_0_WSTRB = 4'd15;

assign m_axi_gmem_out_0_WUSER = 1'd0;

assign or_ln42_fu_6310_p2 = (icmp_ln42_fu_6298_p2 | icmp_ln42_1_fu_6304_p2);

assign p_shl_fu_6207_p3 = {{j_1_mid2_reg_6518_pp0_iter5_reg}, {5'd0}};

assign padded_10_address0 = padded_10_address0_local;

assign padded_10_ce0 = padded_10_ce0_local;

assign padded_11_address0 = padded_11_address0_local;

assign padded_11_ce0 = padded_11_ce0_local;

assign padded_12_address0 = padded_12_address0_local;

assign padded_12_ce0 = padded_12_ce0_local;

assign padded_13_address0 = padded_13_address0_local;

assign padded_13_ce0 = padded_13_ce0_local;

assign padded_14_address0 = padded_14_address0_local;

assign padded_14_ce0 = padded_14_ce0_local;

assign padded_15_address0 = padded_15_address0_local;

assign padded_15_ce0 = padded_15_ce0_local;

assign padded_1_address0 = padded_1_address0_local;

assign padded_1_ce0 = padded_1_ce0_local;

assign padded_2_address0 = padded_2_address0_local;

assign padded_2_ce0 = padded_2_ce0_local;

assign padded_3_address0 = padded_3_address0_local;

assign padded_3_ce0 = padded_3_ce0_local;

assign padded_4_address0 = padded_4_address0_local;

assign padded_4_ce0 = padded_4_ce0_local;

assign padded_5_address0 = padded_5_address0_local;

assign padded_5_ce0 = padded_5_ce0_local;

assign padded_6_address0 = padded_6_address0_local;

assign padded_6_ce0 = padded_6_ce0_local;

assign padded_7_address0 = padded_7_address0_local;

assign padded_7_ce0 = padded_7_ce0_local;

assign padded_8_address0 = padded_8_address0_local;

assign padded_8_ce0 = padded_8_ce0_local;

assign padded_9_address0 = padded_9_address0_local;

assign padded_9_ce0 = padded_9_ce0_local;

assign padded_address0 = padded_address0_local;

assign padded_ce0 = padded_ce0_local;

assign pixel_10_fu_5297_p9 = 'bx;

assign pixel_11_fu_5346_p9 = 'bx;

assign pixel_12_fu_5395_p9 = 'bx;

assign pixel_13_fu_5444_p9 = 'bx;

assign pixel_14_fu_5513_p9 = 'bx;

assign pixel_15_fu_5562_p9 = 'bx;

assign pixel_16_fu_5611_p9 = 'bx;

assign pixel_17_fu_5660_p9 = 'bx;

assign pixel_18_fu_5709_p9 = 'bx;

assign pixel_19_fu_5778_p9 = 'bx;

assign pixel_1_fu_4750_p9 = 'bx;

assign pixel_20_fu_5827_p9 = 'bx;

assign pixel_21_fu_5876_p9 = 'bx;

assign pixel_22_fu_5925_p9 = 'bx;

assign pixel_23_fu_6066_p9 = 'bx;

assign pixel_24_fu_6181_p9 = 'bx;

assign pixel_2_fu_4819_p9 = 'bx;

assign pixel_3_fu_4888_p9 = 'bx;

assign pixel_4_fu_4983_p9 = 'bx;

assign pixel_5_fu_5032_p9 = 'bx;

assign pixel_6_fu_5081_p9 = 'bx;

assign pixel_7_fu_5130_p9 = 'bx;

assign pixel_8_fu_5179_p9 = 'bx;

assign pixel_9_fu_5248_p9 = 'bx;

assign pixel_fu_4676_p9 = 'bx;

assign select_ln28_1_fu_4536_p3 = ((icmp_ln29_reg_6383[0:0] == 1'b1) ? 5'd1 : indvars_iv_next482782_fu_4530_p2);

assign select_ln28_2_fu_4453_p3 = ((icmp_ln29_fu_4447_p2[0:0] == 1'b1) ? add_ln28_fu_4441_p2 : ap_sig_allocacmp_out_c_load);

assign select_ln28_fu_4523_p3 = ((icmp_ln29_reg_6383[0:0] == 1'b1) ? 5'd0 : i_fu_220);

assign select_ln29_1_fu_4494_p3 = ((icmp_ln29_fu_4447_p2[0:0] == 1'b1) ? 10'd1 : add_ln29_fu_4488_p2);

assign select_ln29_fu_4593_p3 = ((and_ln28_fu_4554_p2[0:0] == 1'b1) ? indvars_iv_next48_dup_fu_4560_p2 : select_ln28_fu_4523_p3);

assign select_ln42_fu_6322_p3 = ((and_ln42_fu_6316_p2[0:0] == 1'b1) ? bitcast_ln42_fu_6280_p1 : 32'd0);

assign sext_ln42_fu_6270_p1 = $signed(trunc_ln_fu_6260_p4);

assign sub_ln42_fu_6225_p2 = (p_shl_fu_6207_p3 - zext_ln42_2_fu_6221_p1);

assign tmp_101_fu_6235_p3 = {{select_ln28_2_reg_6391_pp0_iter5_reg}, {2'd0}};

assign tmp_102_fu_4633_p3 = {{trunc_ln36_fu_4601_p1}, {trunc_ln30_fu_4629_p1}};

assign tmp_103_fu_4957_p3 = {{trunc_ln36_2_reg_6668}, {trunc_ln30_reg_6686}};

assign tmp_104_fu_5221_p3 = {{trunc_ln36_4_fu_5207_p1}, {trunc_ln30_reg_6686}};

assign tmp_105_fu_5486_p3 = {{trunc_ln36_6_fu_5472_p1}, {trunc_ln30_reg_6686}};

assign tmp_106_fu_5751_p3 = {{trunc_ln36_8_fu_5737_p1}, {trunc_ln30_reg_6686}};

assign tmp_107_fu_4708_p3 = {{trunc_ln36_reg_6651}, {trunc_ln36_9_fu_4704_p1}};

assign tmp_108_fu_5006_p3 = {{trunc_ln36_2_reg_6668}, {trunc_ln36_9_reg_6787}};

assign tmp_109_fu_5271_p3 = {{trunc_ln36_4_reg_7644}, {trunc_ln36_9_reg_6787}};

assign tmp_110_fu_5536_p3 = {{trunc_ln36_6_reg_8111}, {trunc_ln36_9_reg_6787}};

assign tmp_111_fu_5801_p3 = {{trunc_ln36_8_reg_8578}, {trunc_ln36_9_reg_6787}};

assign tmp_112_fu_4782_p3 = {{trunc_ln36_reg_6651}, {trunc_ln36_10_fu_4778_p1}};

assign tmp_113_fu_5055_p3 = {{trunc_ln36_2_reg_6668}, {trunc_ln36_10_reg_6888}};

assign tmp_114_fu_5320_p3 = {{trunc_ln36_4_reg_7644}, {trunc_ln36_10_reg_6888}};

assign tmp_115_fu_5585_p3 = {{trunc_ln36_6_reg_8111}, {trunc_ln36_10_reg_6888}};

assign tmp_116_fu_5850_p3 = {{trunc_ln36_8_reg_8578}, {trunc_ln36_10_reg_6888}};

assign tmp_117_fu_4851_p3 = {{trunc_ln36_reg_6651}, {trunc_ln36_11_fu_4847_p1}};

assign tmp_118_fu_5104_p3 = {{trunc_ln36_2_reg_6668}, {trunc_ln36_11_reg_6989}};

assign tmp_119_fu_5369_p3 = {{trunc_ln36_4_reg_7644}, {trunc_ln36_11_reg_6989}};

assign tmp_120_fu_5634_p3 = {{trunc_ln36_6_reg_8111}, {trunc_ln36_11_reg_6989}};

assign tmp_121_fu_5899_p3 = {{trunc_ln36_8_reg_8578}, {trunc_ln36_11_reg_6989}};

assign tmp_122_fu_4920_p3 = {{trunc_ln36_reg_6651}, {trunc_ln36_12_fu_4916_p1}};

assign tmp_123_fu_5153_p3 = {{trunc_ln36_2_reg_6668}, {trunc_ln36_12_reg_7094}};

assign tmp_124_fu_5418_p3 = {{trunc_ln36_4_reg_7644}, {trunc_ln36_12_reg_7094}};

assign tmp_125_fu_5683_p3 = {{trunc_ln36_6_reg_8111}, {trunc_ln36_12_reg_7094}};

assign tmp_126_fu_5948_p3 = {{trunc_ln36_8_reg_8578}, {trunc_ln36_12_reg_7094}};

assign tmp_127_fu_6214_p3 = {{j_1_mid2_reg_6518_pp0_iter5_reg}, {3'd0}};

assign tmp_91_fu_5974_p9 = 'bx;

assign tmp_92_fu_5997_p9 = 'bx;

assign tmp_93_fu_6020_p9 = 'bx;

assign tmp_94_fu_6043_p9 = 'bx;

assign tmp_95_fu_6089_p9 = 'bx;

assign tmp_96_fu_6112_p9 = 'bx;

assign tmp_97_fu_6135_p9 = 'bx;

assign tmp_98_fu_6158_p9 = 'bx;

assign tmp_99_fu_6284_p4 = {{bitcast_ln42_fu_6280_p1[30:23]}};

assign trunc_ln30_fu_4629_p1 = j_1_mid2_fu_4571_p3[2:0];

assign trunc_ln36_10_fu_4778_p1 = add_ln36_1_fu_4773_p2[2:0];

assign trunc_ln36_11_fu_4847_p1 = add_ln36_2_fu_4842_p2[2:0];

assign trunc_ln36_12_fu_4916_p1 = add_ln36_3_fu_4911_p2[2:0];

assign trunc_ln36_2_fu_4615_p1 = indvars_iv_next48_mid2_fu_4585_p3[2:0];

assign trunc_ln36_4_fu_5207_p1 = empty_60_fu_5202_p2[2:0];

assign trunc_ln36_6_fu_5472_p1 = empty_61_fu_5467_p2[2:0];

assign trunc_ln36_8_fu_5737_p1 = empty_62_fu_5732_p2[2:0];

assign trunc_ln36_9_fu_4704_p1 = add_ln36_fu_4699_p2[2:0];

assign trunc_ln36_fu_4601_p1 = select_ln29_fu_4593_p3[2:0];

assign trunc_ln42_fu_6294_p1 = bitcast_ln42_fu_6280_p1[22:0];

assign trunc_ln_fu_6260_p4 = {{add_ln42_1_fu_6254_p2[63:2]}};

assign xor_ln28_fu_4543_p2 = (icmp_ln29_reg_6383 ^ 1'd1);

assign zext_ln28_fu_4461_p1 = select_ln28_2_fu_4453_p3;

assign zext_ln29_fu_6242_p1 = tmp_101_fu_6235_p3;

assign zext_ln36_10_fu_4789_p1 = tmp_112_fu_4782_p3;

assign zext_ln36_11_fu_5061_p1 = tmp_113_fu_5055_p3;

assign zext_ln36_12_fu_5326_p1 = tmp_114_fu_5320_p3;

assign zext_ln36_13_fu_5591_p1 = tmp_115_fu_5585_p3;

assign zext_ln36_14_fu_5856_p1 = tmp_116_fu_5850_p3;

assign zext_ln36_15_fu_4858_p1 = tmp_117_fu_4851_p3;

assign zext_ln36_16_fu_5110_p1 = tmp_118_fu_5104_p3;

assign zext_ln36_17_fu_5375_p1 = tmp_119_fu_5369_p3;

assign zext_ln36_18_fu_5640_p1 = tmp_120_fu_5634_p3;

assign zext_ln36_19_fu_5905_p1 = tmp_121_fu_5899_p3;

assign zext_ln36_1_fu_4963_p1 = tmp_103_fu_4957_p3;

assign zext_ln36_20_fu_4927_p1 = tmp_122_fu_4920_p3;

assign zext_ln36_21_fu_5159_p1 = tmp_123_fu_5153_p3;

assign zext_ln36_22_fu_5424_p1 = tmp_124_fu_5418_p3;

assign zext_ln36_23_fu_5689_p1 = tmp_125_fu_5683_p3;

assign zext_ln36_24_fu_5954_p1 = tmp_126_fu_5948_p3;

assign zext_ln36_2_fu_5228_p1 = tmp_104_fu_5221_p3;

assign zext_ln36_3_fu_5493_p1 = tmp_105_fu_5486_p3;

assign zext_ln36_4_fu_5758_p1 = tmp_106_fu_5751_p3;

assign zext_ln36_5_fu_4715_p1 = tmp_107_fu_4708_p3;

assign zext_ln36_6_fu_5012_p1 = tmp_108_fu_5006_p3;

assign zext_ln36_7_fu_5277_p1 = tmp_109_fu_5271_p3;

assign zext_ln36_8_fu_5542_p1 = tmp_110_fu_5536_p3;

assign zext_ln36_9_fu_5807_p1 = tmp_111_fu_5801_p3;

assign zext_ln36_fu_4641_p1 = tmp_102_fu_4633_p3;

assign zext_ln42_1_fu_6251_p1 = grp_fu_6330_p3;

assign zext_ln42_2_fu_6221_p1 = tmp_127_fu_6214_p3;

always @ (posedge ap_clk) begin
    zext_ln28_reg_6396[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln28_reg_6396_pp0_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln28_reg_6396_pp0_iter2_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln28_reg_6396_pp0_iter3_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln28_reg_6396_pp0_iter4_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end

endmodule //top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5
