Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan 23 11:50:57 2025
| Host         : DESKTOP-MFGGA9M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file molt_booth_timing_summary_routed.rpt -pb molt_booth_timing_summary_routed.pb -rpx molt_booth_timing_summary_routed.rpx -warn_on_violation
| Design       : molt_booth
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   34          
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: UC/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UC/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UC/FSM_sequential_current_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.214        0.000                      0                  267        0.212        0.000                      0                  267        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.214        0.000                      0                  267        0.212        0.000                      0                  267        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 UO/SR/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/SR/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.940ns (19.659%)  route 3.842ns (80.341%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.721     5.324    UO/SR/CLK
    SLICE_X0Y87          FDRE                                         r  UO/SR/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  UO/SR/temp_reg[1]/Q
                         net (fo=14, routed)          1.962     7.741    UC/Q[1]
    SLICE_X0Y68          LUT5 (Prop_lut5_I1_O)        0.152     7.893 r  UC/temp[16]_i_7/O
                         net (fo=16, routed)          1.880     9.773    UO/SR/temp_loadAQ
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.332    10.105 r  UO/SR/temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.105    UO/SR/p_1_in[1]
    SLICE_X0Y87          FDRE                                         r  UO/SR/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.601    15.024    UO/SR/CLK
    SLICE_X0Y87          FDRE                                         r  UO/SR/temp_reg[1]/C
                         clock pessimism              0.300    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.031    15.319    UO/SR/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 DEB_START/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_START/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.952ns (22.315%)  route 3.314ns (77.685%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.715     5.318    DEB_START/clock_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  DEB_START/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  DEB_START/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.586    DEB_START/deb.count_reg_n_0_[4]
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.124     6.710 f  DEB_START/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.401     7.111    DEB_START/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.235 f  DEB_START/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           1.134     8.369    DEB_START/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I1_O)        0.124     8.493 f  DEB_START/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.161     8.654    DEB_START/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y71          LUT2 (Prop_lut2_I0_O)        0.124     8.778 r  DEB_START/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.806     9.584    DEB_START/deb.count[31]_i_1_n_0
    SLICE_X4Y69          FDRE                                         r  DEB_START/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.592    15.015    DEB_START/clock_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  DEB_START/deb.count_reg[10]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y69          FDRE (Setup_fdre_C_R)       -0.429    14.826    DEB_START/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 DEB_START/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_START/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.952ns (22.315%)  route 3.314ns (77.685%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.715     5.318    DEB_START/clock_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  DEB_START/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  DEB_START/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.586    DEB_START/deb.count_reg_n_0_[4]
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.124     6.710 f  DEB_START/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.401     7.111    DEB_START/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.235 f  DEB_START/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           1.134     8.369    DEB_START/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I1_O)        0.124     8.493 f  DEB_START/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.161     8.654    DEB_START/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y71          LUT2 (Prop_lut2_I0_O)        0.124     8.778 r  DEB_START/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.806     9.584    DEB_START/deb.count[31]_i_1_n_0
    SLICE_X4Y69          FDRE                                         r  DEB_START/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.592    15.015    DEB_START/clock_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  DEB_START/deb.count_reg[11]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y69          FDRE (Setup_fdre_C_R)       -0.429    14.826    DEB_START/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 DEB_START/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_START/deb.count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.952ns (22.315%)  route 3.314ns (77.685%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.715     5.318    DEB_START/clock_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  DEB_START/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  DEB_START/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.586    DEB_START/deb.count_reg_n_0_[4]
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.124     6.710 f  DEB_START/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.401     7.111    DEB_START/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.235 f  DEB_START/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           1.134     8.369    DEB_START/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I1_O)        0.124     8.493 f  DEB_START/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.161     8.654    DEB_START/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y71          LUT2 (Prop_lut2_I0_O)        0.124     8.778 r  DEB_START/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.806     9.584    DEB_START/deb.count[31]_i_1_n_0
    SLICE_X4Y69          FDRE                                         r  DEB_START/deb.count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.592    15.015    DEB_START/clock_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  DEB_START/deb.count_reg[12]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y69          FDRE (Setup_fdre_C_R)       -0.429    14.826    DEB_START/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 DEB_START/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_START/deb.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.952ns (22.315%)  route 3.314ns (77.685%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.715     5.318    DEB_START/clock_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  DEB_START/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  DEB_START/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.586    DEB_START/deb.count_reg_n_0_[4]
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.124     6.710 f  DEB_START/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.401     7.111    DEB_START/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.235 f  DEB_START/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           1.134     8.369    DEB_START/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I1_O)        0.124     8.493 f  DEB_START/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.161     8.654    DEB_START/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y71          LUT2 (Prop_lut2_I0_O)        0.124     8.778 r  DEB_START/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.806     9.584    DEB_START/deb.count[31]_i_1_n_0
    SLICE_X4Y69          FDRE                                         r  DEB_START/deb.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.592    15.015    DEB_START/clock_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  DEB_START/deb.count_reg[9]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y69          FDRE (Setup_fdre_C_R)       -0.429    14.826    DEB_START/deb.count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 DEB_RESET/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_RESET/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.014ns (24.456%)  route 3.132ns (75.544%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.712     5.315    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  DEB_RESET/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  DEB_RESET/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.809     6.642    DEB_RESET/deb.count_reg_n_0_[4]
    SLICE_X3Y71          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  DEB_RESET/FSM_sequential_BTN_state[1]_i_8__0/O
                         net (fo=1, routed)           0.295     7.061    DEB_RESET/FSM_sequential_BTN_state[1]_i_8__0_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  DEB_RESET/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=1, routed)           1.190     8.375    DEB_RESET/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I1_O)        0.124     8.499 f  DEB_RESET/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=4, routed)           0.161     8.660    DEB_RESET/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  DEB_RESET/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.677     9.461    DEB_RESET/deb.count[31]_i_1__0_n_0
    SLICE_X2Y77          FDRE                                         r  DEB_RESET/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.591    15.014    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  DEB_RESET/deb.count_reg[29]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    14.713    DEB_RESET/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 DEB_RESET/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_RESET/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.014ns (24.456%)  route 3.132ns (75.544%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.712     5.315    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  DEB_RESET/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  DEB_RESET/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.809     6.642    DEB_RESET/deb.count_reg_n_0_[4]
    SLICE_X3Y71          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  DEB_RESET/FSM_sequential_BTN_state[1]_i_8__0/O
                         net (fo=1, routed)           0.295     7.061    DEB_RESET/FSM_sequential_BTN_state[1]_i_8__0_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  DEB_RESET/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=1, routed)           1.190     8.375    DEB_RESET/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I1_O)        0.124     8.499 f  DEB_RESET/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=4, routed)           0.161     8.660    DEB_RESET/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  DEB_RESET/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.677     9.461    DEB_RESET/deb.count[31]_i_1__0_n_0
    SLICE_X2Y77          FDRE                                         r  DEB_RESET/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.591    15.014    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  DEB_RESET/deb.count_reg[30]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    14.713    DEB_RESET/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 DEB_RESET/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_RESET/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.014ns (24.456%)  route 3.132ns (75.544%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.712     5.315    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  DEB_RESET/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  DEB_RESET/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.809     6.642    DEB_RESET/deb.count_reg_n_0_[4]
    SLICE_X3Y71          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  DEB_RESET/FSM_sequential_BTN_state[1]_i_8__0/O
                         net (fo=1, routed)           0.295     7.061    DEB_RESET/FSM_sequential_BTN_state[1]_i_8__0_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  DEB_RESET/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=1, routed)           1.190     8.375    DEB_RESET/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I1_O)        0.124     8.499 f  DEB_RESET/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=4, routed)           0.161     8.660    DEB_RESET/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  DEB_RESET/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.677     9.461    DEB_RESET/deb.count[31]_i_1__0_n_0
    SLICE_X2Y77          FDRE                                         r  DEB_RESET/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.591    15.014    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  DEB_RESET/deb.count_reg[31]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    14.713    DEB_RESET/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 DEB_RESET/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_RESET/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.014ns (24.254%)  route 3.167ns (75.746%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.712     5.315    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  DEB_RESET/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  DEB_RESET/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.809     6.642    DEB_RESET/deb.count_reg_n_0_[4]
    SLICE_X3Y71          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  DEB_RESET/FSM_sequential_BTN_state[1]_i_8__0/O
                         net (fo=1, routed)           0.295     7.061    DEB_RESET/FSM_sequential_BTN_state[1]_i_8__0_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  DEB_RESET/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=1, routed)           1.190     8.375    DEB_RESET/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I1_O)        0.124     8.499 f  DEB_RESET/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=4, routed)           0.161     8.660    DEB_RESET/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  DEB_RESET/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.712     9.496    DEB_RESET/deb.count[31]_i_1__0_n_0
    SLICE_X2Y70          FDRE                                         r  DEB_RESET/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.594    15.017    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  DEB_RESET/deb.count_reg[1]/C
                         clock pessimism              0.298    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524    14.755    DEB_RESET/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 DEB_RESET/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_RESET/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.014ns (24.254%)  route 3.167ns (75.746%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.712     5.315    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  DEB_RESET/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  DEB_RESET/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.809     6.642    DEB_RESET/deb.count_reg_n_0_[4]
    SLICE_X3Y71          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  DEB_RESET/FSM_sequential_BTN_state[1]_i_8__0/O
                         net (fo=1, routed)           0.295     7.061    DEB_RESET/FSM_sequential_BTN_state[1]_i_8__0_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  DEB_RESET/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=1, routed)           1.190     8.375    DEB_RESET/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I1_O)        0.124     8.499 f  DEB_RESET/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=4, routed)           0.161     8.660    DEB_RESET/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  DEB_RESET/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.712     9.496    DEB_RESET/deb.count[31]_i_1__0_n_0
    SLICE_X2Y70          FDRE                                         r  DEB_RESET/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.594    15.017    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  DEB_RESET/deb.count_reg[2]/C
                         clock pessimism              0.298    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524    14.755    DEB_RESET/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 UC/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/CONT/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.515    UC/CLK
    SLICE_X0Y69          FDRE                                         r  UC/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  UC/FSM_sequential_current_state_reg[2]/Q
                         net (fo=20, routed)          0.077     1.720    UO/CONT/current_state[2]
    SLICE_X0Y69          LUT5 (Prop_lut5_I2_O)        0.099     1.819 r  UO/CONT/c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    UO/CONT/c[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  UO/CONT/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.867     2.032    UO/CONT/CLK
    SLICE_X0Y69          FDRE                                         r  UO/CONT/c_reg[0]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.092     1.607    UO/CONT/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UO/SR/temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/SR/temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.812%)  route 0.166ns (47.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.599     1.518    UO/SR/CLK
    SLICE_X1Y66          FDRE                                         r  UO/SR/temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UO/SR/temp_reg[14]/Q
                         net (fo=5, routed)           0.166     1.826    UC/Q[6]
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  UC/temp[13]_i_1/O
                         net (fo=1, routed)           0.000     1.871    UO/SR/D[4]
    SLICE_X2Y67          FDRE                                         r  UO/SR/temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.034    UO/SR/CLK
    SLICE_X2Y67          FDRE                                         r  UO/SR/temp_reg[13]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.120     1.651    UO/SR/temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 UO/CONT/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/CONT/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.357%)  route 0.150ns (44.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.515    UO/CONT/CLK
    SLICE_X0Y69          FDRE                                         r  UO/CONT/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  UO/CONT/c_reg[0]/Q
                         net (fo=5, routed)           0.150     1.806    UO/CONT/c_reg[0]_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I4_O)        0.045     1.851 r  UO/CONT/c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    UO/CONT/c[1]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  UO/CONT/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.034    UO/CONT/CLK
    SLICE_X0Y67          FDRE                                         r  UO/CONT/c_reg[1]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.092     1.623    UO/CONT/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 UO/SR/temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/SR/temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.881%)  route 0.159ns (46.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.597     1.516    UO/SR/CLK
    SLICE_X1Y68          FDRE                                         r  UO/SR/temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  UO/SR/temp_reg[9]/Q
                         net (fo=5, routed)           0.159     1.817    UO/SR/Q[9]
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.045     1.862 r  UO/SR/temp[8]_i_1/O
                         net (fo=1, routed)           0.000     1.862    UO/SR/p_1_in[8]
    SLICE_X1Y69          FDRE                                         r  UO/SR/temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.867     2.032    UO/SR/CLK
    SLICE_X1Y69          FDRE                                         r  UO/SR/temp_reg[8]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.091     1.620    UO/SR/temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DEB_RESET/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_RESET/deb.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.513    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  DEB_RESET/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  DEB_RESET/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.803    DEB_RESET/deb.count_reg_n_0_[7]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  DEB_RESET/deb.count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.913    DEB_RESET/deb.count_reg[8]_i_1__0_n_5
    SLICE_X2Y71          FDRE                                         r  DEB_RESET/deb.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     2.030    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  DEB_RESET/deb.count_reg[7]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.134     1.647    DEB_RESET/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DEB_RESET/deb.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_RESET/deb.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.591     1.510    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  DEB_RESET/deb.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  DEB_RESET/deb.count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.800    DEB_RESET/deb.count_reg_n_0_[23]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  DEB_RESET/deb.count_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.910    DEB_RESET/deb.count_reg[24]_i_1__0_n_5
    SLICE_X2Y75          FDRE                                         r  DEB_RESET/deb.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.861     2.026    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  DEB_RESET/deb.count_reg[23]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.134     1.644    DEB_RESET/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DEB_RESET/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_RESET/deb.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.513    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  DEB_RESET/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  DEB_RESET/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.125     1.803    DEB_RESET/deb.count_reg_n_0_[31]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  DEB_RESET/deb.count_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.913    DEB_RESET/deb.count_reg[31]_i_2__0_n_5
    SLICE_X2Y77          FDRE                                         r  DEB_RESET/deb.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.864     2.029    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  DEB_RESET/deb.count_reg[31]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.134     1.647    DEB_RESET/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DEB_RESET/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_RESET/deb.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.511    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  DEB_RESET/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  DEB_RESET/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.801    DEB_RESET/deb.count_reg_n_0_[15]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  DEB_RESET/deb.count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.911    DEB_RESET/deb.count_reg[16]_i_1__0_n_5
    SLICE_X2Y73          FDRE                                         r  DEB_RESET/deb.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.862     2.027    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  DEB_RESET/deb.count_reg[15]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.134     1.645    DEB_RESET/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DEB_RESET/deb.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_RESET/deb.count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.511    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  DEB_RESET/deb.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  DEB_RESET/deb.count_reg[27]/Q
                         net (fo=2, routed)           0.125     1.801    DEB_RESET/deb.count_reg_n_0_[27]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  DEB_RESET/deb.count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.911    DEB_RESET/deb.count_reg[28]_i_1__0_n_5
    SLICE_X2Y76          FDRE                                         r  DEB_RESET/deb.count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.862     2.027    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  DEB_RESET/deb.count_reg[27]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.134     1.645    DEB_RESET/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DEB_RESET/deb.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_RESET/deb.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.513    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  DEB_RESET/deb.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  DEB_RESET/deb.count_reg[11]/Q
                         net (fo=2, routed)           0.126     1.803    DEB_RESET/deb.count_reg_n_0_[11]
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  DEB_RESET/deb.count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.913    DEB_RESET/deb.count_reg[12]_i_1__0_n_5
    SLICE_X2Y72          FDRE                                         r  DEB_RESET/deb.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.864     2.029    DEB_RESET/clock_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  DEB_RESET/deb.count_reg[11]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.134     1.647    DEB_RESET/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y75     DEB_RESET/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y75     DEB_RESET/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y75     DEB_RESET/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y75     DEB_RESET/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y72     DEB_RESET/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y72     DEB_RESET/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y72     DEB_RESET/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y73     DEB_RESET/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y73     DEB_RESET/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     DEB_RESET/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     DEB_RESET/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DEB_RESET/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     DEB_RESET/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     DEB_RESET/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UO/SR/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.681ns  (logic 4.009ns (59.995%)  route 2.673ns (40.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.721     5.324    UO/SR/CLK
    SLICE_X0Y87          FDRE                                         r  UO/SR/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  UO/SR/temp_reg[3]/Q
                         net (fo=3, routed)           2.673     8.453    P_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.005 r  P_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.005    P[2]
    J13                                                               r  P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.532ns  (logic 3.976ns (60.879%)  route 2.555ns (39.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.721     5.324    UO/SR/CLK
    SLICE_X0Y87          FDRE                                         r  UO/SR/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  UO/SR/temp_reg[1]/Q
                         net (fo=14, routed)          2.555     8.335    P_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.855 r  P_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.855    P[0]
    H17                                                               r  P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 3.991ns (65.167%)  route 2.133ns (34.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.721     5.324    UO/SR/CLK
    SLICE_X0Y87          FDRE                                         r  UO/SR/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  UO/SR/temp_reg[2]/Q
                         net (fo=3, routed)           2.133     7.913    P_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.448 r  P_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.448    P[1]
    K15                                                               r  P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.127ns  (logic 4.010ns (65.452%)  route 2.117ns (34.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.717     5.320    UO/SR/CLK
    SLICE_X1Y66          FDRE                                         r  UO/SR/temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  UO/SR/temp_reg[14]/Q
                         net (fo=5, routed)           2.117     7.892    P_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.447 r  P_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.447    P[13]
    V14                                                               r  P[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.126ns  (logic 4.008ns (65.426%)  route 2.118ns (34.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.707     5.310    UO/SR/CLK
    SLICE_X0Y73          FDRE                                         r  UO/SR/temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  UO/SR/temp_reg[5]/Q
                         net (fo=3, routed)           2.118     7.884    P_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.435 r  P_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.435    P[4]
    R18                                                               r  P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.114ns  (logic 4.025ns (65.836%)  route 2.089ns (34.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.717     5.320    UO/SR/CLK
    SLICE_X1Y66          FDRE                                         r  UO/SR/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  UO/SR/temp_reg[16]/Q
                         net (fo=3, routed)           2.089     7.864    P_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.433 r  P_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.433    P[15]
    V11                                                               r  P[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 4.008ns (65.664%)  route 2.096ns (34.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    UO/SR/CLK
    SLICE_X3Y68          FDRE                                         r  UO/SR/temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  UO/SR/temp_reg[11]/Q
                         net (fo=5, routed)           2.096     7.869    P_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.421 r  P_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.421    P[10]
    U14                                                               r  P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.954ns  (logic 4.026ns (67.628%)  route 1.927ns (32.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.717     5.320    UO/SR/CLK
    SLICE_X1Y66          FDRE                                         r  UO/SR/temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  UO/SR/temp_reg[15]/Q
                         net (fo=5, routed)           1.927     7.703    P_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.273 r  P_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.273    P[14]
    V12                                                               r  P[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.937ns  (logic 4.011ns (67.559%)  route 1.926ns (32.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.713     5.316    UO/SR/CLK
    SLICE_X1Y69          FDRE                                         r  UO/SR/temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  UO/SR/temp_reg[8]/Q
                         net (fo=3, routed)           1.926     7.698    P_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.253 r  P_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.253    P[7]
    U16                                                               r  P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.929ns  (logic 4.070ns (68.640%)  route 1.859ns (31.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.716     5.319    UO/SR/CLK
    SLICE_X2Y67          FDRE                                         r  UO/SR/temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  UO/SR/temp_reg[13]/Q
                         net (fo=6, routed)           1.859     7.696    P_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.248 r  P_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.248    P[12]
    V15                                                               r  P[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.598     1.517    UC/CLK
    SLICE_X0Y67          FDRE                                         r  UC/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  UC/FSM_sequential_current_state_reg[0]/Q
                         net (fo=20, routed)          0.098     1.756    UC/current_state[0]
    SLICE_X1Y67          LUT5 (Prop_lut5_I0_O)        0.048     1.804 r  UC/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    UC/next_state__1[0]
    SLICE_X1Y67          LDCE                                         r  UC/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/CONT/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.186ns (27.670%)  route 0.486ns (72.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.515    UO/CONT/CLK
    SLICE_X0Y69          FDRE                                         r  UO/CONT/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  UO/CONT/c_reg[0]/Q
                         net (fo=5, routed)           0.151     1.807    UC/temp_count[0]
    SLICE_X0Y67          LUT6 (Prop_lut6_I3_O)        0.045     1.852 r  UC/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.335     2.188    UC/next_state__1[1]
    SLICE_X0Y68          LDCE                                         r  UC/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.187ns (23.863%)  route 0.597ns (76.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.515    UC/CLK
    SLICE_X0Y69          FDRE                                         r  UC/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  UC/FSM_sequential_current_state_reg[1]/Q
                         net (fo=20, routed)          0.266     1.922    UC/current_state[1]
    SLICE_X0Y68          LUT3 (Prop_lut3_I2_O)        0.046     1.968 r  UC/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.331     2.299    UC/next_state__1[2]
    SLICE_X0Y68          LDCE                                         r  UC/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.373ns (79.077%)  route 0.363ns (20.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.597     1.516    UO/SR/CLK
    SLICE_X3Y68          FDRE                                         r  UO/SR/temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  UO/SR/temp_reg[12]/Q
                         net (fo=4, routed)           0.363     2.021    P_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.253 r  P_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.253    P[11]
    T16                                                               r  P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.389ns (79.968%)  route 0.348ns (20.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.597     1.516    UO/SR/CLK
    SLICE_X1Y68          FDRE                                         r  UO/SR/temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  UO/SR/temp_reg[9]/Q
                         net (fo=5, routed)           0.348     2.005    P_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.254 r  P_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.254    P[8]
    V16                                                               r  P[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.397ns (80.379%)  route 0.341ns (19.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.597     1.516    UO/SR/CLK
    SLICE_X1Y68          FDRE                                         r  UO/SR/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  UO/SR/temp_reg[7]/Q
                         net (fo=3, routed)           0.341     1.998    P_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.254 r  P_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.254    P[6]
    U17                                                               r  P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.396ns (79.042%)  route 0.370ns (20.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.597     1.516    UO/SR/CLK
    SLICE_X3Y68          FDRE                                         r  UO/SR/temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  UO/SR/temp_reg[10]/Q
                         net (fo=4, routed)           0.370     2.027    P_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.282 r  P_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.282    P[9]
    T15                                                               r  P[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.392ns (78.504%)  route 0.381ns (21.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.515    UO/SR/CLK
    SLICE_X0Y80          FDRE                                         r  UO/SR/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  UO/SR/temp_reg[4]/Q
                         net (fo=3, routed)           0.381     2.038    P_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.289 r  P_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.289    P[3]
    N14                                                               r  P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.416ns (77.156%)  route 0.419ns (22.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.598     1.517    UO/SR/CLK
    SLICE_X2Y67          FDRE                                         r  UO/SR/temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  UO/SR/temp_reg[13]/Q
                         net (fo=6, routed)           0.419     2.101    P_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.353 r  P_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.353    P[12]
    V15                                                               r  P[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/SR/temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.397ns (75.998%)  route 0.441ns (24.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.515    UO/SR/CLK
    SLICE_X1Y69          FDRE                                         r  UO/SR/temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  UO/SR/temp_reg[8]/Q
                         net (fo=3, routed)           0.441     2.098    P_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.353 r  P_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.353    P[7]
    U16                                                               r  P[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y[4]
                            (input port)
  Destination:            UO/M/temp_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.904ns  (logic 1.467ns (24.840%)  route 4.437ns (75.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  Y[4] (IN)
                         net (fo=0)                   0.000     0.000    Y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Y_IBUF[4]_inst/O
                         net (fo=1, routed)           4.437     5.904    UO/M/temp_b_reg[7]_1[4]
    SLICE_X2Y68          FDRE                                         r  UO/M/temp_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.595     5.018    UO/M/CLK
    SLICE_X2Y68          FDRE                                         r  UO/M/temp_b_reg[4]/C

Slack:                    inf
  Source:                 Y[0]
                            (input port)
  Destination:            UO/M/temp_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.063ns  (logic 0.982ns (19.395%)  route 4.081ns (80.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Y[0] (IN)
                         net (fo=0)                   0.000     0.000    Y[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Y_IBUF[0]_inst/O
                         net (fo=1, routed)           4.081     5.063    UO/M/temp_b_reg[7]_1[0]
    SLICE_X1Y65          FDRE                                         r  UO/M/temp_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.599     5.022    UO/M/CLK
    SLICE_X1Y65          FDRE                                         r  UO/M/temp_b_reg[0]/C

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            UO/M/temp_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 0.967ns (19.522%)  route 3.986ns (80.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  Y_IBUF[1]_inst/O
                         net (fo=1, routed)           3.986     4.953    UO/M/temp_b_reg[7]_1[1]
    SLICE_X2Y66          FDRE                                         r  UO/M/temp_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.598     5.021    UO/M/CLK
    SLICE_X2Y66          FDRE                                         r  UO/M/temp_b_reg[1]/C

Slack:                    inf
  Source:                 X[7]
                            (input port)
  Destination:            UO/SR/temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 1.632ns (47.761%)  route 1.785ns (52.239%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  X[7] (IN)
                         net (fo=0)                   0.000     0.000    X[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  X_IBUF[7]_inst/O
                         net (fo=1, routed)           1.785     3.293    UO/SR/X_IBUF[7]
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.124     3.417 r  UO/SR/temp[8]_i_1/O
                         net (fo=1, routed)           0.000     3.417    UO/SR/p_1_in[8]
    SLICE_X1Y69          FDRE                                         r  UO/SR/temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.594     5.017    UO/SR/CLK
    SLICE_X1Y69          FDRE                                         r  UO/SR/temp_reg[8]/C

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            UO/SR/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.403ns  (logic 1.602ns (47.070%)  route 1.801ns (52.930%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  X_IBUF[0]_inst/O
                         net (fo=1, routed)           1.801     3.279    UO/SR/X_IBUF[0]
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.403 r  UO/SR/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     3.403    UO/SR/p_1_in[1]
    SLICE_X0Y87          FDRE                                         r  UO/SR/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.601     5.024    UO/SR/CLK
    SLICE_X0Y87          FDRE                                         r  UO/SR/temp_reg[1]/C

Slack:                    inf
  Source:                 X[5]
                            (input port)
  Destination:            UO/SR/temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.105ns  (logic 1.621ns (52.222%)  route 1.483ns (47.778%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  X[5] (IN)
                         net (fo=0)                   0.000     0.000    X[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  X_IBUF[5]_inst/O
                         net (fo=1, routed)           1.483     2.981    UO/SR/X_IBUF[5]
    SLICE_X0Y70          LUT5 (Prop_lut5_I2_O)        0.124     3.105 r  UO/SR/temp[6]_i_1/O
                         net (fo=1, routed)           0.000     3.105    UO/SR/p_1_in[6]
    SLICE_X0Y70          FDRE                                         r  UO/SR/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.594     5.017    UO/SR/CLK
    SLICE_X0Y70          FDRE                                         r  UO/SR/temp_reg[6]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            DEB_START/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.096ns  (logic 1.640ns (52.967%)  route 1.456ns (47.033%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  start_IBUF_inst/O
                         net (fo=3, routed)           1.456     2.944    DEB_START/start_IBUF
    SLICE_X3Y71          LUT4 (Prop_lut4_I3_O)        0.152     3.096 r  DEB_START/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.096    DEB_START/BTN_state__0[1]
    SLICE_X3Y71          FDRE                                         r  DEB_START/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.593     5.016    DEB_START/clock_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  DEB_START/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            DEB_START/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.068ns  (logic 1.612ns (52.538%)  route 1.456ns (47.462%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  start_IBUF_inst/O
                         net (fo=3, routed)           1.456     2.944    DEB_START/start_IBUF
    SLICE_X3Y71          LUT5 (Prop_lut5_I2_O)        0.124     3.068 r  DEB_START/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     3.068    DEB_START/CLEARED_BTN_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  DEB_START/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.593     5.016    DEB_START/clock_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  DEB_START/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 X[6]
                            (input port)
  Destination:            UO/SR/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.046ns  (logic 1.618ns (53.118%)  route 1.428ns (46.882%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  X[6] (IN)
                         net (fo=0)                   0.000     0.000    X[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  X_IBUF[6]_inst/O
                         net (fo=1, routed)           1.428     2.922    UO/SR/X_IBUF[6]
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.124     3.046 r  UO/SR/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     3.046    UO/SR/p_1_in[7]
    SLICE_X1Y68          FDRE                                         r  UO/SR/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.595     5.018    UO/SR/CLK
    SLICE_X1Y68          FDRE                                         r  UO/SR/temp_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DEB_RESET/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.029ns  (logic 1.619ns (53.457%)  route 1.410ns (46.543%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.410     2.877    DEB_RESET/reset_IBUF
    SLICE_X3Y75          LUT4 (Prop_lut4_I3_O)        0.152     3.029 r  DEB_RESET/FSM_sequential_BTN_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.029    DEB_RESET/BTN_state__0[1]
    SLICE_X3Y75          FDRE                                         r  DEB_RESET/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.588     5.011    DEB_RESET/clock_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DEB_RESET/FSM_sequential_BTN_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UC/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.203ns (67.697%)  route 0.097ns (32.303%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          LDCE                         0.000     0.000 r  UC/FSM_sequential_next_state_reg[0]/G
    SLICE_X1Y67          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.097     0.255    UC/next_state__0[0]
    SLICE_X0Y67          LUT2 (Prop_lut2_I0_O)        0.045     0.300 r  UC/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.300    UC/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  UC/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.034    UC/CLK
    SLICE_X0Y67          FDRE                                         r  UC/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 UC/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            UC/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.203ns (47.027%)  route 0.229ns (52.973%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  UC/FSM_sequential_next_state_reg[1]/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.229     0.387    UC/next_state__0[1]
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.045     0.432 r  UC/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.432    UC/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  UC/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.867     2.032    UC/CLK
    SLICE_X0Y69          FDRE                                         r  UC/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 UC/FSM_sequential_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            UC/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.202ns (42.171%)  route 0.277ns (57.829%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  UC/FSM_sequential_next_state_reg[2]/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/FSM_sequential_next_state_reg[2]/Q
                         net (fo=1, routed)           0.277     0.435    UC/next_state__0[2]
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.044     0.479 r  UC/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.479    UC/FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  UC/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.867     2.032    UC/CLK
    SLICE_X0Y69          FDRE                                         r  UC/FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 Y[2]
                            (input port)
  Destination:            UO/M/temp_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.250ns (40.737%)  route 0.364ns (59.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  Y[2] (IN)
                         net (fo=0)                   0.000     0.000    Y[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Y_IBUF[2]_inst/O
                         net (fo=1, routed)           0.364     0.613    UO/M/temp_b_reg[7]_1[2]
    SLICE_X2Y68          FDRE                                         r  UO/M/temp_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.868     2.033    UO/M/CLK
    SLICE_X2Y68          FDRE                                         r  UO/M/temp_b_reg[2]/C

Slack:                    inf
  Source:                 Y[6]
                            (input port)
  Destination:            UO/M/temp_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.277ns (39.230%)  route 0.430ns (60.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  Y[6] (IN)
                         net (fo=0)                   0.000     0.000    Y[6]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  Y_IBUF[6]_inst/O
                         net (fo=1, routed)           0.430     0.707    UO/M/temp_b_reg[7]_1[6]
    SLICE_X0Y65          FDRE                                         r  UO/M/temp_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.871     2.036    UO/M/CLK
    SLICE_X0Y65          FDRE                                         r  UO/M/temp_b_reg[6]/C

Slack:                    inf
  Source:                 X[1]
                            (input port)
  Destination:            UO/SR/temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.292ns (41.031%)  route 0.420ns (58.969%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  X[1] (IN)
                         net (fo=0)                   0.000     0.000    X[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  X_IBUF[1]_inst/O
                         net (fo=1, routed)           0.420     0.668    UO/SR/X_IBUF[1]
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.045     0.713 r  UO/SR/temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.713    UO/SR/p_1_in[2]
    SLICE_X0Y87          FDRE                                         r  UO/SR/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.873     2.038    UO/SR/CLK
    SLICE_X0Y87          FDRE                                         r  UO/SR/temp_reg[2]/C

Slack:                    inf
  Source:                 Y[5]
                            (input port)
  Destination:            UO/M/temp_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.291ns (40.260%)  route 0.432ns (59.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Y[5] (IN)
                         net (fo=0)                   0.000     0.000    Y[5]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  Y_IBUF[5]_inst/O
                         net (fo=1, routed)           0.432     0.722    UO/M/temp_b_reg[7]_1[5]
    SLICE_X0Y66          FDRE                                         r  UO/M/temp_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.870     2.035    UO/M/CLK
    SLICE_X0Y66          FDRE                                         r  UO/M/temp_b_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DEB_RESET/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.280ns (38.391%)  route 0.450ns (61.609%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=3, routed)           0.450     0.685    DEB_RESET/reset_IBUF
    SLICE_X3Y75          LUT4 (Prop_lut4_I3_O)        0.045     0.730 r  DEB_RESET/FSM_sequential_BTN_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.730    DEB_RESET/BTN_state__0[0]
    SLICE_X3Y75          FDRE                                         r  DEB_RESET/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.861     2.026    DEB_RESET/clock_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DEB_RESET/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 Y[3]
                            (input port)
  Destination:            UO/M/temp_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.270ns (36.704%)  route 0.465ns (63.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  Y_IBUF[3]_inst/O
                         net (fo=1, routed)           0.465     0.735    UO/M/temp_b_reg[7]_1[3]
    SLICE_X0Y66          FDRE                                         r  UO/M/temp_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.870     2.035    UO/M/CLK
    SLICE_X0Y66          FDRE                                         r  UO/M/temp_b_reg[3]/C

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            UO/SR/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.298ns (40.257%)  route 0.442ns (59.743%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  X_IBUF[2]_inst/O
                         net (fo=1, routed)           0.442     0.695    UO/SR/X_IBUF[2]
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.045     0.740 r  UO/SR/temp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.740    UO/SR/p_1_in[3]
    SLICE_X0Y87          FDRE                                         r  UO/SR/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.873     2.038    UO/SR/CLK
    SLICE_X0Y87          FDRE                                         r  UO/SR/temp_reg[3]/C





