$date
	Sun Oct 23 07:08:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#419845
b1111 !
1"
#419846
b1111 &
b1111 %
1$
#419847
0"
#419850
b101110 &
b101110 %
#419854
b10111 &
b10111 %
#419858
b1000110 &
b1000110 %
#419862
b100011 &
b100011 %
#419866
b1101010 &
b1101010 %
#419870
b110101 &
b110101 %
#419874
b10100000 &
b10100000 %
#419878
b1010000 &
b1010000 %
#419882
b101000 &
b101000 %
#419886
b10100 &
b10100 %
#419890
b1010 &
b1010 %
#419894
b101 &
b101 %
#419898
b10000 &
b10000 %
#419902
b1000 &
b1000 %
#419906
b100 &
b100 %
#419910
b10 &
b10 %
#419914
b1 &
b1 %
1#
#419918
b0 &
0#
b0 %
0$
#1412248
b100 !
1"
#1412250
b100 &
b100 %
1$
#1412251
0"
#1412254
b10 &
b10 %
#1412258
b1 &
b1 %
1#
#1412262
b0 &
0#
b0 %
0$
#2383531
b10001 !
1"
#2383534
b10001 &
b10001 %
1$
#2383535
0"
#2383538
b110100 &
b110100 %
#2383542
b11010 &
b11010 %
#2383546
b1101 &
b1101 %
#2383550
b101000 &
b101000 %
#2383554
b10100 &
b10100 %
#2383558
b1010 &
b1010 %
#2383562
b101 &
b101 %
#2383566
b10000 &
b10000 %
#2383570
b1000 &
b1000 %
#2383574
b100 &
b100 %
#2383578
b10 &
b10 %
#2383582
b1 &
1#
b1 %
#2383586
b0 &
b0 %
0#
0$
#4500012
