{"vcs1":{"timestamp_begin":1741699464.601735804, "rt":6.34, "ut":6.04, "st":0.23}}
{"vcselab":{"timestamp_begin":1741699471.024227016, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1741699471.367208243, "rt":0.29, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741699464.290729013}
{"VCS_COMP_START_TIME": 1741699464.290729013}
{"VCS_COMP_END_TIME": 1741699471.731270861}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379004}}
{"vcselab": {"peak_mem": 174724}}
