

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt_MIV # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    1 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=6:RAS=2:RP=1:RC=1: CL=5:WL=4:CDLR=5:WR=20:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                          10 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml_MIV # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:533.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                     6 # row to column delay
RAS                                     2 # time needed to activate row
RP                                      1 # time needed to precharge (deactivate) row
RC                                      1 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                      5 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000001c2000 	high:21 low:13
addr_dec_mask[ROW]   = 00000001ffe00000 	high:33 low:21
addr_dec_mask[COL]   = 000000000003c0ff 	high:18 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000000
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:533000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000187617260788
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46
24e6c901fe5e2cd0e69e8adabfc7f327  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_djWBXF"
Parsing file _cuobjdump_complete_output_djWBXF
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Y6XfD4"
Running: cat _ptx_Y6XfD4 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7nCZit
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7nCZit --output-file  /dev/null 2> _ptx_Y6XfD4info"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Y6XfD4 _ptx2_7nCZit _ptx_Y6XfD4info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x4043e0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_h0UfiS"
Running: cat _ptx_h0UfiS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_tsbhih
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_tsbhih --output-file  /dev/null 2> _ptx_h0UfiSinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_h0UfiS _ptx2_tsbhih _ptx_h0UfiSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x4043d0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402be0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402cd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402dc0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bb0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_elWlyG"
Running: cat _ptx_elWlyG | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7C8sO5
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7C8sO5 --output-file  /dev/null 2> _ptx_elWlyGinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_elWlyG _ptx2_7C8sO5 _ptx_elWlyGinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bc0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405b60, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_wOP1mv"
Running: cat _ptx_wOP1mv | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1YtfXU
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1YtfXU --output-file  /dev/null 2> _ptx_wOP1mvinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_wOP1mv _ptx2_1YtfXU _ptx_wOP1mvinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405b50, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406590, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_QjXFPk"
Running: cat _ptx_QjXFPk | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_us0PIK
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_us0PIK --output-file  /dev/null 2> _ptx_QjXFPkinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_QjXFPk _ptx2_us0PIK _ptx_QjXFPkinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406510, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406480, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 6144 (ipc=12.3) sim_rate=6144 (inst/sec) elapsed = 0:0:00:01 / Fri Jul 27 18:38:59 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5729,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8269,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8270
gpu_sim_insn = 314944
gpu_ipc =      38.0827
gpu_tot_sim_cycle = 8270
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      38.0827
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=157472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712
	L1I_total_cache_misses = 166
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 14
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 166
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:306	W0_Idle:5978	W0_Scoreboard:9938	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 30 
maxdqlatency = 0 
maxmflatency = 256 
averagemflatency = 174 
max_icnt2mem_latency = 35 
max_icnt2sh_latency = 8269 
mrq_lat_table:248 	138 	359 	71 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	481 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	389 	103 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14 	8 	1 	9 	0 	0 	0 	0 	178 	271 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2192      1938         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2144      1942         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2210      1946         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2221      1943         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2234      1949         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2174      1953         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2252      1957         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2090      1967         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2421      1970         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2438      1896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2445      1900         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2462      2537         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2323      3179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2155      3201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1315      3251         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1794      3242         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2203      3285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2590      3388         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2611      3466         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      2618      3560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      2636      2716         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2642      3322         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      2681      3353         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      2694      3414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      2818      3420         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2315      3460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      2766      3578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2777      3638         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      2783      3670         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2802      2827         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2811      3490         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 17.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.500000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  9.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  9.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  9.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/68 = 13.720589
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         9         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 17/14 = 1.21
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 16/14 = 1.14
average mf latency per bank:
dram[0]:        100        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         86       102    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         85       101    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         86       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         88       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         87       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         85       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         88       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         87       104    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         86       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         88       121    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         87       120    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         87       111    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         83        94    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         77        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         76        87    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         75        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         88        83    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         86        88    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         87        83    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         87        84    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         86        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         86        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         87        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         84        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         84        87    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         87        84    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         87        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         86        83    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         86        84    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         86        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         83        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        183       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        194       236         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        195       235         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        196       231         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        202       232         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        209       250         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        183       254         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        213       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        192       250         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        187       252         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        192       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        197       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        201       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        206       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        196       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        192       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        177       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        194       169         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        188       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        192       170         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        197       177         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        185       184         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        188       182         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        195       184         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        177       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        173       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        194       170         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        195       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        184       169         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        190       171         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        192       184         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        169       175         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6227 n_act=3 n_pre=1 n_req=33 n_rd=34 n_write=32 bw_util=0.02096
n_activity=369 dram_eff=0.3577
bk0: 18a 6136i bk1: 16a 6143i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0188979
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=329 dram_eff=0.3647
bk0: 16a 6144i bk1: 16a 6172i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0146101
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=321 dram_eff=0.3738
bk0: 16a 6140i bk1: 16a 6166i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.012228
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=330 dram_eff=0.3636
bk0: 16a 6144i bk1: 16a 6162i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0258853
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=331 dram_eff=0.3625
bk0: 16a 6144i bk1: 16a 6166i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0254089
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=329 dram_eff=0.3647
bk0: 16a 6148i bk1: 16a 6164i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0193743
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=329 dram_eff=0.3647
bk0: 16a 6152i bk1: 16a 6168i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0123869
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=329 dram_eff=0.3647
bk0: 16a 6144i bk1: 16a 6168i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0190567
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=329 dram_eff=0.3647
bk0: 16a 6140i bk1: 16a 6172i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0203271
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=329 dram_eff=0.3647
bk0: 16a 6140i bk1: 16a 6164i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0239797
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=329 dram_eff=0.3647
bk0: 16a 6140i bk1: 16a 6172i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0173098
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=321 dram_eff=0.3738
bk0: 16a 6142i bk1: 16a 6155i bk2: 0a 6295i bk3: 0a 6297i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0209624
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=326 dram_eff=0.3681
bk0: 16a 6145i bk1: 16a 6168i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0249325
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6233 n_act=3 n_pre=1 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=333 dram_eff=0.3604
bk0: 18a 6134i bk1: 14a 6175i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0238209
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6233 n_act=3 n_pre=1 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=333 dram_eff=0.3604
bk0: 20a 6130i bk1: 12a 6183i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0198507
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6233 n_act=3 n_pre=1 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=333 dram_eff=0.3604
bk0: 20a 6134i bk1: 12a 6175i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0174686
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6233 n_act=3 n_pre=1 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=332 dram_eff=0.3614
bk0: 20a 6130i bk1: 12a 6181i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6296i bk6: 0a 6296i bk7: 0a 6296i bk8: 0a 6296i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6298i bk12: 0a 6298i bk13: 0a 6298i bk14: 0a 6298i bk15: 0a 6299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0112752
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6141i bk1: 12a 6188i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0182627
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6141i bk1: 12a 6180i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0260441
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6145i bk1: 12a 6188i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0130221
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6145i bk1: 12a 6184i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0169922
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6145i bk1: 12a 6184i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0154042
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6145i bk1: 12a 6180i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0154042
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6145i bk1: 12a 6181i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0176274
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=305 dram_eff=0.3672
bk0: 16a 6142i bk1: 12a 6178i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0100048
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6147i bk1: 12a 6184i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6296i bk6: 0a 6296i bk7: 0a 6296i bk8: 0a 6296i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6298i bk12: 0a 6298i bk13: 0a 6298i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0125457
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=296 dram_eff=0.3784
bk0: 16a 6128i bk1: 12a 6170i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0177862
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6141i bk1: 12a 6184i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0223916
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6145i bk1: 12a 6188i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.011434
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6145i bk1: 12a 6188i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0127045
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=299 dram_eff=0.3746
bk0: 16a 6147i bk1: 12a 6169i bk2: 0a 6296i bk3: 0a 6297i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.015563
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7fb0c86cb9f0 :  mf: uid=  8733, sid01:w15, part=31, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (8269), 

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6240 n_act=2 n_pre=0 n_req=28 n_rd=27 n_write=28 bw_util=0.01747
n_activity=304 dram_eff=0.3618
bk0: 15a 6155i bk1: 12a 6184i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00730507

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18, Miss = 17, Miss_rate = 0.944, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.45665
	minimum = 6
	maximum = 78
Network latency average = 9.0746
	minimum = 6
	maximum = 78
Slowest packet = 72
Flit latency average = 7.6642
	minimum = 6
	maximum = 74
Slowest flit = 208
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00255216
	minimum = 0 (at node 0)
	maximum = 0.0521161 (at node 1)
Accepted packet rate average = 0.00255216
	minimum = 0 (at node 0)
	maximum = 0.0521161 (at node 1)
Injected flit rate average = 0.0076462
	minimum = 0 (at node 0)
	maximum = 0.245586 (at node 1)
Accepted flit rate average= 0.0076462
	minimum = 0 (at node 0)
	maximum = 0.0668682 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.45665 (1 samples)
	minimum = 6 (1 samples)
	maximum = 78 (1 samples)
Network latency average = 9.0746 (1 samples)
	minimum = 6 (1 samples)
	maximum = 78 (1 samples)
Flit latency average = 7.6642 (1 samples)
	minimum = 6 (1 samples)
	maximum = 74 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00255216 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0521161 (1 samples)
Accepted packet rate average = 0.00255216 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0521161 (1 samples)
Injected flit rate average = 0.0076462 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.245586 (1 samples)
Accepted flit rate average = 0.0076462 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0668682 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 157472 (inst/sec)
gpgpu_simulation_rate = 4135 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,8270)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 8770  inst.: 432688 (ipc=235.5) sim_rate=216344 (inst/sec) elapsed = 0:0:00:02 / Fri Jul 27 18:39:01 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,29,0) tid=(7,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,38,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 9270  inst.: 603664 (ipc=288.7) sim_rate=201221 (inst/sec) elapsed = 0:0:00:03 / Fri Jul 27 18:39:02 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,19,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 10270  inst.: 692560 (ipc=188.8) sim_rate=173140 (inst/sec) elapsed = 0:0:00:04 / Fri Jul 27 18:39:03 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,30,0) tid=(7,3,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,19,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 11770  inst.: 893072 (ipc=165.2) sim_rate=178614 (inst/sec) elapsed = 0:0:00:05 / Fri Jul 27 18:39:04 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,26,0) tid=(7,3,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,11,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 12770  inst.: 1024464 (ipc=157.7) sim_rate=170744 (inst/sec) elapsed = 0:0:00:06 / Fri Jul 27 18:39:05 2018
GPGPU-Sim uArch: cycles simulated: 13270  inst.: 1091040 (ipc=155.2) sim_rate=155862 (inst/sec) elapsed = 0:0:00:07 / Fri Jul 27 18:39:06 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,18,0) tid=(7,7,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,12,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 14270  inst.: 1223968 (ipc=151.5) sim_rate=152996 (inst/sec) elapsed = 0:0:00:08 / Fri Jul 27 18:39:07 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 15770  inst.: 1417008 (ipc=146.9) sim_rate=157445 (inst/sec) elapsed = 0:0:00:09 / Fri Jul 27 18:39:08 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7501,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7502,8270)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,32,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7939,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7940,8270)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8100,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8101,8270)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8125,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8126,8270)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8249,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8250,8270)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,13,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 16770  inst.: 1556800 (ipc=146.1) sim_rate=155680 (inst/sec) elapsed = 0:0:00:10 / Fri Jul 27 18:39:09 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8561,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8562,8270)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8767,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8768,8270)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8844,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8845,8270)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8863,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8864,8270)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8882,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8883,8270)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,22,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9084,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9085,8270)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9111,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9112,8270)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9246,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9247,8270)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9268,8270), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9269,8270)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9279,8270), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9280,8270)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9470,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(9471,8270)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,0,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9476,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9477,8270)
GPGPU-Sim uArch: cycles simulated: 17770  inst.: 1719952 (ipc=147.9) sim_rate=156359 (inst/sec) elapsed = 0:0:00:11 / Fri Jul 27 18:39:10 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9716,8270), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9717,8270)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9787,8270), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9788,8270)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9844,8270), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9845,8270)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9879,8270), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9880,8270)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,16,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10283,8270), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10284,8270)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10297,8270), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10298,8270)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (10304,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(10305,8270)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10393,8270), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10394,8270)
GPGPU-Sim uArch: cycles simulated: 18770  inst.: 1889840 (ipc=150.0) sim_rate=157486 (inst/sec) elapsed = 0:0:00:12 / Fri Jul 27 18:39:11 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10522,8270), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10523,8270)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10553,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10554,8270)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10618,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10619,8270)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(1,30,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10771,8270), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(10772,8270)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10851,8270), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(10852,8270)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10922,8270), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10923,8270)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11115,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11116,8270)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11122,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(11123,8270)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11133,8270), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11134,8270)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11146,8270), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11147,8270)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11165,8270), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11166,8270)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,20,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (11213,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(11214,8270)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (11221,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(11222,8270)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (11289,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(11290,8270)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11306,8270), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11307,8270)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11311,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(11312,8270)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11375,8270), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11376,8270)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11462,8270), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11463,8270)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11466,8270), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11467,8270)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (11478,8270), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(11479,8270)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (11490,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(11491,8270)
GPGPU-Sim uArch: cycles simulated: 19770  inst.: 2082048 (ipc=153.7) sim_rate=160157 (inst/sec) elapsed = 0:0:00:13 / Fri Jul 27 18:39:12 2018
GPGPU-Sim uArch: Shader 13 finished CTA #5 (11526,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(11527,8270)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(1,49,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (11638,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(11639,8270)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11640,8270), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11641,8270)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (11651,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(11652,8270)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11683,8270), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11684,8270)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11704,8270), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11705,8270)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11714,8270), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11715,8270)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (11796,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(11797,8270)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11804,8270), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11805,8270)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11816,8270), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11817,8270)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11861,8270), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(11862,8270)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (11872,8270), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(11873,8270)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11944,8270), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11945,8270)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,55,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12154,8270), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(12155,8270)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12391,8270), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(12392,8270)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12438,8270), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12439,8270)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (12496,8270), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(12497,8270)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12533,8270), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12534,8270)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,60,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12585,8270), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(12586,8270)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12679,8270), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(12680,8270)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (12703,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(12704,8270)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12707,8270), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(12708,8270)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12752,8270), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(12753,8270)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (12775,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(12776,8270)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (12877,8270), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(12878,8270)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12952,8270), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(12953,8270)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (12997,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(12998,8270)
GPGPU-Sim uArch: cycles simulated: 21270  inst.: 2406208 (ipc=160.9) sim_rate=171872 (inst/sec) elapsed = 0:0:00:14 / Fri Jul 27 18:39:13 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,64,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13142,8270), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(13143,8270)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13251,8270), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(13252,8270)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13256,8270), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(13257,8270)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (13346,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(13347,8270)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (13420,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(13421,8270)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13456,8270), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13457,8270)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (13457,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(13458,8270)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,60,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (13550,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (13550,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(13551,8270)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(13551,8270)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13598,8270), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13599,8270)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (13650,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(13651,8270)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (13772,8270), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(13773,8270)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13800,8270), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(13801,8270)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (13854,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(13855,8270)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,64,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (13928,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(13929,8270)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (13946,8270), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(13947,8270)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13953,8270), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(13954,8270)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (13972,8270), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(13973,8270)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13980,8270), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(13981,8270)
GPGPU-Sim uArch: cycles simulated: 22270  inst.: 2630496 (ipc=165.4) sim_rate=175366 (inst/sec) elapsed = 0:0:00:15 / Fri Jul 27 18:39:14 2018
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14009,8270), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(14010,8270)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14048,8270), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(14049,8270)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14184,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14185,8270)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (14280,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(14281,8270)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,34,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14354,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14515,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14564,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14634,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14679,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (14694,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (14778,8270), 6 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,42,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (14888,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (14995,8270), 7 CTAs running
GPGPU-Sim uArch: cycles simulated: 23270  inst.: 2848960 (ipc=168.9) sim_rate=178060 (inst/sec) elapsed = 0:0:00:16 / Fri Jul 27 18:39:15 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (15052,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15114,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15116,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15169,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15183,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15231,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (15263,8270), 6 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,67,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (15286,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15352,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (15370,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (15379,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15414,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15438,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (15534,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (15584,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (15605,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15681,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (15759,8270), 5 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,61,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (15812,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (15828,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15850,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15967,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (15967,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (15981,8270), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 24270  inst.: 3050800 (ipc=171.0) sim_rate=179458 (inst/sec) elapsed = 0:0:00:17 / Fri Jul 27 18:39:16 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16022,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16045,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (16057,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16109,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16111,8270), 5 CTAs running
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(2,53,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16268,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (16271,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16334,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16347,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16374,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16397,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16482,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (16494,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16568,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16568,8270), 4 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,53,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16835,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16902,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16904,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16907,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16986,8270), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 25270  inst.: 3243456 (ipc=172.3) sim_rate=180192 (inst/sec) elapsed = 0:0:00:18 / Fri Jul 27 18:39:17 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17089,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (17139,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17153,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17197,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17236,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17269,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17306,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17332,8270), 6 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,69,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17344,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17345,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17440,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17450,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17464,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17470,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17510,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (17519,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (17525,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17558,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17651,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17669,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17670,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17698,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17700,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17713,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17725,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17729,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17798,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17808,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (17821,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17836,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17855,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17859,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17861,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (17918,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (17965,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (18007,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #6 (18053,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18082,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (18089,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18091,8270), 2 CTAs running
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,50,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18117,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #7 (18183,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18214,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (18218,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18248,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18273,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (18289,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (18346,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18463,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 26770  inst.: 3428640 (ipc=168.3) sim_rate=180454 (inst/sec) elapsed = 0:0:00:19 / Fri Jul 27 18:39:18 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18514,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (18526,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18562,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18609,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18655,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (18775,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18781,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18859,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (18952,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (18994,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19144,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19246,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (19279,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (19304,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (19477,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (19537,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (19561,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #7 (19618,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 5.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 19619
gpu_sim_insn = 3147264
gpu_ipc =     160.4192
gpu_tot_sim_cycle = 27889
gpu_tot_sim_insn = 3462208
gpu_tot_ipc =     124.1424
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 455
gpu_stall_icnt2sh    = 18727
gpu_total_sim_rate=182221

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71447
	L1I_total_cache_misses = 965
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4900, Miss = 2445, Miss_rate = 0.499, Pending_hits = 82, Reservation_fails = 10516
	L1D_cache_core[1]: Access = 6095, Miss = 2942, Miss_rate = 0.483, Pending_hits = 69, Reservation_fails = 10786
	L1D_cache_core[2]: Access = 6236, Miss = 2887, Miss_rate = 0.463, Pending_hits = 42, Reservation_fails = 11601
	L1D_cache_core[3]: Access = 4816, Miss = 2470, Miss_rate = 0.513, Pending_hits = 89, Reservation_fails = 11525
	L1D_cache_core[4]: Access = 4868, Miss = 2470, Miss_rate = 0.507, Pending_hits = 99, Reservation_fails = 11735
	L1D_cache_core[5]: Access = 5732, Miss = 2762, Miss_rate = 0.482, Pending_hits = 90, Reservation_fails = 12308
	L1D_cache_core[6]: Access = 4900, Miss = 2700, Miss_rate = 0.551, Pending_hits = 130, Reservation_fails = 11421
	L1D_cache_core[7]: Access = 4846, Miss = 2703, Miss_rate = 0.558, Pending_hits = 147, Reservation_fails = 11563
	L1D_cache_core[8]: Access = 5018, Miss = 2714, Miss_rate = 0.541, Pending_hits = 113, Reservation_fails = 11726
	L1D_cache_core[9]: Access = 5638, Miss = 2915, Miss_rate = 0.517, Pending_hits = 86, Reservation_fails = 12277
	L1D_cache_core[10]: Access = 5274, Miss = 2612, Miss_rate = 0.495, Pending_hits = 94, Reservation_fails = 11476
	L1D_cache_core[11]: Access = 4996, Miss = 2616, Miss_rate = 0.524, Pending_hits = 120, Reservation_fails = 11564
	L1D_cache_core[12]: Access = 5936, Miss = 2618, Miss_rate = 0.441, Pending_hits = 136, Reservation_fails = 10524
	L1D_cache_core[13]: Access = 5926, Miss = 2612, Miss_rate = 0.441, Pending_hits = 127, Reservation_fails = 10463
	L1D_cache_core[14]: Access = 5756, Miss = 2634, Miss_rate = 0.458, Pending_hits = 123, Reservation_fails = 10619
	L1D_total_cache_accesses = 80937
	L1D_total_cache_misses = 40100
	L1D_total_cache_miss_rate = 0.4954
	L1D_total_cache_pending_hits = 1547
	L1D_total_cache_reservation_fails = 170104
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 2786
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.1608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 90448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2338
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 79656
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 965
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 272, 272, 272, 272, 272, 272, 
gpgpu_n_tot_thrd_icount = 4137856
gpgpu_n_tot_w_icount = 129308
gpgpu_n_stall_shd_mem = 217309
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10167
gpgpu_n_mem_write_global = 31050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 601920
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 217309
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:327969	W0_Idle:45569	W0_Scoreboard:75950	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93164
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 81336 {8:10167,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3243600 {40:9000,72:1800,136:20250,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1382712 {136:10167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248400 {8:31050,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 37 
maxdqlatency = 0 
maxmflatency = 532 
averagemflatency = 198 
max_icnt2mem_latency = 214 
max_icnt2sh_latency = 27888 
mrq_lat_table:659 	362 	535 	84 	122 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40237 	993 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3691 	4704 	12298 	20584 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3557 	4249 	2064 	306 	6 	0 	0 	0 	178 	271 	10160 	20441 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2192      1938         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2144      1942         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2210      1946         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2221      1943         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2234      1949         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2174      1953         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2252      1957         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2090      1967         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2421      1970         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2438      1896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2445      1900         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2462      2537         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2323      3179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2155      3201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1315      3251         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1794      3242         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2203      3285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2590      3388         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2611      3466         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      2618      3560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      2636      2716         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2642      3322         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      2681      3353         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      2694      3414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      2818      3420         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2315      3460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      2766      3578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2777      3638         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      2783      3670         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2802      2827         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2811      3490         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 31.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 10.333333 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 10.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  9.666667 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 14.500000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 15.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 15.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 15.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1763/74 = 23.824324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        23        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        21        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        20        22         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        20        22         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        20        22         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        21        21         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1313
min_bank_accesses = 0!
chip skew: 43/40 = 1.08
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 16/14 = 1.14
average mf latency per bank:
dram[0]:       5457      3757    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5470      3910    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5405      4231    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4700      4981    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4581      3182    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4764      3996    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       5177      3599    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4433      3819    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       4431      3001    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4509      3914    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4397      4676    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4271      4525    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       4672      4485    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       4671      5202    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3634      5266    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3648      4754    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       5355      5317    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       5046      5416    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       5152      5703    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       4770      6169    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       4439      4508    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       5032      4587    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       4655      5136    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       4746      5095    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       4551      4517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       4873      5176    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       4703      5378    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       4226      4784    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       4171      5109    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       4618      4621    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       3825      5331    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       3438      5626    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        410       327         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        350       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        281       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        343       353         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        283       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        285       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       330         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        369       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        264       275         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        293       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        381       413         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        322       315         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        364       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        396       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        310       314         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        287       324         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        323       351         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        403       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        290       321         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        396       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        293       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        279       287         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        275       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        331       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        278       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        288       330         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        473       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        299       326         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        314       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        303       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        376       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        455       532         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21113 n_act=3 n_pre=1 n_req=59 n_rd=86 n_write=32 bw_util=0.01111
n_activity=567 dram_eff=0.4162
bk0: 46a 21016i bk1: 40a 21026i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00607488
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=517 dram_eff=0.4333
bk0: 44a 21014i bk1: 40a 21045i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00518013
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=519 dram_eff=0.4316
bk0: 44a 21015i bk1: 40a 21054i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00404992
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=522 dram_eff=0.4291
bk0: 44a 21018i bk1: 40a 21034i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00871203
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=519 dram_eff=0.4316
bk0: 44a 21015i bk1: 40a 21040i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00819402
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=521 dram_eff=0.4299
bk0: 44a 21022i bk1: 40a 21048i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00635743
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21115 n_act=4 n_pre=2 n_req=57 n_rd=86 n_write=28 bw_util=0.01074
n_activity=543 dram_eff=0.4199
bk0: 46a 21014i bk1: 40a 21046i bk2: 0a 21232i bk3: 0a 21233i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21236i bk14: 0a 21237i bk15: 0a 21237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00452084
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21117 n_act=4 n_pre=2 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=536 dram_eff=0.4179
bk0: 44a 21004i bk1: 40a 21040i bk2: 0a 21231i bk3: 0a 21233i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21236i bk14: 0a 21237i bk15: 0a 21238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00645161
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21119 n_act=4 n_pre=2 n_req=55 n_rd=82 n_write=28 bw_util=0.01036
n_activity=525 dram_eff=0.419
bk0: 42a 21000i bk1: 40a 21047i bk2: 0a 21232i bk3: 0a 21233i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21236i bk14: 0a 21237i bk15: 0a 21237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00706381
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=507 dram_eff=0.426
bk0: 40a 21026i bk1: 40a 21044i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00777019
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=527 dram_eff=0.425
bk0: 40a 21026i bk1: 44a 21050i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00550977
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=507 dram_eff=0.4418
bk0: 40a 21024i bk1: 44a 21023i bk2: 0a 21233i bk3: 0a 21235i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00762891
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=516 dram_eff=0.4341
bk0: 40a 21031i bk1: 44a 21040i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00805274
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21119 n_act=3 n_pre=1 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=525 dram_eff=0.4267
bk0: 42a 21012i bk1: 42a 21045i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00791147
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21119 n_act=3 n_pre=1 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=527 dram_eff=0.425
bk0: 44a 21016i bk1: 40a 21055i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00678126
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21119 n_act=3 n_pre=1 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=519 dram_eff=0.4316
bk0: 44a 21016i bk1: 40a 21045i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00602778
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21119 n_act=3 n_pre=1 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=522 dram_eff=0.4291
bk0: 44a 21010i bk1: 40a 21044i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21234i bk6: 0a 21234i bk7: 0a 21234i bk8: 0a 21234i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21236i bk12: 0a 21236i bk13: 0a 21236i bk14: 0a 21236i bk15: 0a 21237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00452084
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=500 dram_eff=0.432
bk0: 40a 21025i bk1: 40a 21060i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00607488
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=497 dram_eff=0.4346
bk0: 40a 21020i bk1: 40a 21046i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00875912
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=492 dram_eff=0.439
bk0: 40a 21025i bk1: 40a 21050i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00569814
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=502 dram_eff=0.4303
bk0: 40a 21035i bk1: 40a 21049i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00588651
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=498 dram_eff=0.4337
bk0: 40a 21027i bk1: 40a 21052i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00513304
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=496 dram_eff=0.4355
bk0: 40a 21025i bk1: 40a 21050i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00546268
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=496 dram_eff=0.4355
bk0: 40a 21026i bk1: 40a 21053i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00616906
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=496 dram_eff=0.4355
bk0: 40a 21018i bk1: 40a 21044i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00395573
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=506 dram_eff=0.4269
bk0: 40a 21033i bk1: 40a 21059i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21234i bk6: 0a 21234i bk7: 0a 21234i bk8: 0a 21234i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21236i bk12: 0a 21236i bk13: 0a 21236i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00433247
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=480 dram_eff=0.45
bk0: 40a 21009i bk1: 40a 21033i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00692253
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=506 dram_eff=0.4269
bk0: 40a 21023i bk1: 40a 21064i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0071109
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=502 dram_eff=0.4303
bk0: 40a 21029i bk1: 40a 21060i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00409701
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=493 dram_eff=0.4381
bk0: 40a 21025i bk1: 40a 21048i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00569814
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=483 dram_eff=0.4472
bk0: 40a 21029i bk1: 40a 21022i bk2: 0a 21234i bk3: 0a 21235i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00682835
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=494 dram_eff=0.4372
bk0: 40a 21036i bk1: 40a 21025i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00508594

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1373, Miss = 43, Miss_rate = 0.031, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 1321, Miss = 42, Miss_rate = 0.032, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 1373, Miss = 42, Miss_rate = 0.031, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 1355, Miss = 42, Miss_rate = 0.031, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[4]: Access = 1132, Miss = 42, Miss_rate = 0.037, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[5]: Access = 1238, Miss = 42, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 1290, Miss = 43, Miss_rate = 0.033, Pending_hits = 12, Reservation_fails = 27
L2_cache_bank[7]: Access = 1205, Miss = 42, Miss_rate = 0.035, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 1067, Miss = 41, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1183, Miss = 40, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 1259, Miss = 42, Miss_rate = 0.033, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[11]: Access = 1242, Miss = 42, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[12]: Access = 1320, Miss = 42, Miss_rate = 0.032, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 1410, Miss = 42, Miss_rate = 0.030, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[14]: Access = 1249, Miss = 42, Miss_rate = 0.034, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 1170, Miss = 42, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[16]: Access = 1476, Miss = 42, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[17]: Access = 1386, Miss = 40, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[18]: Access = 1462, Miss = 40, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[19]: Access = 1472, Miss = 40, Miss_rate = 0.027, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[20]: Access = 1205, Miss = 40, Miss_rate = 0.033, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1328, Miss = 40, Miss_rate = 0.030, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 1341, Miss = 40, Miss_rate = 0.030, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 1332, Miss = 40, Miss_rate = 0.030, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[24]: Access = 1269, Miss = 40, Miss_rate = 0.032, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[25]: Access = 1360, Miss = 40, Miss_rate = 0.029, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[26]: Access = 1334, Miss = 40, Miss_rate = 0.030, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 1223, Miss = 40, Miss_rate = 0.033, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[28]: Access = 1273, Miss = 40, Miss_rate = 0.031, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[29]: Access = 1293, Miss = 40, Miss_rate = 0.031, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[30]: Access = 1228, Miss = 40, Miss_rate = 0.033, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[31]: Access = 1137, Miss = 40, Miss_rate = 0.035, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 41306
L2_total_cache_misses = 1313
L2_total_cache_miss_rate = 0.0318
L2_total_cache_pending_hits = 303
L2_total_cache_reservation_fails = 27
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 851
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27
L2_cache_data_port_util = 0.144
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=82300
icnt_total_pkts_simt_to_mem=134906
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.3676
	minimum = 6
	maximum = 141
Network latency average = 14.5164
	minimum = 6
	maximum = 128
Slowest packet = 1497
Flit latency average = 13.2763
	minimum = 6
	maximum = 124
Slowest flit = 3963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.088516
	minimum = 0.0535705 (at node 23)
	maximum = 0.152913 (at node 9)
Accepted packet rate average = 0.088516
	minimum = 0.0535705 (at node 23)
	maximum = 0.152913 (at node 9)
Injected flit rate average = 0.232334
	minimum = 0.089709 (at node 30)
	maximum = 0.49661 (at node 13)
Accepted flit rate average= 0.232334
	minimum = 0.183547 (at node 23)
	maximum = 0.328406 (at node 8)
Injected packet length average = 2.62477
Accepted packet length average = 2.62477
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4121 (2 samples)
	minimum = 6 (2 samples)
	maximum = 109.5 (2 samples)
Network latency average = 11.7955 (2 samples)
	minimum = 6 (2 samples)
	maximum = 103 (2 samples)
Flit latency average = 10.4702 (2 samples)
	minimum = 6 (2 samples)
	maximum = 99 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0455341 (2 samples)
	minimum = 0.0267853 (2 samples)
	maximum = 0.102515 (2 samples)
Accepted packet rate average = 0.0455341 (2 samples)
	minimum = 0.0267853 (2 samples)
	maximum = 0.102515 (2 samples)
Injected flit rate average = 0.11999 (2 samples)
	minimum = 0.0448545 (2 samples)
	maximum = 0.371098 (2 samples)
Accepted flit rate average = 0.11999 (2 samples)
	minimum = 0.0917733 (2 samples)
	maximum = 0.197637 (2 samples)
Injected packet size average = 2.63518 (2 samples)
Accepted packet size average = 2.63518 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 182221 (inst/sec)
gpgpu_simulation_rate = 1467 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,27889)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(2,21,0) tid=(7,3,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(2,30,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 28889  inst.: 3667360 (ipc=205.2) sim_rate=183368 (inst/sec) elapsed = 0:0:00:20 / Fri Jul 27 18:39:19 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,30,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1280,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1281,27889)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1281,27889), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1282,27889)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1302,27889)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1334,27889), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1335,27889)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1351,27889), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1352,27889)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1353,27889), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1354,27889)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1360,27889), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1361,27889)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1364,27889), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1365,27889)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1367,27889), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1368,27889)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1368,27889), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1369,27889)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1381,27889), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1382,27889)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1390,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1391,27889)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1392,27889), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1393,27889)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1396,27889), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1397,27889)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1404,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1404,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1405,27889)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1405,27889)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1408,27889), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1409,27889)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1412,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1412,27889), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1413,27889)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1413,27889)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1416,27889), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1417,27889)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1420,27889), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1421,27889)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1428,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1428,27889), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1429,27889)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1429,27889)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1438,27889), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1439,27889)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1440,27889), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1441,27889)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (1442,27889), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(1443,27889)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1445,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1445,27889), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1446,27889)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1446,27889)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1446,27889), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1447,27889)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1448,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1448,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1449,27889)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1449,27889)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1451,27889), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1452,27889)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1452,27889), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1453,27889)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1454,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1454,27889), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1455,27889)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1455,27889)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (1458,27889), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(1459,27889)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1462,27889), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1463,27889)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1463,27889), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1464,27889)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1470,27889), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1471,27889)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1475,27889), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1476,27889)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1476,27889), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1477,27889)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1477,27889), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1478,27889)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1482,27889), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1483,27889)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1489,27889), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1490,27889)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1491,27889), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1492,27889)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1498,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1499,27889)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1499,27889), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1500,27889)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (1501,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(1502,27889)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1502,27889), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1503,27889)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1505,27889), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1506,27889)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1515,27889), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1516,27889)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1517,27889), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1518,27889)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1520,27889), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1521,27889)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1523,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1523,27889), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1524,27889)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1524,27889)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1525,27889), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1526,27889)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1531,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (1531,27889), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(1532,27889)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1532,27889)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (1532,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1532,27889), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1533,27889)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(1533,27889)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1533,27889), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1534,27889)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1534,27889), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1535,27889)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1538,27889), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1539,27889)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1542,27889), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1543,27889)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1544,27889), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1545,27889)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1545,27889), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1546,27889)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1548,27889), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1549,27889)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1549,27889), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1550,27889)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1552,27889), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1553,27889)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (1558,27889), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(1559,27889)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1561,27889), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1562,27889)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (1562,27889), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(1563,27889)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1564,27889), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1565,27889)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1567,27889), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1568,27889)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1570,27889), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1571,27889)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1574,27889), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1575,27889)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1576,27889), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1577,27889)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,57,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1584,27889), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1585,27889)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1588,27889), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1589,27889)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1591,27889), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1592,27889)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1600,27889), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1601,27889)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1604,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1604,27889), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1605,27889)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1605,27889)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1605,27889), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1606,27889)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1606,27889), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1607,27889)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1617,27889), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1618,27889)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1619,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1619,27889), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1620,27889)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1620,27889)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (1622,27889), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(1623,27889)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1623,27889), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1624,27889)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (1625,27889), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(1626,27889)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1629,27889), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1630,27889)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (1630,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1630,27889), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(1631,27889)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1631,27889)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (1632,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(1633,27889)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (1641,27889), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(1642,27889)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (1648,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1653,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (1653,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1659,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1659,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (1661,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1667,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1679,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (1681,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1686,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (1692,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (1700,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (1704,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (1724,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (1725,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (1727,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (1729,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (1773,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (1786,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (1801,27889), 7 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,71,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (1841,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (1870,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (1890,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (1892,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1900,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1957,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1967,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1971,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1974,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1975,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1979,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1984,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1987,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1990,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1993,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1995,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1997,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1999,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1999,27889), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 29889  inst.: 3897728 (ipc=217.8) sim_rate=185606 (inst/sec) elapsed = 0:0:00:21 / Fri Jul 27 18:39:20 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2001,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2003,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2004,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2007,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2007,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2008,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2012,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2013,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2021,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2024,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2027,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2033,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2035,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2040,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2043,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2049,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2051,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2058,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2061,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2065,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2068,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2070,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2083,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2089,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2089,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2094,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2095,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2097,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2098,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2098,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2100,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2100,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2103,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2105,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2106,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2107,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2110,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2110,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2111,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2112,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2115,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2116,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2117,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2130,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2135,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2138,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2145,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2150,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2154,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2157,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2158,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2159,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2160,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2163,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2166,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2168,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2169,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2172,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2172,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2174,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2175,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2183,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2184,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2198,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2220,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2232,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2233,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2234,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2235,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2237,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2257,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2261,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2263,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2267,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2273,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2275,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2281,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2283,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2285,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2291,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2294,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 5.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 2295
gpu_sim_insn = 440064
gpu_ipc =     191.7490
gpu_tot_sim_cycle = 30184
gpu_tot_sim_insn = 3902272
gpu_tot_ipc =     129.2828
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 605
gpu_stall_icnt2sh    = 26812
gpu_total_sim_rate=185822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79943
	L1I_total_cache_misses = 1685
	L1I_total_cache_miss_rate = 0.0211
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5126, Miss = 2543, Miss_rate = 0.496, Pending_hits = 93, Reservation_fails = 10983
	L1D_cache_core[1]: Access = 6329, Miss = 3034, Miss_rate = 0.479, Pending_hits = 94, Reservation_fails = 11318
	L1D_cache_core[2]: Access = 6448, Miss = 2979, Miss_rate = 0.462, Pending_hits = 69, Reservation_fails = 12043
	L1D_cache_core[3]: Access = 5030, Miss = 2562, Miss_rate = 0.509, Pending_hits = 106, Reservation_fails = 12017
	L1D_cache_core[4]: Access = 5054, Miss = 2544, Miss_rate = 0.503, Pending_hits = 119, Reservation_fails = 12305
	L1D_cache_core[5]: Access = 5918, Miss = 2842, Miss_rate = 0.480, Pending_hits = 111, Reservation_fails = 12868
	L1D_cache_core[6]: Access = 5102, Miss = 2786, Miss_rate = 0.546, Pending_hits = 149, Reservation_fails = 11916
	L1D_cache_core[7]: Access = 5018, Miss = 2771, Miss_rate = 0.552, Pending_hits = 167, Reservation_fails = 12111
	L1D_cache_core[8]: Access = 5244, Miss = 2812, Miss_rate = 0.536, Pending_hits = 141, Reservation_fails = 12147
	L1D_cache_core[9]: Access = 5856, Miss = 3007, Miss_rate = 0.513, Pending_hits = 105, Reservation_fails = 12793
	L1D_cache_core[10]: Access = 5492, Miss = 2698, Miss_rate = 0.491, Pending_hits = 116, Reservation_fails = 11972
	L1D_cache_core[11]: Access = 5228, Miss = 2714, Miss_rate = 0.519, Pending_hits = 147, Reservation_fails = 11936
	L1D_cache_core[12]: Access = 6150, Miss = 2710, Miss_rate = 0.441, Pending_hits = 154, Reservation_fails = 10969
	L1D_cache_core[13]: Access = 6140, Miss = 2698, Miss_rate = 0.439, Pending_hits = 146, Reservation_fails = 10915
	L1D_cache_core[14]: Access = 5970, Miss = 2726, Miss_rate = 0.457, Pending_hits = 144, Reservation_fails = 11051
	L1D_total_cache_accesses = 84105
	L1D_total_cache_misses = 41426
	L1D_total_cache_miss_rate = 0.4926
	L1D_total_cache_pending_hits = 1861
	L1D_total_cache_reservation_fails = 177344
	L1D_cache_data_port_util = 0.126
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 4514
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0992
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 96032
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 81312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 78258
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1685
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 4621696
gpgpu_n_tot_w_icount = 144428
gpgpu_n_stall_shd_mem = 226421
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11334
gpgpu_n_mem_write_global = 32346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 624960
gpgpu_n_store_insn = 313920
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 130624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 226421
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:340126	W0_Idle:68110	W0_Scoreboard:92746	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106268
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 90672 {8:11334,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3366864 {40:9504,72:1872,136:20970,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1541424 {136:11334,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 258768 {8:32346,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 37 
maxdqlatency = 0 
maxmflatency = 532 
averagemflatency = 199 
max_icnt2mem_latency = 214 
max_icnt2sh_latency = 30183 
mrq_lat_table:836 	454 	588 	123 	127 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42347 	1346 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4383 	5454 	12975 	20973 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3683 	4671 	2556 	433 	6 	0 	0 	0 	178 	271 	10160 	21737 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882         0         0       930       901      1939         0         0         0         0         0         0         0         0         0 
dram[1]:      2192      1938         0         0       951       870      1959         0         0         0         0         0         0         0         0         0 
dram[2]:      2144      1942         0         0       950       869      1955         0         0         0         0         0         0         0         0         0 
dram[3]:      2210      1946         0         0       982       882      1928         0         0         0         0         0         0         0         0         0 
dram[4]:      2221      1943         0         0       900       880      1926         0         0         0         0         0         0         0         0         0 
dram[5]:      2234      1949         0         0       895       908      1935         0         0         0         0         0         0         0         0         0 
dram[6]:      2174      1953         0         0       890       904         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2252      1957         0         0       886       911         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2090      1967         0         0       911       926         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2421      1970         0         0       905       924         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2438      1896         0         0       920       933         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2445      1900         0         0       933       891         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2462      2537       911         0       932       890         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2323      3179       908         0       964       884         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2155      3201         0         0       957       878         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1315      3251         0         0       972       895         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1794      3242         0         0       922       891         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2203      3285         0         0       916       912         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2590      3388         0         0       870       919         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2611      3466         0         0       869       916         0         0         0         0         0         0         0         0         0         0 
dram[20]:      2618      3560         0         0       859       943         0         0         0         0         0         0         0         0         0         0 
dram[21]:      2636      2716         0         0       855       937         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2642      3322         0         0       869       951         0         0         0         0         0         0         0         0         0         0 
dram[23]:      2681      3353         0         0       874       878         0         0         0         0         0         0         0         0         0         0 
dram[24]:      2694      3414         0         0       886       874         0         0         0         0         0         0         0         0         0         0 
dram[25]:      2818      3420         0         0       886       890         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2315      3460         0         0       897       863         0         0         0         0         0         0         0         0         0         0 
dram[27]:      2766      3578         0         0       911       862         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2777      3638         0         0       916       895         0         0         0         0         0         0         0         0         0         0 
dram[29]:      2783      3670         0         0       924       891         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2802      2827         0         0       887       928         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2811      3490         0         0       884       924         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 31.000000 28.000000      -nan      -nan  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 30.000000 26.000000      -nan      -nan  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 30.000000 26.000000      -nan      -nan  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 30.000000 26.000000      -nan      -nan  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 30.000000 26.000000      -nan      -nan  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 30.000000 26.000000      -nan      -nan  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 10.333333 26.000000      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 10.000000 26.000000      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  9.666667 26.000000      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 28.000000 26.000000      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 28.000000 28.000000      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 14.500000 28.000000      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 15.000000 28.000000  1.000000      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 14.500000 27.000000  1.000000      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 15.000000 26.000000      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 15.000000 26.000000      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 15.000000 26.000000      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 28.000000 26.000000      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 28.000000 26.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 28.000000 26.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 28.000000 26.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 28.000000 26.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 28.000000 26.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 28.000000 26.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 28.000000 26.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 28.000000 26.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 28.000000 26.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 28.000000 26.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 28.000000 26.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 28.000000 26.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 28.000000 26.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 28.000000 26.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2129/148 = 14.385135
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        20         0         0         4         6         2         0         0         0         0         0         0         0         0         0 
dram[1]:        22        20         0         0         4         6         2         0         0         0         0         0         0         0         0         0 
dram[2]:        22        20         0         0         4         6         2         0         0         0         0         0         0         0         0         0 
dram[3]:        22        20         0         0         4         6         2         0         0         0         0         0         0         0         0         0 
dram[4]:        22        20         0         0         4         6         2         0         0         0         0         0         0         0         0         0 
dram[5]:        22        20         0         0         4         6         2         0         0         0         0         0         0         0         0         0 
dram[6]:        23        20         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[7]:        22        20         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[8]:        21        20         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[9]:        20        20         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[10]:        20        22         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[11]:        21        22         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[12]:        22        22         1         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[13]:        21        21         1         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[14]:        22        20         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:        22        20         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[16]:        22        20         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[17]:        20        20         0         0         5         6         0         0         0         0         0         0         0         0         0         0 
dram[18]:        20        20         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[19]:        20        20         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[20]:        20        20         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[21]:        20        20         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[22]:        20        20         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[23]:        20        20         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[24]:        20        20         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[25]:        20        20         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[26]:        20        20         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[27]:        20        20         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[28]:        20        20         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[29]:        20        20         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[30]:        20        20         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[31]:        20        20         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
total reads: 1679
min_bank_accesses = 0!
chip skew: 55/50 = 1.10
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 16/14 = 1.14
average mf latency per bank:
dram[0]:       5457      3757    none      none        1462      1562      1294    none      none      none      none      none      none      none      none      none  
dram[1]:       5470      3910    none      none        1481      1275      1173    none      none      none      none      none      none      none      none      none  
dram[2]:       5405      4231    none      none        1501      1437      1248    none      none      none      none      none      none      none      none      none  
dram[3]:       4700      4981    none      none        1352      1364      1323    none      none      none      none      none      none      none      none      none  
dram[4]:       4581      3182    none      none        1364      1402      1321    none      none      none      none      none      none      none      none      none  
dram[5]:       4764      3996    none      none        1254      1472      1067    none      none      none      none      none      none      none      none      none  
dram[6]:       5177      3599    none      none        1274      1215    none      none      none      none      none      none      none      none      none      none  
dram[7]:       4433      3819    none      none        1369      1401    none      none      none      none      none      none      none      none      none      none  
dram[8]:       4431      3001    none      none        1248      1313    none      none      none      none      none      none      none      none      none      none  
dram[9]:       4509      3914    none      none        1247      1409    none      none      none      none      none      none      none      none      none      none  
dram[10]:       4397      4676    none      none        1222      1572    none      none      none      none      none      none      none      none      none      none  
dram[11]:       4123      4525    none      none        1350      1305    none      none      none      none      none      none      none      none      none      none  
dram[12]:       4360      4485      4563    none        1514      1509    none      none      none      none      none      none      none      none      none      none  
dram[13]:       4671      5202      4381    none        1498      1344    none      none      none      none      none      none      none      none      none      none  
dram[14]:       3634      5266    none      none        1497      1426    none      none      none      none      none      none      none      none      none      none  
dram[15]:       3648      4754    none      none        1386      1487    none      none      none      none      none      none      none      none      none      none  
dram[16]:       5355      5317    none      none        1478      1277    none      none      none      none      none      none      none      none      none      none  
dram[17]:       5046      5416    none      none        1291      1381    none      none      none      none      none      none      none      none      none      none  
dram[18]:       5152      5703    none      none        1278      1461    none      none      none      none      none      none      none      none      none      none  
dram[19]:       4770      6169    none      none        1345      1430    none      none      none      none      none      none      none      none      none      none  
dram[20]:       4439      4508    none      none        1265      1402    none      none      none      none      none      none      none      none      none      none  
dram[21]:       5032      4587    none      none        1348      1387    none      none      none      none      none      none      none      none      none      none  
dram[22]:       4655      5136    none      none        1570      1373    none      none      none      none      none      none      none      none      none      none  
dram[23]:       4746      5095    none      none        1262      1314    none      none      none      none      none      none      none      none      none      none  
dram[24]:       4551      4517    none      none        1634      1546    none      none      none      none      none      none      none      none      none      none  
dram[25]:       4873      5176    none      none        1248      1335    none      none      none      none      none      none      none      none      none      none  
dram[26]:       4703      5378    none      none        1438      1392    none      none      none      none      none      none      none      none      none      none  
dram[27]:       4226      4784    none      none        1344      1366    none      none      none      none      none      none      none      none      none      none  
dram[28]:       4171      5109    none      none        1317      1321    none      none      none      none      none      none      none      none      none      none  
dram[29]:       4618      4621    none      none        1396      1390    none      none      none      none      none      none      none      none      none      none  
dram[30]:       3825      5331    none      none        1347      1434    none      none      none      none      none      none      none      none      none      none  
dram[31]:       3438      5626    none      none        1530      1556    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        410       327         0         0       379       381       247         0         0         0         0         0         0         0         0         0
dram[1]:        350       403         0         0       308       265       257         0         0         0         0         0         0         0         0         0
dram[2]:        281       346         0         0       402       343       235         0         0         0         0         0         0         0         0         0
dram[3]:        343       353         0         0       308       268       252         0         0         0         0         0         0         0         0         0
dram[4]:        283       346         0         0       325       340       259         0         0         0         0         0         0         0         0         0
dram[5]:        285       279         0         0       260       317       223         0         0         0         0         0         0         0         0         0
dram[6]:        386       330         0         0       246       251         0         0         0         0         0         0         0         0         0         0
dram[7]:        369       407         0         0       277       319         0         0         0         0         0         0         0         0         0         0
dram[8]:        264       275         0         0       234       243         0         0         0         0         0         0         0         0         0         0
dram[9]:        293       268         0         0       246       332         0         0         0         0         0         0         0         0         0         0
dram[10]:        381       413         0         0       261       349         0         0         0         0         0         0         0         0         0         0
dram[11]:        322       315         0         0       294       288         0         0         0         0         0         0         0         0         0         0
dram[12]:        364       336       406         0       398       400         0         0         0         0         0         0         0         0         0         0
dram[13]:        396       407       413         0       408       361         0         0         0         0         0         0         0         0         0         0
dram[14]:        310       314         0         0       384       309         0         0         0         0         0         0         0         0         0         0
dram[15]:        287       324         0         0       328       317         0         0         0         0         0         0         0         0         0         0
dram[16]:        323       351         0         0       290       260         0         0         0         0         0         0         0         0         0         0
dram[17]:        403       343         0         0       338       336         0         0         0         0         0         0         0         0         0         0
dram[18]:        290       321         0         0       307       280         0         0         0         0         0         0         0         0         0         0
dram[19]:        396       349         0         0       343       340         0         0         0         0         0         0         0         0         0         0
dram[20]:        293       305         0         0       235       239         0         0         0         0         0         0         0         0         0         0
dram[21]:        279       287         0         0       296       374         0         0         0         0         0         0         0         0         0         0
dram[22]:        275       267         0         0       364       407         0         0         0         0         0         0         0         0         0         0
dram[23]:        331       291         0         0       289       293         0         0         0         0         0         0         0         0         0         0
dram[24]:        278       302         0         0       403       360         0         0         0         0         0         0         0         0         0         0
dram[25]:        288       330         0         0       249       256         0         0         0         0         0         0         0         0         0         0
dram[26]:        473       423         0         0       301       281         0         0         0         0         0         0         0         0         0         0
dram[27]:        299       326         0         0       252       317         0         0         0         0         0         0         0         0         0         0
dram[28]:        314       310         0         0       349       281         0         0         0         0         0         0         0         0         0         0
dram[29]:        303       349         0         0       334       282         0         0         0         0         0         0         0         0         0         0
dram[30]:        376       397         0         0       236       296         0         0         0         0         0         0         0         0         0         0
dram[31]:        455       532         0         0       402       389         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22833 n_act=6 n_pre=1 n_req=71 n_rd=110 n_write=32 bw_util=0.01236
n_activity=663 dram_eff=0.4284
bk0: 46a 22763i bk1: 40a 22774i bk2: 0a 22983i bk3: 0a 22983i bk4: 8a 22957i bk5: 12a 22947i bk6: 4a 22964i bk7: 0a 22979i bk8: 0a 22980i bk9: 0a 22981i bk10: 0a 22981i bk11: 0a 22981i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00713602
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22841 n_act=5 n_pre=0 n_req=68 n_rd=108 n_write=28 bw_util=0.01184
n_activity=621 dram_eff=0.438
bk0: 44a 22761i bk1: 40a 22793i bk2: 0a 22982i bk3: 0a 22983i bk4: 8a 22959i bk5: 12a 22948i bk6: 4a 22964i bk7: 0a 22980i bk8: 0a 22980i bk9: 0a 22981i bk10: 0a 22981i bk11: 0a 22981i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22983i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00587416
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22841 n_act=5 n_pre=0 n_req=68 n_rd=108 n_write=28 bw_util=0.01184
n_activity=625 dram_eff=0.4352
bk0: 44a 22763i bk1: 40a 22802i bk2: 0a 22981i bk3: 0a 22983i bk4: 8a 22959i bk5: 12a 22950i bk6: 4a 22964i bk7: 0a 22980i bk8: 0a 22980i bk9: 0a 22980i bk10: 0a 22981i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22983i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00409016
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22841 n_act=5 n_pre=0 n_req=68 n_rd=108 n_write=28 bw_util=0.01184
n_activity=628 dram_eff=0.4331
bk0: 44a 22765i bk1: 40a 22782i bk2: 0a 22982i bk3: 0a 22983i bk4: 8a 22959i bk5: 12a 22948i bk6: 4a 22964i bk7: 0a 22980i bk8: 0a 22980i bk9: 0a 22981i bk10: 0a 22981i bk11: 0a 22981i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22983i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00887651
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22841 n_act=5 n_pre=0 n_req=68 n_rd=108 n_write=28 bw_util=0.01184
n_activity=618 dram_eff=0.4401
bk0: 44a 22762i bk1: 40a 22788i bk2: 0a 22982i bk3: 0a 22983i bk4: 8a 22957i bk5: 12a 22951i bk6: 4a 22964i bk7: 0a 22980i bk8: 0a 22981i bk9: 0a 22981i bk10: 0a 22981i bk11: 0a 22981i bk12: 0a 22981i bk13: 0a 22982i bk14: 0a 22983i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00804978
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22841 n_act=5 n_pre=0 n_req=68 n_rd=108 n_write=28 bw_util=0.01184
n_activity=623 dram_eff=0.4366
bk0: 44a 22770i bk1: 40a 22796i bk2: 0a 22981i bk3: 0a 22983i bk4: 8a 22959i bk5: 12a 22948i bk6: 4a 22965i bk7: 0a 22981i bk8: 0a 22981i bk9: 0a 22981i bk10: 0a 22981i bk11: 0a 22981i bk12: 0a 22981i bk13: 0a 22981i bk14: 0a 22982i bk15: 0a 22984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00661387
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22840 n_act=6 n_pre=2 n_req=67 n_rd=106 n_write=28 bw_util=0.01166
n_activity=625 dram_eff=0.4288
bk0: 46a 22762i bk1: 40a 22794i bk2: 0a 22980i bk3: 0a 22981i bk4: 8a 22959i bk5: 12a 22941i bk6: 0a 22981i bk7: 0a 22981i bk8: 0a 22981i bk9: 0a 22981i bk10: 0a 22981i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22983i bk14: 0a 22984i bk15: 0a 22985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00465582
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22842 n_act=6 n_pre=2 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=619 dram_eff=0.4265
bk0: 44a 22751i bk1: 40a 22788i bk2: 0a 22979i bk3: 0a 22981i bk4: 8a 22955i bk5: 12a 22947i bk6: 0a 22980i bk7: 0a 22981i bk8: 0a 22981i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22983i bk14: 0a 22984i bk15: 0a 22985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00652685
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22844 n_act=6 n_pre=2 n_req=65 n_rd=102 n_write=28 bw_util=0.01131
n_activity=611 dram_eff=0.4255
bk0: 42a 22747i bk1: 40a 22795i bk2: 0a 22980i bk3: 0a 22981i bk4: 8a 22959i bk5: 12a 22947i bk6: 0a 22981i bk7: 0a 22981i bk8: 0a 22981i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22983i bk14: 0a 22984i bk15: 0a 22984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00700548
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22850 n_act=4 n_pre=0 n_req=64 n_rd=100 n_write=28 bw_util=0.01114
n_activity=585 dram_eff=0.4376
bk0: 40a 22773i bk1: 40a 22791i bk2: 0a 22980i bk3: 0a 22981i bk4: 8a 22956i bk5: 12a 22948i bk6: 0a 22981i bk7: 0a 22982i bk8: 0a 22982i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22983i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00796275
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22846 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=609 dram_eff=0.4335
bk0: 40a 22773i bk1: 44a 22797i bk2: 0a 22980i bk3: 0a 22982i bk4: 8a 22958i bk5: 12a 22947i bk6: 0a 22981i bk7: 0a 22982i bk8: 0a 22982i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22983i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00570011
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22842 n_act=5 n_pre=1 n_req=67 n_rd=106 n_write=28 bw_util=0.01166
n_activity=606 dram_eff=0.4422
bk0: 42a 22760i bk1: 44a 22769i bk2: 0a 22981i bk3: 0a 22983i bk4: 8a 22957i bk5: 12a 22946i bk6: 0a 22979i bk7: 0a 22979i bk8: 0a 22981i bk9: 0a 22981i bk10: 0a 22983i bk11: 0a 22983i bk12: 0a 22983i bk13: 0a 22983i bk14: 0a 22983i bk15: 0a 22984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00783222
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22837 n_act=6 n_pre=1 n_req=69 n_rd=110 n_write=28 bw_util=0.01201
n_activity=624 dram_eff=0.4423
bk0: 44a 22764i bk1: 44a 22787i bk2: 2a 22955i bk3: 0a 22981i bk4: 8a 22951i bk5: 12a 22941i bk6: 0a 22979i bk7: 0a 22981i bk8: 0a 22981i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22983i bk13: 0a 22983i bk14: 0a 22983i bk15: 0a 22985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00822383
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22841 n_act=6 n_pre=1 n_req=67 n_rd=106 n_write=28 bw_util=0.01166
n_activity=619 dram_eff=0.433
bk0: 42a 22760i bk1: 42a 22793i bk2: 2a 22963i bk3: 0a 22980i bk4: 8a 22956i bk5: 12a 22948i bk6: 0a 22980i bk7: 0a 22982i bk8: 0a 22982i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00748412
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22844 n_act=5 n_pre=1 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=604 dram_eff=0.4371
bk0: 44a 22763i bk1: 40a 22802i bk2: 0a 22981i bk3: 0a 22982i bk4: 8a 22955i bk5: 12a 22948i bk6: 0a 22980i bk7: 0a 22980i bk8: 0a 22982i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00700548
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22844 n_act=5 n_pre=1 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=605 dram_eff=0.4364
bk0: 44a 22764i bk1: 40a 22793i bk2: 0a 22981i bk3: 0a 22982i bk4: 8a 22958i bk5: 12a 22948i bk6: 0a 22980i bk7: 0a 22980i bk8: 0a 22981i bk9: 0a 22981i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00596119
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22844 n_act=5 n_pre=1 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=608 dram_eff=0.4342
bk0: 44a 22758i bk1: 40a 22792i bk2: 0a 22982i bk3: 0a 22983i bk4: 8a 22959i bk5: 12a 22946i bk6: 0a 22979i bk7: 0a 22979i bk8: 0a 22980i bk9: 0a 22981i bk10: 0a 22981i bk11: 0a 22982i bk12: 0a 22983i bk13: 0a 22983i bk14: 0a 22983i bk15: 0a 22984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00461231
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22848 n_act=4 n_pre=0 n_req=65 n_rd=102 n_write=28 bw_util=0.01131
n_activity=581 dram_eff=0.4475
bk0: 40a 22772i bk1: 40a 22807i bk2: 0a 22981i bk3: 0a 22982i bk4: 10a 22946i bk5: 12a 22928i bk6: 0a 22980i bk7: 0a 22981i bk8: 0a 22982i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00678792
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22846 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=595 dram_eff=0.4437
bk0: 40a 22767i bk1: 40a 22793i bk2: 0a 22981i bk3: 0a 22981i bk4: 12a 22945i bk5: 12a 22947i bk6: 0a 22981i bk7: 0a 22982i bk8: 0a 22982i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00905056
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22846 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=584 dram_eff=0.4521
bk0: 40a 22772i bk1: 40a 22797i bk2: 0a 22981i bk3: 0a 22982i bk4: 12a 22946i bk5: 12a 22945i bk6: 0a 22981i bk7: 0a 22981i bk8: 0a 22981i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00583065
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22846 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=606 dram_eff=0.4356
bk0: 40a 22782i bk1: 40a 22796i bk2: 0a 22981i bk3: 0a 22981i bk4: 12a 22950i bk5: 12a 22950i bk6: 0a 22981i bk7: 0a 22981i bk8: 0a 22982i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00556958
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22846 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=588 dram_eff=0.449
bk0: 40a 22774i bk1: 40a 22799i bk2: 0a 22981i bk3: 0a 22982i bk4: 12a 22945i bk5: 12a 22945i bk6: 0a 22981i bk7: 0a 22981i bk8: 0a 22981i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00574363
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22846 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=596 dram_eff=0.443
bk0: 40a 22772i bk1: 40a 22797i bk2: 0a 22981i bk3: 0a 22982i bk4: 12a 22948i bk5: 12a 22947i bk6: 0a 22981i bk7: 0a 22981i bk8: 0a 22981i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00574363
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22846 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=590 dram_eff=0.4475
bk0: 40a 22773i bk1: 40a 22800i bk2: 0a 22981i bk3: 0a 22981i bk4: 12a 22947i bk5: 12a 22940i bk6: 0a 22982i bk7: 0a 22982i bk8: 0a 22982i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00626577
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22846 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=587 dram_eff=0.4497
bk0: 40a 22765i bk1: 40a 22791i bk2: 0a 22981i bk3: 0a 22982i bk4: 12a 22945i bk5: 12a 22936i bk6: 0a 22980i bk7: 0a 22981i bk8: 0a 22982i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00461231
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22846 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=600 dram_eff=0.44
bk0: 40a 22781i bk1: 40a 22807i bk2: 0a 22982i bk3: 0a 22982i bk4: 12a 22948i bk5: 12a 22939i bk6: 0a 22980i bk7: 0a 22980i bk8: 0a 22980i bk9: 0a 22981i bk10: 0a 22982i bk11: 0a 22983i bk12: 0a 22983i bk13: 0a 22983i bk14: 0a 22983i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00413367
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22846 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=576 dram_eff=0.4583
bk0: 40a 22756i bk1: 40a 22780i bk2: 0a 22982i bk3: 0a 22982i bk4: 12a 22947i bk5: 12a 22945i bk6: 0a 22980i bk7: 0a 22980i bk8: 0a 22982i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00726656
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22846 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=606 dram_eff=0.4356
bk0: 40a 22770i bk1: 40a 22811i bk2: 0a 22981i bk3: 0a 22982i bk4: 12a 22949i bk5: 12a 22947i bk6: 0a 22980i bk7: 0a 22981i bk8: 0a 22982i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00717953
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22846 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=596 dram_eff=0.443
bk0: 40a 22776i bk1: 40a 22807i bk2: 0a 22982i bk3: 0a 22982i bk4: 12a 22948i bk5: 12a 22945i bk6: 0a 22980i bk7: 0a 22980i bk8: 0a 22982i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00439474
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22846 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=590 dram_eff=0.4475
bk0: 40a 22772i bk1: 40a 22795i bk2: 0a 22982i bk3: 0a 22982i bk4: 12a 22944i bk5: 12a 22949i bk6: 0a 22980i bk7: 0a 22980i bk8: 0a 22982i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00722304
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22846 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=579 dram_eff=0.456
bk0: 40a 22776i bk1: 40a 22769i bk2: 0a 22981i bk3: 0a 22982i bk4: 12a 22948i bk5: 12a 22946i bk6: 0a 22981i bk7: 0a 22982i bk8: 0a 22982i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00643982
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22982 n_nop=22846 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.01149
n_activity=590 dram_eff=0.4475
bk0: 40a 22783i bk1: 40a 22772i bk2: 0a 22981i bk3: 0a 22981i bk4: 12a 22948i bk5: 12a 22947i bk6: 0a 22981i bk7: 0a 22981i bk8: 0a 22982i bk9: 0a 22982i bk10: 0a 22982i bk11: 0a 22982i bk12: 0a 22982i bk13: 0a 22982i bk14: 0a 22982i bk15: 0a 22983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0056566

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1456, Miss = 55, Miss_rate = 0.038, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[1]: Access = 1401, Miss = 54, Miss_rate = 0.039, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[2]: Access = 1454, Miss = 54, Miss_rate = 0.037, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 1436, Miss = 54, Miss_rate = 0.038, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 1212, Miss = 54, Miss_rate = 0.045, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[5]: Access = 1317, Miss = 54, Miss_rate = 0.041, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[6]: Access = 1356, Miss = 53, Miss_rate = 0.039, Pending_hits = 21, Reservation_fails = 27
L2_cache_bank[7]: Access = 1271, Miss = 52, Miss_rate = 0.041, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[8]: Access = 1135, Miss = 51, Miss_rate = 0.045, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[9]: Access = 1251, Miss = 50, Miss_rate = 0.040, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 1328, Miss = 52, Miss_rate = 0.039, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 1325, Miss = 53, Miss_rate = 0.040, Pending_hits = 20, Reservation_fails = 27
L2_cache_bank[12]: Access = 1432, Miss = 55, Miss_rate = 0.038, Pending_hits = 24, Reservation_fails = 25
L2_cache_bank[13]: Access = 1494, Miss = 53, Miss_rate = 0.035, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[14]: Access = 1317, Miss = 52, Miss_rate = 0.039, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[15]: Access = 1240, Miss = 52, Miss_rate = 0.042, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[16]: Access = 1544, Miss = 52, Miss_rate = 0.034, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[17]: Access = 1456, Miss = 51, Miss_rate = 0.035, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[18]: Access = 1543, Miss = 52, Miss_rate = 0.034, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 1554, Miss = 52, Miss_rate = 0.033, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[20]: Access = 1289, Miss = 52, Miss_rate = 0.040, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[21]: Access = 1410, Miss = 52, Miss_rate = 0.037, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[22]: Access = 1419, Miss = 52, Miss_rate = 0.037, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[23]: Access = 1410, Miss = 52, Miss_rate = 0.037, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[24]: Access = 1350, Miss = 52, Miss_rate = 0.039, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[25]: Access = 1441, Miss = 52, Miss_rate = 0.036, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[26]: Access = 1416, Miss = 52, Miss_rate = 0.037, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[27]: Access = 1304, Miss = 52, Miss_rate = 0.040, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[28]: Access = 1351, Miss = 52, Miss_rate = 0.038, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[29]: Access = 1373, Miss = 52, Miss_rate = 0.038, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[30]: Access = 1310, Miss = 52, Miss_rate = 0.040, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[31]: Access = 1219, Miss = 52, Miss_rate = 0.043, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 43814
L2_total_cache_misses = 1679
L2_total_cache_miss_rate = 0.0383
L2_total_cache_pending_hits = 749
L2_total_cache_reservation_fails = 79
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9389
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1214
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 79
L2_cache_data_port_util = 0.138
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=89656
icnt_total_pkts_simt_to_mem=140942
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.735
	minimum = 6
	maximum = 139
Network latency average = 17.5058
	minimum = 6
	maximum = 110
Slowest packet = 83239
Flit latency average = 16.1435
	minimum = 6
	maximum = 110
Slowest flit = 227162
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0465026
	minimum = 0.0287582 (at node 21)
	maximum = 0.0845316 (at node 0)
Accepted packet rate average = 0.0465026
	minimum = 0.0287582 (at node 21)
	maximum = 0.0845316 (at node 0)
Injected flit rate average = 0.124155
	minimum = 0.0810458 (at node 21)
	maximum = 0.207843 (at node 0)
Accepted flit rate average= 0.124155
	minimum = 0.0714597 (at node 21)
	maximum = 0.255338 (at node 0)
Injected packet length average = 2.66986
Accepted packet length average = 2.66986
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1864 (3 samples)
	minimum = 6 (3 samples)
	maximum = 119.333 (3 samples)
Network latency average = 13.6989 (3 samples)
	minimum = 6 (3 samples)
	maximum = 105.333 (3 samples)
Flit latency average = 12.3613 (3 samples)
	minimum = 6 (3 samples)
	maximum = 102.667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0458569 (3 samples)
	minimum = 0.0274429 (3 samples)
	maximum = 0.0965202 (3 samples)
Accepted packet rate average = 0.0458569 (3 samples)
	minimum = 0.0274429 (3 samples)
	maximum = 0.0965202 (3 samples)
Injected flit rate average = 0.121379 (3 samples)
	minimum = 0.0569182 (3 samples)
	maximum = 0.31668 (3 samples)
Accepted flit rate average = 0.121379 (3 samples)
	minimum = 0.0850021 (3 samples)
	maximum = 0.216871 (3 samples)
Injected packet size average = 2.6469 (3 samples)
Accepted packet size average = 2.6469 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 185822 (inst/sec)
gpgpu_simulation_rate = 1437 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,30184)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,30184)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,30184)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,30184)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,30184)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,30184)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 31184  inst.: 4004992 (ipc=102.7) sim_rate=182045 (inst/sec) elapsed = 0:0:00:22 / Fri Jul 27 18:39:21 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(2,0,0) tid=(271,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2695,30184), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2979,30184), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3031,30184), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3087,30184), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3116,30184), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3173,30184), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 5.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 4 
gpu_sim_cycle = 3174
gpu_sim_insn = 334884
gpu_ipc =     105.5085
gpu_tot_sim_cycle = 33358
gpu_tot_sim_insn = 4237156
gpu_tot_ipc =     127.0207
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 605
gpu_stall_icnt2sh    = 29329
gpu_total_sim_rate=192598

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86594
	L1I_total_cache_misses = 2180
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5126, Miss = 2543, Miss_rate = 0.496, Pending_hits = 93, Reservation_fails = 10983
	L1D_cache_core[1]: Access = 6659, Miss = 3131, Miss_rate = 0.470, Pending_hits = 104, Reservation_fails = 11604
	L1D_cache_core[2]: Access = 6780, Miss = 3077, Miss_rate = 0.454, Pending_hits = 79, Reservation_fails = 12346
	L1D_cache_core[3]: Access = 5360, Miss = 2659, Miss_rate = 0.496, Pending_hits = 116, Reservation_fails = 12351
	L1D_cache_core[4]: Access = 5384, Miss = 2641, Miss_rate = 0.491, Pending_hits = 128, Reservation_fails = 12597
	L1D_cache_core[5]: Access = 6250, Miss = 2940, Miss_rate = 0.470, Pending_hits = 120, Reservation_fails = 13231
	L1D_cache_core[6]: Access = 5308, Miss = 2847, Miss_rate = 0.536, Pending_hits = 156, Reservation_fails = 12097
	L1D_cache_core[7]: Access = 5018, Miss = 2771, Miss_rate = 0.552, Pending_hits = 167, Reservation_fails = 12111
	L1D_cache_core[8]: Access = 5244, Miss = 2812, Miss_rate = 0.536, Pending_hits = 141, Reservation_fails = 12147
	L1D_cache_core[9]: Access = 5856, Miss = 3007, Miss_rate = 0.513, Pending_hits = 105, Reservation_fails = 12793
	L1D_cache_core[10]: Access = 5492, Miss = 2698, Miss_rate = 0.491, Pending_hits = 116, Reservation_fails = 11972
	L1D_cache_core[11]: Access = 5228, Miss = 2714, Miss_rate = 0.519, Pending_hits = 147, Reservation_fails = 11936
	L1D_cache_core[12]: Access = 6150, Miss = 2710, Miss_rate = 0.441, Pending_hits = 154, Reservation_fails = 10969
	L1D_cache_core[13]: Access = 6140, Miss = 2698, Miss_rate = 0.439, Pending_hits = 146, Reservation_fails = 10915
	L1D_cache_core[14]: Access = 5970, Miss = 2726, Miss_rate = 0.457, Pending_hits = 144, Reservation_fails = 11051
	L1D_total_cache_accesses = 85965
	L1D_total_cache_misses = 41974
	L1D_total_cache_miss_rate = 0.4883
	L1D_total_cache_pending_hits = 1916
	L1D_total_cache_reservation_fails = 179103
	L1D_cache_data_port_util = 0.123
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 5600
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0800
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 97791
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 81312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2180
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 4997824
gpgpu_n_tot_w_icount = 156182
gpgpu_n_stall_shd_mem = 229500
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11702
gpgpu_n_mem_write_global = 32526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 636480
gpgpu_n_store_insn = 319680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 165376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 229500
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:342896	W0_Idle:77496	W0_Scoreboard:105028	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 93616 {8:11702,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3391344 {40:9504,72:1872,136:21150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1591472 {136:11702,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 260208 {8:32526,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 532 
averagemflatency = 199 
max_icnt2mem_latency = 214 
max_icnt2sh_latency = 33357 
mrq_lat_table:1077 	601 	753 	207 	186 	30 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42780 	1461 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4703 	5621 	13072 	20973 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3719 	4735 	2738 	519 	6 	0 	0 	0 	178 	271 	10160 	21753 	164 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882      1942      1904       930       901      1939         0         0         0         0         0         0         0         0         0 
dram[1]:      2192      1938      1938      1900       951       870      1959         0         0         0         0         0         0         0         0         0 
dram[2]:      2144      1942      1934      1896       950       869      1955         0         0         0         0         0         0         0         0         0 
dram[3]:      2210      1946      2081      2056       982       882      1928         0         0         0         0         0         0         0         0         0 
dram[4]:      2221      1943      1968      1922       900       880      1926         0         0         0         0         0         0         0         0         0 
dram[5]:      2234      1949      1964      1918       895       908      1935         0         0         0         0         0         0         0         0         0 
dram[6]:      2174      1953      1960      1914       890       904         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2252      1957      2242      2079       886       911         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2090      1967      2170      2068       911       926         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2421      1970      2157      2572       905       924         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2438      1896      2146      2558       920       933         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2445      1900      2284      2607       933       891         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2462      2537      1320      2618       932       890         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2323      3179      1309      2667       964       884         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2155      3201      2206      2726       957       878         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1315      3251      2308      2777       972       895         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1794      3242      2295      2823       922       891         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2203      3285      2266      2607       916       912         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2590      3388      2253      2621       870       919         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2611      3466      2332      2592       869       916         0         0         0         0         0         0         0         0         0         0 
dram[20]:      2618      3560      1868      2674       859       943         0         0         0         0         0         0         0         0         0         0 
dram[21]:      2636      2716      1864      2720       855       937         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2642      3322      1859      2777       869       951         0         0         0         0         0         0         0         0         0         0 
dram[23]:      2681      3353      1892      2833       874       878         0         0         0         0         0         0         0         0         0         0 
dram[24]:      2694      3414      1879      2885       886       874         0         0         0         0         0         0         0         0         0         0 
dram[25]:      2818      3420      1875      2558       886       890         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2315      3460      1869      2582       897       863         0         0         0         0         0         0         0         0         0         0 
dram[27]:      2766      3578      1910      2596       911       862         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2777      3638      1905      2607       916       895         0         0         0         0         0         0         0         0         0         0 
dram[29]:      2783      3670      1884      2684       924       891         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2802      2827      1880      2794       887       928         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2811      3490      2037      2825       884       924         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 35.000000 36.000000  6.000000  2.000000  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 34.000000  6.000000  2.000000  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000  6.000000  2.000000  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000  6.000000  2.000000  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000  6.000000  2.000000  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000  6.000000  2.000000  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000  6.000000  2.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 11.333333 34.000000  6.000000  2.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.333333 34.000000  6.000000  2.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 36.000000 34.000000  6.000000  4.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 36.000000  6.000000  4.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.333333 36.000000  6.000000  4.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.666667 36.000000  3.500000  4.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.500000 35.000000  3.500000  4.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 19.000000 34.000000  6.000000  4.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 19.000000 34.000000  6.000000  4.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 19.000000 34.000000  6.000000  4.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 36.000000 34.000000  6.000000  4.000000  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 36.000000 34.000000  6.000000  4.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 36.000000 34.000000  6.000000  4.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 36.000000 34.000000  6.000000  4.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 36.000000 32.000000  6.000000  4.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 36.000000 32.000000  2.000000  4.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 12.666667 32.000000  2.000000  4.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 12.666667 32.000000  2.000000  4.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 12.666667 32.000000  2.000000  4.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 36.000000 32.000000  2.000000  4.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 36.000000 32.000000  2.000000  4.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 36.000000 32.000000  2.000000  4.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 36.000000 32.000000  2.000000  4.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 36.000000 32.000000  2.000000  4.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 36.000000 32.000000  2.000000  4.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2855/220 = 12.977273
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        26         4         2         4         6         2         0         0         0         0         0         0         0         0         0 
dram[1]:        26        26         4         2         4         6         2         0         0         0         0         0         0         0         0         0 
dram[2]:        26        26         4         2         4         6         2         0         0         0         0         0         0         0         0         0 
dram[3]:        26        26         4         2         4         6         2         0         0         0         0         0         0         0         0         0 
dram[4]:        26        26         4         2         4         6         2         0         0         0         0         0         0         0         0         0 
dram[5]:        26        26         4         2         4         6         2         0         0         0         0         0         0         0         0         0 
dram[6]:        27        26         4         2         4         6         0         0         0         0         0         0         0         0         0         0 
dram[7]:        26        26         4         2         4         6         0         0         0         0         0         0         0         0         0         0 
dram[8]:        27        26         4         2         4         6         0         0         0         0         0         0         0         0         0         0 
dram[9]:        26        26         4         2         4         6         0         0         0         0         0         0         0         0         0         0 
dram[10]:        26        28         4         2         4         6         0         0         0         0         0         0         0         0         0         0 
dram[11]:        27        28         4         2         4         6         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28        28         5         2         4         6         0         0         0         0         0         0         0         0         0         0 
dram[13]:        27        27         5         2         4         6         0         0         0         0         0         0         0         0         0         0 
dram[14]:        28        26         4         2         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:        28        26         4         2         4         6         0         0         0         0         0         0         0         0         0         0 
dram[16]:        28        26         4         2         4         6         0         0         0         0         0         0         0         0         0         0 
dram[17]:        26        26         4         2         5         6         0         0         0         0         0         0         0         0         0         0 
dram[18]:        26        26         4         2         6         6         0         0         0         0         0         0         0         0         0         0 
dram[19]:        26        26         4         2         6         6         0         0         0         0         0         0         0         0         0         0 
dram[20]:        26        26         4         2         6         6         0         0         0         0         0         0         0         0         0         0 
dram[21]:        26        26         4         2         6         6         0         0         0         0         0         0         0         0         0         0 
dram[22]:        26        26         2         2         6         6         0         0         0         0         0         0         0         0         0         0 
dram[23]:        28        26         2         2         6         6         0         0         0         0         0         0         0         0         0         0 
dram[24]:        28        26         2         2         6         6         0         0         0         0         0         0         0         0         0         0 
dram[25]:        28        26         2         2         6         6         0         0         0         0         0         0         0         0         0         0 
dram[26]:        26        26         2         2         6         6         0         0         0         0         0         0         0         0         0         0 
dram[27]:        26        26         2         2         6         6         0         0         0         0         0         0         0         0         0         0 
dram[28]:        26        26         2         2         6         6         0         0         0         0         0         0         0         0         0         0 
dram[29]:        26        26         2         2         6         6         0         0         0         0         0         0         0         0         0         0 
dram[30]:        26        26         2         2         6         6         0         0         0         0         0         0         0         0         0         0 
dram[31]:        26        26         2         2         6         6         0         0         0         0         0         0         0         0         0         0 
total reads: 2225
min_bank_accesses = 0!
chip skew: 73/68 = 1.07
number of total write accesses:
dram[0]:         8        10         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        10         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 630
min_bank_accesses = 0!
chip skew: 22/18 = 1.22
average mf latency per bank:
dram[0]:       4862      2958       171       227      1462      1562      1294    none      none      none      none      none      none      none      none      none  
dram[1]:       4855      3036       177       352      1481      1275      1173    none      none      none      none      none      none      none      none      none  
dram[2]:       4793      3279       184       344      1501      1437      1248    none      none      none      none      none      none      none      none      none  
dram[3]:       4172      3846       135       276      1352      1364      1323    none      none      none      none      none      none      none      none      none  
dram[4]:       4063      2469       151       199      1364      1402      1321    none      none      none      none      none      none      none      none      none  
dram[5]:       4233      3097       175       295      1254      1472      1067    none      none      none      none      none      none      none      none      none  
dram[6]:       4617      2793       179       303      1274      1215    none      none      none      none      none      none      none      none      none      none  
dram[7]:       3937      2953       130       233      1369      1401    none      none      none      none      none      none      none      none      none      none  
dram[8]:       3506      2327       116       200      1248      1313    none      none      none      none      none      none      none      none      none      none  
dram[9]:       3542      3032       151        92      1247      1409    none      none      none      none      none      none      none      none      none      none  
dram[10]:       3452      3670       138        87      1222      1572    none      none      none      none      none      none      none      none      none      none  
dram[11]:       3262      3553       137        96      1350      1305    none      none      none      none      none      none      none      none      none      none  
dram[12]:       3471      3519       775        93      1514      1509    none      none      none      none      none      none      none      none      none      none  
dram[13]:       3692      4048       743        88      1498      1344    none      none      none      none      none      none      none      none      none      none  
dram[14]:       2901      4065       141        87      1497      1426    none      none      none      none      none      none      none      none      none      none  
dram[15]:       2909      3671       127        86      1386      1487    none      none      none      none      none      none      none      none      none      none  
dram[16]:       4258      4100       121        86      1478      1277    none      none      none      none      none      none      none      none      none      none  
dram[17]:       3962      4180       153        95      1291      1381    none      none      none      none      none      none      none      none      none      none  
dram[18]:       4041      4398       151       100      1278      1461    none      none      none      none      none      none      none      none      none      none  
dram[19]:       3743      4754       126        91      1345      1430    none      none      none      none      none      none      none      none      none      none  
dram[20]:       3488      3495       167       115      1265      1402    none      none      none      none      none      none      none      none      none      none  
dram[21]:       3953      3783       144        86      1348      1387    none      none      none      none      none      none      none      none      none      none  
dram[22]:       3655      4221       182        92      1570      1373    none      none      none      none      none      none      none      none      none      none  
dram[23]:       3540      4204       280        86      1262      1314    none      none      none      none      none      none      none      none      none      none  
dram[24]:       3398      3725       270        88      1634      1546    none      none      none      none      none      none      none      none      none      none  
dram[25]:       3623      4254       289        85      1248      1335    none      none      none      none      none      none      none      none      none      none  
dram[26]:       3686      4412       332        90      1438      1392    none      none      none      none      none      none      none      none      none      none  
dram[27]:       3327      3942       229        86      1344      1366    none      none      none      none      none      none      none      none      none      none  
dram[28]:       3282      4206       210        85      1317      1321    none      none      none      none      none      none      none      none      none      none  
dram[29]:       3623      3801       215        91      1396      1390    none      none      none      none      none      none      none      none      none      none  
dram[30]:       3007      4383       223        89      1347      1434    none      none      none      none      none      none      none      none      none      none  
dram[31]:       2711      4622       245        87      1530      1556    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        410       327       356       245       379       381       247         0         0         0         0         0         0         0         0         0
dram[1]:        350       403       370       414       308       265       257         0         0         0         0         0         0         0         0         0
dram[2]:        281       346       378       422       402       343       235         0         0         0         0         0         0         0         0         0
dram[3]:        343       353       238       301       308       268       252         0         0         0         0         0         0         0         0         0
dram[4]:        283       346       276       229       325       340       259         0         0         0         0         0         0         0         0         0
dram[5]:        285       328       368       304       260       317       223         0         0         0         0         0         0         0         0         0
dram[6]:        386       336       376       312       246       251         0         0         0         0         0         0         0         0         0         0
dram[7]:        369       407       234       233       277       319         0         0         0         0         0         0         0         0         0         0
dram[8]:        264       275       178       201       234       243         0         0         0         0         0         0         0         0         0         0
dram[9]:        293       268       289       188       246       332         0         0         0         0         0         0         0         0         0         0
dram[10]:        381       413       236       177       261       349         0         0         0         0         0         0         0         0         0         0
dram[11]:        322       315       247       202       294       288         0         0         0         0         0         0         0         0         0         0
dram[12]:        364       336       406       192       398       400         0         0         0         0         0         0         0         0         0         0
dram[13]:        396       407       413       179       408       361         0         0         0         0         0         0         0         0         0         0
dram[14]:        310       314       259       175       384       309         0         0         0         0         0         0         0         0         0         0
dram[15]:        287       324       229       173       328       317         0         0         0         0         0         0         0         0         0         0
dram[16]:        323       351       205       173       290       260         0         0         0         0         0         0         0         0         0         0
dram[17]:        403       343       276       209       338       336         0         0         0         0         0         0         0         0         0         0
dram[18]:        290       321       294       217       307       280         0         0         0         0         0         0         0         0         0         0
dram[19]:        396       349       223       191       343       340         0         0         0         0         0         0         0         0         0         0
dram[20]:        293       305       241       250       235       239         0         0         0         0         0         0         0         0         0         0
dram[21]:        279       312       198       174       296       374         0         0         0         0         0         0         0         0         0         0
dram[22]:        275       320       188       196       364       407         0         0         0         0         0         0         0         0         0         0
dram[23]:        365       415       286       173       289       293         0         0         0         0         0         0         0         0         0         0
dram[24]:        373       403       282       179       403       360         0         0         0         0         0         0         0         0         0         0
dram[25]:        288       330       367       173       249       256         0         0         0         0         0         0         0         0         0         0
dram[26]:        473       423       341       188       301       281         0         0         0         0         0         0         0         0         0         0
dram[27]:        316       364       247       181       252       317         0         0         0         0         0         0         0         0         0         0
dram[28]:        314       345       219       174       349       281         0         0         0         0         0         0         0         0         0         0
dram[29]:        303       349       236       190       334       282         0         0         0         0         0         0         0         0         0         0
dram[30]:        376       397       244       184       236       296         0         0         0         0         0         0         0         0         0         0
dram[31]:        455       532       245       175       402       389         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25208 n_act=8 n_pre=1 n_req=91 n_rd=142 n_write=40 bw_util=0.01433
n_activity=837 dram_eff=0.4349
bk0: 54a 25157i bk1: 52a 25125i bk2: 8a 25334i bk3: 4a 25374i bk4: 8a 25372i bk5: 12a 25362i bk6: 4a 25379i bk7: 0a 25394i bk8: 0a 25395i bk9: 0a 25398i bk10: 0a 25398i bk11: 0a 25398i bk12: 0a 25399i bk13: 0a 25400i bk14: 0a 25400i bk15: 0a 25402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00779558
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25216 n_act=7 n_pre=0 n_req=88 n_rd=140 n_write=36 bw_util=0.01386
n_activity=779 dram_eff=0.4519
bk0: 52a 25154i bk1: 52a 25118i bk2: 8a 25311i bk3: 4a 25324i bk4: 8a 25374i bk5: 12a 25363i bk6: 4a 25379i bk7: 0a 25395i bk8: 0a 25395i bk9: 0a 25397i bk10: 0a 25398i bk11: 0a 25398i bk12: 0a 25400i bk13: 0a 25400i bk14: 0a 25401i bk15: 0a 25402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0118509
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25216 n_act=7 n_pre=0 n_req=88 n_rd=140 n_write=36 bw_util=0.01386
n_activity=793 dram_eff=0.4439
bk0: 52a 25160i bk1: 52a 25133i bk2: 8a 25310i bk3: 4a 25324i bk4: 8a 25374i bk5: 12a 25365i bk6: 4a 25379i bk7: 0a 25395i bk8: 0a 25395i bk9: 0a 25396i bk10: 0a 25398i bk11: 0a 25399i bk12: 0a 25400i bk13: 0a 25400i bk14: 0a 25401i bk15: 0a 25402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0111815
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25216 n_act=7 n_pre=0 n_req=88 n_rd=140 n_write=36 bw_util=0.01386
n_activity=798 dram_eff=0.4411
bk0: 52a 25165i bk1: 52a 25129i bk2: 8a 25347i bk3: 4a 25350i bk4: 8a 25374i bk5: 12a 25363i bk6: 4a 25379i bk7: 0a 25395i bk8: 0a 25396i bk9: 0a 25397i bk10: 0a 25397i bk11: 0a 25397i bk12: 0a 25400i bk13: 0a 25400i bk14: 0a 25402i bk15: 0a 25402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0105122
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25216 n_act=7 n_pre=0 n_req=88 n_rd=140 n_write=36 bw_util=0.01386
n_activity=783 dram_eff=0.4496
bk0: 52a 25165i bk1: 52a 25140i bk2: 8a 25322i bk3: 4a 25380i bk4: 8a 25372i bk5: 12a 25366i bk6: 4a 25379i bk7: 0a 25395i bk8: 0a 25397i bk9: 0a 25398i bk10: 0a 25398i bk11: 0a 25398i bk12: 0a 25398i bk13: 0a 25399i bk14: 0a 25401i bk15: 0a 25402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0103941
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25216 n_act=7 n_pre=0 n_req=88 n_rd=140 n_write=36 bw_util=0.01386
n_activity=795 dram_eff=0.4428
bk0: 52a 25170i bk1: 52a 25158i bk2: 8a 25346i bk3: 4a 25372i bk4: 8a 25374i bk5: 12a 25363i bk6: 4a 25380i bk7: 0a 25396i bk8: 0a 25396i bk9: 0a 25397i bk10: 0a 25398i bk11: 0a 25398i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25400i bk15: 0a 25403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00779558
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25215 n_act=8 n_pre=2 n_req=87 n_rd=138 n_write=36 bw_util=0.0137
n_activity=796 dram_eff=0.4372
bk0: 54a 25161i bk1: 52a 25146i bk2: 8a 25326i bk3: 4a 25370i bk4: 8a 25374i bk5: 12a 25356i bk6: 0a 25396i bk7: 0a 25396i bk8: 0a 25396i bk9: 0a 25397i bk10: 0a 25398i bk11: 0a 25399i bk12: 0a 25400i bk13: 0a 25401i bk14: 0a 25402i bk15: 0a 25404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00720501
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25217 n_act=8 n_pre=2 n_req=86 n_rd=136 n_write=36 bw_util=0.01354
n_activity=794 dram_eff=0.4332
bk0: 52a 25151i bk1: 52a 25139i bk2: 8a 25339i bk3: 4a 25373i bk4: 8a 25370i bk5: 12a 25362i bk6: 0a 25395i bk7: 0a 25396i bk8: 0a 25397i bk9: 0a 25398i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25400i bk13: 0a 25401i bk14: 0a 25402i bk15: 0a 25403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00720501
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25211 n_act=8 n_pre=2 n_req=89 n_rd=138 n_write=40 bw_util=0.01402
n_activity=834 dram_eff=0.4269
bk0: 54a 25105i bk1: 52a 25156i bk2: 8a 25348i bk3: 4a 25374i bk4: 8a 25374i bk5: 12a 25362i bk6: 0a 25396i bk7: 0a 25397i bk8: 0a 25397i bk9: 0a 25398i bk10: 0a 25398i bk11: 0a 25400i bk12: 0a 25400i bk13: 0a 25401i bk14: 0a 25402i bk15: 0a 25402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0079137
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25213 n_act=6 n_pre=0 n_req=90 n_rd=136 n_write=44 bw_util=0.01417
n_activity=824 dram_eff=0.4369
bk0: 52a 25135i bk1: 52a 25145i bk2: 8a 25324i bk3: 4a 25351i bk4: 8a 25371i bk5: 12a 25364i bk6: 0a 25397i bk7: 0a 25398i bk8: 0a 25399i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25400i bk15: 0a 25400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00984291
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25209 n_act=6 n_pre=0 n_req=92 n_rd=140 n_write=44 bw_util=0.01449
n_activity=826 dram_eff=0.4455
bk0: 52a 25116i bk1: 56a 25132i bk2: 8a 25324i bk3: 4a 25355i bk4: 8a 25373i bk5: 12a 25362i bk6: 0a 25398i bk7: 0a 25399i bk8: 0a 25399i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25400i bk15: 0a 25400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00744124
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25203 n_act=8 n_pre=2 n_req=93 n_rd=142 n_write=44 bw_util=0.01465
n_activity=847 dram_eff=0.4392
bk0: 54a 25114i bk1: 56a 25117i bk2: 8a 25325i bk3: 4a 25326i bk4: 8a 25372i bk5: 12a 25362i bk6: 0a 25395i bk7: 0a 25396i bk8: 0a 25398i bk9: 0a 25398i bk10: 0a 25400i bk11: 0a 25400i bk12: 0a 25400i bk13: 0a 25400i bk14: 0a 25400i bk15: 0a 25403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0113784
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25197 n_act=9 n_pre=3 n_req=95 n_rd=146 n_write=44 bw_util=0.01496
n_activity=878 dram_eff=0.4328
bk0: 56a 25120i bk1: 56a 25151i bk2: 10a 25297i bk3: 4a 25350i bk4: 8a 25365i bk5: 12a 25357i bk6: 0a 25396i bk7: 0a 25398i bk8: 0a 25398i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25400i bk13: 0a 25401i bk14: 0a 25401i bk15: 0a 25403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0110241
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25203 n_act=8 n_pre=2 n_req=93 n_rd=142 n_write=44 bw_util=0.01465
n_activity=868 dram_eff=0.4286
bk0: 54a 25111i bk1: 54a 25147i bk2: 10a 25321i bk3: 4a 25354i bk4: 8a 25372i bk5: 12a 25365i bk6: 0a 25397i bk7: 0a 25399i bk8: 0a 25399i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25399i bk15: 0a 25401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0084649
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25207 n_act=7 n_pre=1 n_req=92 n_rd=140 n_write=44 bw_util=0.01449
n_activity=853 dram_eff=0.4314
bk0: 56a 25122i bk1: 52a 25153i bk2: 8a 25332i bk3: 4a 25358i bk4: 8a 25370i bk5: 12a 25365i bk6: 0a 25397i bk7: 0a 25397i bk8: 0a 25399i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25399i bk15: 0a 25401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00862239
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents
MSHR: tag=0x80036f80, atomic=0 1 entries : 0x7fb0cb2d3700 :  mf: uid=357891, sid05:w15, part=15, addr=0x80036f80, load , size=128, unknown  status = IN_PARTITION_DRAM (33355), 

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25207 n_act=7 n_pre=1 n_req=92 n_rd=140 n_write=44 bw_util=0.01449
n_activity=839 dram_eff=0.4386
bk0: 56a 25114i bk1: 52a 25137i bk2: 8a 25323i bk3: 4a 25362i bk4: 8a 25374i bk5: 12a 25365i bk6: 0a 25397i bk7: 0a 25397i bk8: 0a 25398i bk9: 0a 25398i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25399i bk15: 0a 25401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00689004
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents
MSHR: tag=0x80045080, atomic=0 1 entries : 0x7fb0cb325070 :  mf: uid=357892, sid05:w15, part=16, addr=0x80045080, load , size=128, unknown  status = IN_PARTITION_DRAM (33357), 

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25208 n_act=7 n_pre=1 n_req=92 n_rd=139 n_write=44 bw_util=0.01441
n_activity=846 dram_eff=0.4326
bk0: 56a 25122i bk1: 52a 25152i bk2: 7a 25343i bk3: 4a 25356i bk4: 8a 25374i bk5: 12a 25362i bk6: 0a 25395i bk7: 0a 25395i bk8: 0a 25396i bk9: 0a 25397i bk10: 0a 25397i bk11: 0a 25399i bk12: 0a 25400i bk13: 0a 25401i bk14: 0a 25401i bk15: 0a 25402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00523643
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25211 n_act=6 n_pre=0 n_req=91 n_rd=138 n_write=44 bw_util=0.01433
n_activity=812 dram_eff=0.4483
bk0: 52a 25115i bk1: 52a 25168i bk2: 8a 25347i bk3: 4a 25334i bk4: 10a 25361i bk5: 12a 25343i bk6: 0a 25395i bk7: 0a 25397i bk8: 0a 25398i bk9: 0a 25398i bk10: 0a 25398i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25400i bk14: 0a 25400i bk15: 0a 25402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00956731
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25209 n_act=6 n_pre=0 n_req=92 n_rd=140 n_write=44 bw_util=0.01449
n_activity=827 dram_eff=0.445
bk0: 52a 25122i bk1: 52a 25144i bk2: 8a 25347i bk3: 4a 25343i bk4: 12a 25360i bk5: 12a 25362i bk6: 0a 25396i bk7: 0a 25397i bk8: 0a 25398i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25400i bk15: 0a 25402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0106697
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25209 n_act=6 n_pre=0 n_req=92 n_rd=140 n_write=44 bw_util=0.01449
n_activity=801 dram_eff=0.4594
bk0: 52a 25119i bk1: 52a 25143i bk2: 8a 25321i bk3: 4a 25316i bk4: 12a 25361i bk5: 12a 25360i bk6: 0a 25397i bk7: 0a 25397i bk8: 0a 25397i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25399i bk15: 0a 25401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00893736
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25209 n_act=6 n_pre=0 n_req=92 n_rd=140 n_write=44 bw_util=0.01449
n_activity=844 dram_eff=0.436
bk0: 52a 25125i bk1: 52a 25160i bk2: 8a 25336i bk3: 4a 25332i bk4: 12a 25366i bk5: 12a 25366i bk6: 0a 25397i bk7: 0a 25398i bk8: 0a 25399i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25399i bk15: 0a 25401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0100398
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25213 n_act=6 n_pre=0 n_req=90 n_rd=140 n_write=40 bw_util=0.01417
n_activity=801 dram_eff=0.4494
bk0: 52a 25121i bk1: 52a 25160i bk2: 8a 25346i bk3: 4a 25361i bk4: 12a 25360i bk5: 12a 25361i bk6: 0a 25397i bk7: 0a 25397i bk8: 0a 25398i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25400i bk15: 0a 25401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0123233
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25221 n_act=6 n_pre=0 n_req=86 n_rd=136 n_write=36 bw_util=0.01354
n_activity=766 dram_eff=0.4491
bk0: 52a 25125i bk1: 52a 25159i bk2: 4a 25383i bk3: 4a 25357i bk4: 12a 25363i bk5: 12a 25362i bk6: 0a 25396i bk7: 0a 25396i bk8: 0a 25397i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25400i bk15: 0a 25402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0114965
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25213 n_act=8 n_pre=2 n_req=88 n_rd=140 n_write=36 bw_util=0.01386
n_activity=772 dram_eff=0.456
bk0: 56a 25106i bk1: 52a 25166i bk2: 4a 25371i bk3: 4a 25349i bk4: 12a 25362i bk5: 12a 25355i bk6: 0a 25398i bk7: 0a 25398i bk8: 0a 25398i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25400i bk13: 0a 25400i bk14: 0a 25400i bk15: 0a 25402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0108272
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25213 n_act=8 n_pre=2 n_req=88 n_rd=140 n_write=36 bw_util=0.01386
n_activity=780 dram_eff=0.4513
bk0: 56a 25100i bk1: 52a 25157i bk2: 4a 25364i bk3: 4a 25361i bk4: 12a 25360i bk5: 12a 25351i bk6: 0a 25395i bk7: 0a 25397i bk8: 0a 25398i bk9: 0a 25398i bk10: 0a 25398i bk11: 0a 25399i bk12: 0a 25401i bk13: 0a 25401i bk14: 0a 25401i bk15: 0a 25402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00799244
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25213 n_act=8 n_pre=2 n_req=88 n_rd=140 n_write=36 bw_util=0.01386
n_activity=789 dram_eff=0.4461
bk0: 56a 25115i bk1: 52a 25163i bk2: 4a 25324i bk3: 4a 25342i bk4: 12a 25363i bk5: 12a 25354i bk6: 0a 25396i bk7: 0a 25396i bk8: 0a 25396i bk9: 0a 25397i bk10: 0a 25399i bk11: 0a 25400i bk12: 0a 25401i bk13: 0a 25401i bk14: 0a 25402i bk15: 0a 25402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0102366
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25221 n_act=6 n_pre=0 n_req=86 n_rd=136 n_write=36 bw_util=0.01354
n_activity=735 dram_eff=0.468
bk0: 52a 25117i bk1: 52a 25140i bk2: 4a 25324i bk3: 4a 25345i bk4: 12a 25362i bk5: 12a 25360i bk6: 0a 25395i bk7: 0a 25396i bk8: 0a 25398i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25399i bk15: 0a 25402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0145281
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25221 n_act=6 n_pre=0 n_req=86 n_rd=136 n_write=36 bw_util=0.01354
n_activity=769 dram_eff=0.4473
bk0: 52a 25127i bk1: 52a 25176i bk2: 4a 25383i bk3: 4a 25349i bk4: 12a 25364i bk5: 12a 25362i bk6: 0a 25396i bk7: 0a 25397i bk8: 0a 25398i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25399i bk15: 0a 25401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0107878
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25221 n_act=6 n_pre=0 n_req=86 n_rd=136 n_write=36 bw_util=0.01354
n_activity=756 dram_eff=0.455
bk0: 52a 25124i bk1: 52a 25176i bk2: 4a 25384i bk3: 4a 25355i bk4: 12a 25363i bk5: 12a 25360i bk6: 0a 25396i bk7: 0a 25396i bk8: 0a 25398i bk9: 0a 25398i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25400i bk15: 0a 25401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00838616
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25221 n_act=6 n_pre=0 n_req=86 n_rd=136 n_write=36 bw_util=0.01354
n_activity=763 dram_eff=0.4509
bk0: 52a 25135i bk1: 52a 25170i bk2: 4a 25372i bk3: 4a 25357i bk4: 12a 25359i bk5: 12a 25364i bk6: 0a 25395i bk7: 0a 25396i bk8: 0a 25398i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25399i bk15: 0a 25402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0109847
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25221 n_act=6 n_pre=0 n_req=86 n_rd=136 n_write=36 bw_util=0.01354
n_activity=749 dram_eff=0.4593
bk0: 52a 25133i bk1: 52a 25142i bk2: 4a 25371i bk3: 4a 25353i bk4: 12a 25363i bk5: 12a 25361i bk6: 0a 25397i bk7: 0a 25398i bk8: 0a 25398i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25399i bk15: 0a 25400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0103941
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25399 n_nop=25221 n_act=6 n_pre=0 n_req=86 n_rd=136 n_write=36 bw_util=0.01354
n_activity=765 dram_eff=0.4497
bk0: 52a 25138i bk1: 52a 25148i bk2: 4a 25383i bk3: 4a 25358i bk4: 12a 25363i bk5: 12a 25363i bk6: 0a 25397i bk7: 0a 25397i bk8: 0a 25398i bk9: 0a 25399i bk10: 0a 25399i bk11: 0a 25399i bk12: 0a 25399i bk13: 0a 25399i bk14: 0a 25399i bk15: 0a 25401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00728375

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1472, Miss = 71, Miss_rate = 0.048, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[1]: Access = 1417, Miss = 70, Miss_rate = 0.049, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[2]: Access = 1470, Miss = 70, Miss_rate = 0.048, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 1452, Miss = 70, Miss_rate = 0.048, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 1228, Miss = 70, Miss_rate = 0.057, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[5]: Access = 1333, Miss = 70, Miss_rate = 0.053, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[6]: Access = 1372, Miss = 69, Miss_rate = 0.050, Pending_hits = 21, Reservation_fails = 27
L2_cache_bank[7]: Access = 1287, Miss = 68, Miss_rate = 0.053, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[8]: Access = 1153, Miss = 69, Miss_rate = 0.060, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[9]: Access = 1269, Miss = 68, Miss_rate = 0.054, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 1346, Miss = 70, Miss_rate = 0.052, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 1343, Miss = 71, Miss_rate = 0.053, Pending_hits = 20, Reservation_fails = 27
L2_cache_bank[12]: Access = 1450, Miss = 73, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 25
L2_cache_bank[13]: Access = 1512, Miss = 71, Miss_rate = 0.047, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[14]: Access = 1335, Miss = 70, Miss_rate = 0.052, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[15]: Access = 1258, Miss = 70, Miss_rate = 0.056, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[16]: Access = 1562, Miss = 70, Miss_rate = 0.045, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[17]: Access = 1474, Miss = 69, Miss_rate = 0.047, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[18]: Access = 1561, Miss = 70, Miss_rate = 0.045, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 1572, Miss = 70, Miss_rate = 0.045, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[20]: Access = 1311, Miss = 70, Miss_rate = 0.053, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[21]: Access = 1432, Miss = 70, Miss_rate = 0.049, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[22]: Access = 1435, Miss = 68, Miss_rate = 0.047, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[23]: Access = 1438, Miss = 70, Miss_rate = 0.049, Pending_hits = 39, Reservation_fails = 27
L2_cache_bank[24]: Access = 1378, Miss = 70, Miss_rate = 0.051, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[25]: Access = 1469, Miss = 70, Miss_rate = 0.048, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[26]: Access = 1432, Miss = 68, Miss_rate = 0.047, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[27]: Access = 1320, Miss = 68, Miss_rate = 0.052, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[28]: Access = 1367, Miss = 68, Miss_rate = 0.050, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[29]: Access = 1389, Miss = 68, Miss_rate = 0.049, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[30]: Access = 1326, Miss = 68, Miss_rate = 0.051, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[31]: Access = 1235, Miss = 68, Miss_rate = 0.055, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 44398
L2_total_cache_misses = 2225
L2_total_cache_miss_rate = 0.0501
L2_total_cache_pending_hits = 761
L2_total_cache_reservation_fails = 106
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1574
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 106
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 106
L2_cache_data_port_util = 0.125
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=91856
icnt_total_pkts_simt_to_mem=142246
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.1541
	minimum = 6
	maximum = 116
Network latency average = 18.2937
	minimum = 6
	maximum = 89
Slowest packet = 87973
Flit latency average = 18.4603
	minimum = 6
	maximum = 85
Slowest flit = 231327
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00782957
	minimum = 0 (at node 0)
	maximum = 0.0327662 (at node 2)
Accepted packet rate average = 0.00782957
	minimum = 0 (at node 0)
	maximum = 0.0327662 (at node 2)
Injected flit rate average = 0.0234887
	minimum = 0 (at node 0)
	maximum = 0.0730939 (at node 2)
Accepted flit rate average= 0.0234887
	minimum = 0 (at node 0)
	maximum = 0.123503 (at node 2)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6784 (4 samples)
	minimum = 6 (4 samples)
	maximum = 118.5 (4 samples)
Network latency average = 14.8476 (4 samples)
	minimum = 6 (4 samples)
	maximum = 101.25 (4 samples)
Flit latency average = 13.8861 (4 samples)
	minimum = 6 (4 samples)
	maximum = 98.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0363501 (4 samples)
	minimum = 0.0205822 (4 samples)
	maximum = 0.0805817 (4 samples)
Accepted packet rate average = 0.0363501 (4 samples)
	minimum = 0.0205822 (4 samples)
	maximum = 0.0805817 (4 samples)
Injected flit rate average = 0.0969061 (4 samples)
	minimum = 0.0426887 (4 samples)
	maximum = 0.255783 (4 samples)
Accepted flit rate average = 0.0969061 (4 samples)
	minimum = 0.0637516 (4 samples)
	maximum = 0.193529 (4 samples)
Injected packet size average = 2.66591 (4 samples)
Accepted packet size average = 2.66591 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 192598 (inst/sec)
gpgpu_simulation_rate = 1516 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,33358)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,33358)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,33358)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,0,0) tid=(279,0,0)
GPGPU-Sim uArch: cycles simulated: 34358  inst.: 4290116 (ipc=53.0) sim_rate=186526 (inst/sec) elapsed = 0:0:00:23 / Fri Jul 27 18:39:22 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(1,0,0) tid=(375,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(2,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(407,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(407,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 37858  inst.: 4679908 (ipc=98.4) sim_rate=194996 (inst/sec) elapsed = 0:0:00:24 / Fri Jul 27 18:39:23 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5465,33358), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(503,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7555,33358), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7646,33358), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 8.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 7647
gpu_sim_insn = 692480
gpu_ipc =      90.5558
gpu_tot_sim_cycle = 41005
gpu_tot_sim_insn = 4929636
gpu_tot_ipc =     120.2204
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 605
gpu_stall_icnt2sh    = 29329
gpu_total_sim_rate=205401

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101289
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0244
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5126, Miss = 2543, Miss_rate = 0.496, Pending_hits = 93, Reservation_fails = 10983
	L1D_cache_core[1]: Access = 6659, Miss = 3131, Miss_rate = 0.470, Pending_hits = 104, Reservation_fails = 11604
	L1D_cache_core[2]: Access = 6780, Miss = 3077, Miss_rate = 0.454, Pending_hits = 79, Reservation_fails = 12346
	L1D_cache_core[3]: Access = 5360, Miss = 2659, Miss_rate = 0.496, Pending_hits = 116, Reservation_fails = 12351
	L1D_cache_core[4]: Access = 5384, Miss = 2641, Miss_rate = 0.491, Pending_hits = 128, Reservation_fails = 12597
	L1D_cache_core[5]: Access = 6250, Miss = 2940, Miss_rate = 0.470, Pending_hits = 120, Reservation_fails = 13231
	L1D_cache_core[6]: Access = 5308, Miss = 2847, Miss_rate = 0.536, Pending_hits = 156, Reservation_fails = 12097
	L1D_cache_core[7]: Access = 6322, Miss = 3207, Miss_rate = 0.507, Pending_hits = 171, Reservation_fails = 12111
	L1D_cache_core[8]: Access = 6548, Miss = 3248, Miss_rate = 0.496, Pending_hits = 145, Reservation_fails = 12147
	L1D_cache_core[9]: Access = 6508, Miss = 3225, Miss_rate = 0.496, Pending_hits = 107, Reservation_fails = 12793
	L1D_cache_core[10]: Access = 5492, Miss = 2698, Miss_rate = 0.491, Pending_hits = 116, Reservation_fails = 11972
	L1D_cache_core[11]: Access = 5228, Miss = 2714, Miss_rate = 0.519, Pending_hits = 147, Reservation_fails = 11936
	L1D_cache_core[12]: Access = 6150, Miss = 2710, Miss_rate = 0.441, Pending_hits = 154, Reservation_fails = 10969
	L1D_cache_core[13]: Access = 6140, Miss = 2698, Miss_rate = 0.439, Pending_hits = 146, Reservation_fails = 10915
	L1D_cache_core[14]: Access = 5970, Miss = 2726, Miss_rate = 0.457, Pending_hits = 144, Reservation_fails = 11051
	L1D_total_cache_accesses = 89225
	L1D_total_cache_misses = 43064
	L1D_total_cache_miss_rate = 0.4826
	L1D_total_cache_pending_hits = 1926
	L1D_total_cache_reservation_fails = 179103
	L1D_cache_data_port_util = 0.122
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 6008
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 97791
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 81312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 5829824
gpgpu_n_tot_w_icount = 182182
gpgpu_n_stall_shd_mem = 230760
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11792
gpgpu_n_mem_write_global = 33526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 668480
gpgpu_n_store_insn = 351680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 230760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:343524	W0_Idle:82360	W0_Scoreboard:114898	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:143488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 94336 {8:11792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3527344 {40:9504,72:1872,136:22150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1603712 {136:11792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 268208 {8:33526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 532 
averagemflatency = 198 
max_icnt2mem_latency = 214 
max_icnt2sh_latency = 41004 
mrq_lat_table:1709 	939 	1634 	295 	320 	47 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43852 	1479 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5499 	5930 	13078 	20973 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3748 	4750 	2758 	544 	7 	0 	0 	0 	178 	271 	10160 	21753 	1164 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882      1942      1904       930       901      1939         0         0         0         0         0         0         0         0         0 
dram[1]:      2192      1938      1938      1900       951       870      1959         0         0         0         0         0         0         0         0         0 
dram[2]:      2144      1942      1934      1896       950       869      1955         0         0         0         0         0         0         0         0         0 
dram[3]:      2210      1946      2081      2056       982       882      1928         0         0         0         0         0         0         0         0         0 
dram[4]:      2221      1943      1968      1922       900       880      1926         0         0         0         0         0         0         0         0         0 
dram[5]:      2234      1949      1964      1918       895       908      1935         0         0         0         0         0         0         0         0         0 
dram[6]:      2174      1953      1960      1914       890       904         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2252      1957      2242      2079       886       911         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2090      1967      2170      2068       911       926         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2421      1970      2157      2572       905       924         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2438      1896      2146      2558       920       933         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2445      1900      2284      2607       933       891         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2462      2537      1320      2618       932       890         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2323      3179      1309      2667       964       884         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2155      3201      2206      2726       957       878         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1315      3251      2308      2777       972       895         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1794      3242      2295      2823       922       891         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2203      3285      2266      2607       916       912         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2590      3388      2253      2621       870       919         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2611      3466      2332      2592       869       916         0         0         0         0         0         0         0         0         0         0 
dram[20]:      2618      3560      1868      2674       859       943         0         0         0         0         0         0         0         0         0         0 
dram[21]:      2636      2716      1864      2720       855       937         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2642      3322      1859      2777       869       951         0         0         0         0         0         0         0         0         0         0 
dram[23]:      2681      3353      1892      2833       874       878         0         0         0         0         0         0         0         0         0         0 
dram[24]:      2694      3414      1879      2885       886       874         0         0         0         0         0         0         0         0         0         0 
dram[25]:      2818      3420      1875      2558       886       890         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2315      3460      1869      2582       897       863         0         0         0         0         0         0         0         0         0         0 
dram[27]:      2766      3578      1910      2596       911       862         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2777      3638      1905      2607       916       895         0         0         0         0         0         0         0         0         0         0 
dram[29]:      2783      3670      1884      2684       924       891         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2802      2827      1880      2794       887       928         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2811      3490      2037      2825       884       924         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 35.000000 36.000000 38.000000 36.000000  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 34.000000 38.000000 36.000000  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 38.000000 36.000000  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 38.000000 36.000000  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 38.000000 36.000000  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 38.000000 36.000000  4.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 38.000000 36.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 11.333333 34.000000 38.000000 36.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.333333 34.000000 38.000000 36.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 36.000000 34.000000 38.000000 38.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 36.000000 36.000000 38.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.333333 36.000000 36.000000 38.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.666667 36.000000 18.500000 38.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.500000 35.000000 18.500000 38.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 19.000000 34.000000 36.000000 38.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 19.000000 34.000000 36.000000 38.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 19.000000 34.000000 36.000000 38.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 36.000000 34.000000 36.000000 38.000000  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 36.000000 34.000000 36.000000 38.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 36.000000 34.000000 36.000000 38.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 36.000000 34.000000 36.000000 38.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 36.000000 32.000000 36.000000 38.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 36.000000 32.000000 36.000000 38.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 12.666667 32.000000 36.000000 36.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 12.666667 32.000000 36.000000 36.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 12.666667 32.000000 36.000000 36.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 36.000000 32.000000 36.000000 36.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 36.000000 32.000000 36.000000 36.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 36.000000 32.000000 36.000000 36.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 36.000000 32.000000 36.000000 36.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 36.000000 32.000000 36.000000 36.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 36.000000 32.000000 36.000000 36.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4945/220 = 22.477272
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        26        20        20         4         6         2         0         0         0         0         0         0         0         0         0 
dram[1]:        26        26        20        20         4         6         2         0         0         0         0         0         0         0         0         0 
dram[2]:        26        26        20        20         4         6         2         0         0         0         0         0         0         0         0         0 
dram[3]:        26        26        20        20         4         6         2         0         0         0         0         0         0         0         0         0 
dram[4]:        26        26        20        20         4         6         2         0         0         0         0         0         0         0         0         0 
dram[5]:        26        26        20        20         4         6         2         0         0         0         0         0         0         0         0         0 
dram[6]:        27        26        20        20         4         6         0         0         0         0         0         0         0         0         0         0 
dram[7]:        26        26        20        20         4         6         0         0         0         0         0         0         0         0         0         0 
dram[8]:        27        26        20        20         4         6         0         0         0         0         0         0         0         0         0         0 
dram[9]:        26        26        20        20         4         6         0         0         0         0         0         0         0         0         0         0 
dram[10]:        26        28        20        20         4         6         0         0         0         0         0         0         0         0         0         0 
dram[11]:        27        28        20        20         4         6         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28        28        21        20         4         6         0         0         0         0         0         0         0         0         0         0 
dram[13]:        27        27        21        20         4         6         0         0         0         0         0         0         0         0         0         0 
dram[14]:        28        26        20        20         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:        28        26        20        20         4         6         0         0         0         0         0         0         0         0         0         0 
dram[16]:        28        26        20        20         4         6         0         0         0         0         0         0         0         0         0         0 
dram[17]:        26        26        20        20         5         6         0         0         0         0         0         0         0         0         0         0 
dram[18]:        26        26        20        20         6         6         0         0         0         0         0         0         0         0         0         0 
dram[19]:        26        26        20        20         6         6         0         0         0         0         0         0         0         0         0         0 
dram[20]:        26        26        20        20         6         6         0         0         0         0         0         0         0         0         0         0 
dram[21]:        26        26        20        20         6         6         0         0         0         0         0         0         0         0         0         0 
dram[22]:        26        26        20        20         6         6         0         0         0         0         0         0         0         0         0         0 
dram[23]:        28        26        20        18         6         6         0         0         0         0         0         0         0         0         0         0 
dram[24]:        28        26        20        18         6         6         0         0         0         0         0         0         0         0         0         0 
dram[25]:        28        26        20        18         6         6         0         0         0         0         0         0         0         0         0         0 
dram[26]:        26        26        20        18         6         6         0         0         0         0         0         0         0         0         0         0 
dram[27]:        26        26        20        18         6         6         0         0         0         0         0         0         0         0         0         0 
dram[28]:        26        26        20        18         6         6         0         0         0         0         0         0         0         0         0         0 
dram[29]:        26        26        20        18         6         6         0         0         0         0         0         0         0         0         0         0 
dram[30]:        26        26        20        18         6         6         0         0         0         0         0         0         0         0         0         0 
dram[31]:        26        26        20        18         6         6         0         0         0         0         0         0         0         0         0         0 
total reads: 3315
min_bank_accesses = 0!
chip skew: 107/102 = 1.05
number of total write accesses:
dram[0]:         8        10        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 54/50 = 1.08
average mf latency per bank:
dram[0]:       4862      2958        98        99      1462      1562      1294    none      none      none      none      none      none      none      none      none  
dram[1]:       4855      3036        99       107      1481      1275      1173    none      none      none      none      none      none      none      none      none  
dram[2]:       4793      3279        99       108      1501      1437      1248    none      none      none      none      none      none      none      none      none  
dram[3]:       4172      3846        93       104      1352      1364      1323    none      none      none      none      none      none      none      none      none  
dram[4]:       4063      2469        94        96      1364      1402      1321    none      none      none      none      none      none      none      none      none  
dram[5]:       4233      3097        99       104      1254      1472      1067    none      none      none      none      none      none      none      none      none  
dram[6]:       4617      2793       102       103      1274      1215    none      none      none      none      none      none      none      none      none      none  
dram[7]:       3937      2953        92       102      1369      1401    none      none      none      none      none      none      none      none      none      none  
dram[8]:       3506      2327        90       100      1248      1313    none      none      none      none      none      none      none      none      none      none  
dram[9]:       3542      3032        97        91      1247      1409    none      none      none      none      none      none      none      none      none      none  
dram[10]:       3452      3670       100        93      1222      1572    none      none      none      none      none      none      none      none      none      none  
dram[11]:       3262      3553        98        90      1350      1305    none      none      none      none      none      none      none      none      none      none  
dram[12]:       3471      3519       223        95      1514      1509    none      none      none      none      none      none      none      none      none      none  
dram[13]:       3692      4048       217        94      1498      1344    none      none      none      none      none      none      none      none      none      none  
dram[14]:       2901      4065       101        93      1497      1426    none      none      none      none      none      none      none      none      none      none  
dram[15]:       2909      3671        97        90      1386      1487    none      none      none      none      none      none      none      none      none      none  
dram[16]:       4258      4100        96        92      1478      1277    none      none      none      none      none      none      none      none      none      none  
dram[17]:       3962      4180       106        92      1291      1381    none      none      none      none      none      none      none      none      none      none  
dram[18]:       4041      4398       103        91      1278      1461    none      none      none      none      none      none      none      none      none      none  
dram[19]:       3743      4754       100        94      1345      1430    none      none      none      none      none      none      none      none      none      none  
dram[20]:       3488      3495       106        93      1265      1402    none      none      none      none      none      none      none      none      none      none  
dram[21]:       3953      3783       103        93      1348      1387    none      none      none      none      none      none      none      none      none      none  
dram[22]:       3655      4221        99        94      1570      1373    none      none      none      none      none      none      none      none      none      none  
dram[23]:       3540      4204       102        86      1262      1314    none      none      none      none      none      none      none      none      none      none  
dram[24]:       3398      3725       104        86      1634      1546    none      none      none      none      none      none      none      none      none      none  
dram[25]:       3623      4254       102        85      1248      1335    none      none      none      none      none      none      none      none      none      none  
dram[26]:       3686      4412       110        85      1438      1392    none      none      none      none      none      none      none      none      none      none  
dram[27]:       3327      3942       101        86      1344      1366    none      none      none      none      none      none      none      none      none      none  
dram[28]:       3282      4206       101        86      1317      1321    none      none      none      none      none      none      none      none      none      none  
dram[29]:       3623      3801        96        86      1396      1390    none      none      none      none      none      none      none      none      none      none  
dram[30]:       3007      4383        98        85      1347      1434    none      none      none      none      none      none      none      none      none      none  
dram[31]:       2711      4622       106        86      1530      1556    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        410       327       356       245       379       381       247         0         0         0         0         0         0         0         0         0
dram[1]:        350       403       370       414       308       265       257         0         0         0         0         0         0         0         0         0
dram[2]:        281       346       378       422       402       343       235         0         0         0         0         0         0         0         0         0
dram[3]:        343       353       238       301       308       268       252         0         0         0         0         0         0         0         0         0
dram[4]:        283       346       276       229       325       340       259         0         0         0         0         0         0         0         0         0
dram[5]:        285       328       368       304       260       317       223         0         0         0         0         0         0         0         0         0
dram[6]:        386       336       376       312       246       251         0         0         0         0         0         0         0         0         0         0
dram[7]:        369       407       234       267       277       319         0         0         0         0         0         0         0         0         0         0
dram[8]:        264       275       190       287       234       243         0         0         0         0         0         0         0         0         0         0
dram[9]:        293       268       289       199       246       332         0         0         0         0         0         0         0         0         0         0
dram[10]:        381       413       236       271       261       349         0         0         0         0         0         0         0         0         0         0
dram[11]:        322       315       247       202       294       288         0         0         0         0         0         0         0         0         0         0
dram[12]:        364       336       406       277       398       400         0         0         0         0         0         0         0         0         0         0
dram[13]:        396       407       413       277       408       361         0         0         0         0         0         0         0         0         0         0
dram[14]:        310       314       259       225       384       309         0         0         0         0         0         0         0         0         0         0
dram[15]:        287       324       229       189       328       317         0         0         0         0         0         0         0         0         0         0
dram[16]:        323       351       205       210       290       260         0         0         0         0         0         0         0         0         0         0
dram[17]:        403       343       276       222       338       336         0         0         0         0         0         0         0         0         0         0
dram[18]:        290       321       294       217       307       280         0         0         0         0         0         0         0         0         0         0
dram[19]:        396       349       275       235       343       340         0         0         0         0         0         0         0         0         0         0
dram[20]:        293       305       241       250       235       239         0         0         0         0         0         0         0         0         0         0
dram[21]:        279       312       277       232       296       374         0         0         0         0         0         0         0         0         0         0
dram[22]:        275       320       280       223       364       407         0         0         0         0         0         0         0         0         0         0
dram[23]:        365       415       286       187       289       293         0         0         0         0         0         0         0         0         0         0
dram[24]:        373       403       283       191       403       360         0         0         0         0         0         0         0         0         0         0
dram[25]:        288       330       367       195       249       256         0         0         0         0         0         0         0         0         0         0
dram[26]:        473       423       341       195       301       281         0         0         0         0         0         0         0         0         0         0
dram[27]:        316       364       247       195       252       317         0         0         0         0         0         0         0         0         0         0
dram[28]:        314       345       247       194       349       281         0         0         0         0         0         0         0         0         0         0
dram[29]:        303       349       236       192       334       282         0         0         0         0         0         0         0         0         0         0
dram[30]:        376       397       245       195       236       296         0         0         0         0         0         0         0         0         0         0
dram[31]:        455       532       308       199       402       389         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30898 n_act=8 n_pre=1 n_req=157 n_rd=210 n_write=104 bw_util=0.02011
n_activity=1554 dram_eff=0.4041
bk0: 54a 30979i bk1: 52a 30947i bk2: 40a 30860i bk3: 40a 30877i bk4: 8a 31194i bk5: 12a 31184i bk6: 4a 31201i bk7: 0a 31216i bk8: 0a 31217i bk9: 0a 31220i bk10: 0a 31220i bk11: 0a 31220i bk12: 0a 31221i bk13: 0a 31222i bk14: 0a 31222i bk15: 0a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0112745
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30906 n_act=7 n_pre=0 n_req=154 n_rd=208 n_write=100 bw_util=0.01973
n_activity=1477 dram_eff=0.4171
bk0: 52a 30976i bk1: 52a 30940i bk2: 40a 30840i bk3: 40a 30816i bk4: 8a 31196i bk5: 12a 31185i bk6: 4a 31201i bk7: 0a 31217i bk8: 0a 31217i bk9: 0a 31219i bk10: 0a 31220i bk11: 0a 31220i bk12: 0a 31222i bk13: 0a 31222i bk14: 0a 31223i bk15: 0a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0141251
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30906 n_act=7 n_pre=0 n_req=154 n_rd=208 n_write=100 bw_util=0.01973
n_activity=1489 dram_eff=0.4137
bk0: 52a 30982i bk1: 52a 30955i bk2: 40a 30829i bk3: 40a 30805i bk4: 8a 31196i bk5: 12a 31187i bk6: 4a 31201i bk7: 0a 31217i bk8: 0a 31217i bk9: 0a 31218i bk10: 0a 31220i bk11: 0a 31221i bk12: 0a 31222i bk13: 0a 31222i bk14: 0a 31223i bk15: 0a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0135165
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30906 n_act=7 n_pre=0 n_req=154 n_rd=208 n_write=100 bw_util=0.01973
n_activity=1508 dram_eff=0.4085
bk0: 52a 30987i bk1: 52a 30951i bk2: 40a 30881i bk3: 40a 30838i bk4: 8a 31196i bk5: 12a 31185i bk6: 4a 31201i bk7: 0a 31217i bk8: 0a 31218i bk9: 0a 31219i bk10: 0a 31219i bk11: 0a 31219i bk12: 0a 31222i bk13: 0a 31222i bk14: 0a 31224i bk15: 0a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0130361
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30906 n_act=7 n_pre=0 n_req=154 n_rd=208 n_write=100 bw_util=0.01973
n_activity=1496 dram_eff=0.4118
bk0: 52a 30987i bk1: 52a 30962i bk2: 40a 30845i bk3: 40a 30894i bk4: 8a 31194i bk5: 12a 31188i bk6: 4a 31201i bk7: 0a 31217i bk8: 0a 31219i bk9: 0a 31220i bk10: 0a 31220i bk11: 0a 31220i bk12: 0a 31220i bk13: 0a 31221i bk14: 0a 31223i bk15: 0a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0120752
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents
MSHR: tag=0x8005e580, atomic=0 1 entries : 0x7fb0cb814940 :  mf: uid=377255, sid08:w15, part=5, addr=0x8005e580, load , size=128, unknown  status = IN_PARTITION_DRAM (41003), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30907 n_act=7 n_pre=0 n_req=154 n_rd=207 n_write=100 bw_util=0.01967
n_activity=1493 dram_eff=0.4113
bk0: 52a 30992i bk1: 52a 30980i bk2: 40a 30868i bk3: 39a 30876i bk4: 8a 31196i bk5: 12a 31185i bk6: 4a 31202i bk7: 0a 31218i bk8: 0a 31218i bk9: 0a 31219i bk10: 0a 31220i bk11: 0a 31220i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31222i bk15: 0a 31225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00983313
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30905 n_act=8 n_pre=2 n_req=153 n_rd=206 n_write=100 bw_util=0.0196
n_activity=1514 dram_eff=0.4042
bk0: 54a 30983i bk1: 52a 30968i bk2: 40a 30841i bk3: 40a 30889i bk4: 8a 31196i bk5: 12a 31178i bk6: 0a 31218i bk7: 0a 31218i bk8: 0a 31218i bk9: 0a 31219i bk10: 0a 31220i bk11: 0a 31221i bk12: 0a 31222i bk13: 0a 31223i bk14: 0a 31224i bk15: 0a 31226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0132283
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30907 n_act=8 n_pre=2 n_req=152 n_rd=204 n_write=100 bw_util=0.01947
n_activity=1485 dram_eff=0.4094
bk0: 52a 30973i bk1: 52a 30961i bk2: 40a 30866i bk3: 40a 30842i bk4: 8a 31192i bk5: 12a 31184i bk6: 0a 31217i bk7: 0a 31218i bk8: 0a 31219i bk9: 0a 31220i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31222i bk13: 0a 31223i bk14: 0a 31224i bk15: 0a 31225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0122994
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30901 n_act=8 n_pre=2 n_req=155 n_rd=206 n_write=104 bw_util=0.01986
n_activity=1542 dram_eff=0.4021
bk0: 54a 30927i bk1: 52a 30978i bk2: 40a 30863i bk3: 40a 30873i bk4: 8a 31196i bk5: 12a 31184i bk6: 0a 31218i bk7: 0a 31219i bk8: 0a 31219i bk9: 0a 31220i bk10: 0a 31220i bk11: 0a 31222i bk12: 0a 31222i bk13: 0a 31223i bk14: 0a 31224i bk15: 0a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0122674
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30903 n_act=6 n_pre=0 n_req=156 n_rd=204 n_write=108 bw_util=0.01999
n_activity=1527 dram_eff=0.4086
bk0: 52a 30957i bk1: 52a 30967i bk2: 40a 30823i bk3: 40a 30857i bk4: 8a 31193i bk5: 12a 31186i bk6: 0a 31219i bk7: 0a 31220i bk8: 0a 31221i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31222i bk15: 0a 31222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0149579
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30903 n_act=6 n_pre=0 n_req=156 n_rd=208 n_write=104 bw_util=0.01999
n_activity=1506 dram_eff=0.4143
bk0: 52a 30938i bk1: 56a 30954i bk2: 40a 30859i bk3: 40a 30862i bk4: 8a 31195i bk5: 12a 31184i bk6: 0a 31220i bk7: 0a 31221i bk8: 0a 31221i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31222i bk15: 0a 31222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0117549
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30897 n_act=8 n_pre=2 n_req=157 n_rd=210 n_write=104 bw_util=0.02011
n_activity=1533 dram_eff=0.4097
bk0: 54a 30936i bk1: 56a 30939i bk2: 40a 30877i bk3: 40a 30830i bk4: 8a 31194i bk5: 12a 31184i bk6: 0a 31217i bk7: 0a 31218i bk8: 0a 31220i bk9: 0a 31220i bk10: 0a 31222i bk11: 0a 31222i bk12: 0a 31222i bk13: 0a 31222i bk14: 0a 31222i bk15: 0a 31225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0133244
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30891 n_act=9 n_pre=3 n_req=159 n_rd=214 n_write=104 bw_util=0.02037
n_activity=1560 dram_eff=0.4077
bk0: 56a 30942i bk1: 56a 30973i bk2: 42a 30843i bk3: 40a 30867i bk4: 8a 31187i bk5: 12a 31179i bk6: 0a 31218i bk7: 0a 31220i bk8: 0a 31220i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31222i bk13: 0a 31223i bk14: 0a 31223i bk15: 0a 31225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0128119
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30897 n_act=8 n_pre=2 n_req=157 n_rd=210 n_write=104 bw_util=0.02011
n_activity=1558 dram_eff=0.4031
bk0: 54a 30933i bk1: 54a 30969i bk2: 42a 30873i bk3: 40a 30862i bk4: 8a 31194i bk5: 12a 31187i bk6: 0a 31219i bk7: 0a 31221i bk8: 0a 31221i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31221i bk15: 0a 31223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0123635
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30901 n_act=7 n_pre=1 n_req=156 n_rd=208 n_write=104 bw_util=0.01999
n_activity=1524 dram_eff=0.4094
bk0: 56a 30944i bk1: 52a 30975i bk2: 40a 30871i bk3: 40a 30845i bk4: 8a 31192i bk5: 12a 31187i bk6: 0a 31219i bk7: 0a 31219i bk8: 0a 31221i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31221i bk15: 0a 31223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0156625
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30901 n_act=7 n_pre=1 n_req=156 n_rd=208 n_write=104 bw_util=0.01999
n_activity=1516 dram_eff=0.4116
bk0: 56a 30936i bk1: 52a 30959i bk2: 40a 30870i bk3: 40a 30864i bk4: 8a 31196i bk5: 12a 31187i bk6: 0a 31219i bk7: 0a 31219i bk8: 0a 31220i bk9: 0a 31220i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31221i bk15: 0a 31223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0101855
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30901 n_act=7 n_pre=1 n_req=156 n_rd=208 n_write=104 bw_util=0.01999
n_activity=1532 dram_eff=0.4073
bk0: 56a 30944i bk1: 52a 30974i bk2: 40a 30893i bk3: 40a 30853i bk4: 8a 31196i bk5: 12a 31184i bk6: 0a 31217i bk7: 0a 31217i bk8: 0a 31218i bk9: 0a 31219i bk10: 0a 31219i bk11: 0a 31221i bk12: 0a 31222i bk13: 0a 31223i bk14: 0a 31223i bk15: 0a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0116588
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30905 n_act=6 n_pre=0 n_req=155 n_rd=206 n_write=104 bw_util=0.01986
n_activity=1502 dram_eff=0.4128
bk0: 52a 30937i bk1: 52a 30990i bk2: 40a 30897i bk3: 40a 30844i bk4: 10a 31183i bk5: 12a 31165i bk6: 0a 31217i bk7: 0a 31219i bk8: 0a 31220i bk9: 0a 31220i bk10: 0a 31220i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31222i bk14: 0a 31222i bk15: 0a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0134205
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30903 n_act=6 n_pre=0 n_req=156 n_rd=208 n_write=104 bw_util=0.01999
n_activity=1507 dram_eff=0.4141
bk0: 52a 30944i bk1: 52a 30966i bk2: 40a 30900i bk3: 40a 30853i bk4: 12a 31182i bk5: 12a 31184i bk6: 0a 31218i bk7: 0a 31219i bk8: 0a 31220i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31222i bk15: 0a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0145735
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30903 n_act=6 n_pre=0 n_req=156 n_rd=208 n_write=104 bw_util=0.01999
n_activity=1487 dram_eff=0.4196
bk0: 52a 30941i bk1: 52a 30965i bk2: 40a 30873i bk3: 40a 30798i bk4: 12a 31183i bk5: 12a 31182i bk6: 0a 31219i bk7: 0a 31219i bk8: 0a 31219i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31221i bk15: 0a 31223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0132283
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30903 n_act=6 n_pre=0 n_req=156 n_rd=208 n_write=104 bw_util=0.01999
n_activity=1511 dram_eff=0.413
bk0: 52a 30947i bk1: 52a 30982i bk2: 40a 30860i bk3: 40a 30817i bk4: 12a 31188i bk5: 12a 31188i bk6: 0a 31219i bk7: 0a 31220i bk8: 0a 31221i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31221i bk15: 0a 31223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0145415
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30907 n_act=6 n_pre=0 n_req=154 n_rd=208 n_write=100 bw_util=0.01973
n_activity=1449 dram_eff=0.4251
bk0: 52a 30943i bk1: 52a 30982i bk2: 40a 30857i bk3: 40a 30845i bk4: 12a 31182i bk5: 12a 31183i bk6: 0a 31219i bk7: 0a 31219i bk8: 0a 31220i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31222i bk15: 0a 31223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.015054
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30907 n_act=6 n_pre=0 n_req=154 n_rd=208 n_write=100 bw_util=0.01973
n_activity=1464 dram_eff=0.4208
bk0: 52a 30947i bk1: 52a 30981i bk2: 40a 30892i bk3: 40a 30816i bk4: 12a 31185i bk5: 12a 31184i bk6: 0a 31218i bk7: 0a 31218i bk8: 0a 31219i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31222i bk15: 0a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0171359
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30903 n_act=8 n_pre=2 n_req=154 n_rd=208 n_write=100 bw_util=0.01973
n_activity=1483 dram_eff=0.4154
bk0: 56a 30928i bk1: 52a 30988i bk2: 40a 30884i bk3: 36a 30850i bk4: 12a 31184i bk5: 12a 31177i bk6: 0a 31220i bk7: 0a 31220i bk8: 0a 31220i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31222i bk13: 0a 31222i bk14: 0a 31222i bk15: 0a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0148298
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30903 n_act=8 n_pre=2 n_req=154 n_rd=208 n_write=100 bw_util=0.01973
n_activity=1484 dram_eff=0.4151
bk0: 56a 30922i bk1: 52a 30979i bk2: 40a 30879i bk3: 36a 30848i bk4: 12a 31182i bk5: 12a 31173i bk6: 0a 31217i bk7: 0a 31219i bk8: 0a 31220i bk9: 0a 31220i bk10: 0a 31220i bk11: 0a 31221i bk12: 0a 31223i bk13: 0a 31223i bk14: 0a 31223i bk15: 0a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0126197
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30903 n_act=8 n_pre=2 n_req=154 n_rd=208 n_write=100 bw_util=0.01973
n_activity=1509 dram_eff=0.4082
bk0: 56a 30937i bk1: 52a 30985i bk2: 40a 30839i bk3: 36a 30867i bk4: 12a 31185i bk5: 12a 31176i bk6: 0a 31218i bk7: 0a 31218i bk8: 0a 31218i bk9: 0a 31219i bk10: 0a 31221i bk11: 0a 31222i bk12: 0a 31223i bk13: 0a 31223i bk14: 0a 31224i bk15: 0a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0145415
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30911 n_act=6 n_pre=0 n_req=152 n_rd=204 n_write=100 bw_util=0.01947
n_activity=1453 dram_eff=0.4184
bk0: 52a 30939i bk1: 52a 30962i bk2: 40a 30836i bk3: 36a 30874i bk4: 12a 31184i bk5: 12a 31182i bk6: 0a 31217i bk7: 0a 31218i bk8: 0a 31220i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31221i bk15: 0a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0196022
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30911 n_act=6 n_pre=0 n_req=152 n_rd=204 n_write=100 bw_util=0.01947
n_activity=1487 dram_eff=0.4089
bk0: 52a 30949i bk1: 52a 30998i bk2: 40a 30889i bk3: 36a 30871i bk4: 12a 31186i bk5: 12a 31184i bk6: 0a 31218i bk7: 0a 31219i bk8: 0a 31220i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31221i bk15: 0a 31223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.016207
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30911 n_act=6 n_pre=0 n_req=152 n_rd=204 n_write=100 bw_util=0.01947
n_activity=1442 dram_eff=0.4216
bk0: 52a 30946i bk1: 52a 30998i bk2: 40a 30871i bk3: 36a 30834i bk4: 12a 31185i bk5: 12a 31182i bk6: 0a 31218i bk7: 0a 31218i bk8: 0a 31220i bk9: 0a 31220i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31222i bk15: 0a 31223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0137087
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30911 n_act=6 n_pre=0 n_req=152 n_rd=204 n_write=100 bw_util=0.01947
n_activity=1473 dram_eff=0.4128
bk0: 52a 30957i bk1: 52a 30992i bk2: 40a 30892i bk3: 36a 30869i bk4: 12a 31181i bk5: 12a 31186i bk6: 0a 31217i bk7: 0a 31218i bk8: 0a 31220i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31221i bk15: 0a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0137728
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30911 n_act=6 n_pre=0 n_req=152 n_rd=204 n_write=100 bw_util=0.01947
n_activity=1457 dram_eff=0.4173
bk0: 52a 30955i bk1: 52a 30964i bk2: 40a 30890i bk3: 36a 30867i bk4: 12a 31185i bk5: 12a 31183i bk6: 0a 31219i bk7: 0a 31220i bk8: 0a 31220i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31221i bk15: 0a 31222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0133564
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31221 n_nop=30911 n_act=6 n_pre=0 n_req=152 n_rd=204 n_write=100 bw_util=0.01947
n_activity=1473 dram_eff=0.4128
bk0: 52a 30960i bk1: 52a 30970i bk2: 40a 30889i bk3: 36a 30881i bk4: 12a 31185i bk5: 12a 31185i bk6: 0a 31219i bk7: 0a 31219i bk8: 0a 31220i bk9: 0a 31221i bk10: 0a 31221i bk11: 0a 31221i bk12: 0a 31221i bk13: 0a 31221i bk14: 0a 31221i bk15: 0a 31223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0135806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1506, Miss = 105, Miss_rate = 0.070, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[1]: Access = 1451, Miss = 104, Miss_rate = 0.072, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[2]: Access = 1504, Miss = 104, Miss_rate = 0.069, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 1486, Miss = 104, Miss_rate = 0.070, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 1262, Miss = 104, Miss_rate = 0.082, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[5]: Access = 1367, Miss = 104, Miss_rate = 0.076, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[6]: Access = 1406, Miss = 103, Miss_rate = 0.073, Pending_hits = 21, Reservation_fails = 27
L2_cache_bank[7]: Access = 1321, Miss = 102, Miss_rate = 0.077, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[8]: Access = 1187, Miss = 103, Miss_rate = 0.087, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[9]: Access = 1303, Miss = 102, Miss_rate = 0.078, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 1380, Miss = 104, Miss_rate = 0.075, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 1377, Miss = 105, Miss_rate = 0.076, Pending_hits = 20, Reservation_fails = 27
L2_cache_bank[12]: Access = 1484, Miss = 107, Miss_rate = 0.072, Pending_hits = 24, Reservation_fails = 25
L2_cache_bank[13]: Access = 1549, Miss = 105, Miss_rate = 0.068, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[14]: Access = 1375, Miss = 104, Miss_rate = 0.076, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[15]: Access = 1298, Miss = 104, Miss_rate = 0.080, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[16]: Access = 1602, Miss = 104, Miss_rate = 0.065, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[17]: Access = 1508, Miss = 103, Miss_rate = 0.068, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[18]: Access = 1595, Miss = 104, Miss_rate = 0.065, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 1606, Miss = 104, Miss_rate = 0.065, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[20]: Access = 1345, Miss = 104, Miss_rate = 0.077, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[21]: Access = 1466, Miss = 104, Miss_rate = 0.071, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[22]: Access = 1471, Miss = 104, Miss_rate = 0.071, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[23]: Access = 1472, Miss = 104, Miss_rate = 0.071, Pending_hits = 39, Reservation_fails = 27
L2_cache_bank[24]: Access = 1412, Miss = 104, Miss_rate = 0.074, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[25]: Access = 1503, Miss = 104, Miss_rate = 0.069, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[26]: Access = 1466, Miss = 102, Miss_rate = 0.070, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[27]: Access = 1354, Miss = 102, Miss_rate = 0.075, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[28]: Access = 1401, Miss = 102, Miss_rate = 0.073, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[29]: Access = 1423, Miss = 102, Miss_rate = 0.072, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[30]: Access = 1360, Miss = 102, Miss_rate = 0.075, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[31]: Access = 1269, Miss = 102, Miss_rate = 0.080, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 45509
L2_total_cache_misses = 3315
L2_total_cache_miss_rate = 0.0728
L2_total_cache_pending_hits = 761
L2_total_cache_reservation_fails = 106
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1664
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 106
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=93411
icnt_total_pkts_simt_to_mem=147357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3992
	minimum = 6
	maximum = 133
Network latency average = 9.96175
	minimum = 6
	maximum = 133
Slowest packet = 88965
Flit latency average = 8.79523
	minimum = 6
	maximum = 129
Slowest flit = 234583
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00618237
	minimum = 0 (at node 0)
	maximum = 0.0579312 (at node 7)
Accepted packet rate average = 0.00618237
	minimum = 0 (at node 0)
	maximum = 0.0579312 (at node 7)
Injected flit rate average = 0.0185471
	minimum = 0 (at node 0)
	maximum = 0.267164 (at node 7)
Accepted flit rate average= 0.0185471
	minimum = 0 (at node 0)
	maximum = 0.0804237 (at node 7)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.0225 (5 samples)
	minimum = 6 (5 samples)
	maximum = 121.4 (5 samples)
Network latency average = 13.8704 (5 samples)
	minimum = 6 (5 samples)
	maximum = 107.6 (5 samples)
Flit latency average = 12.8679 (5 samples)
	minimum = 6 (5 samples)
	maximum = 104.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0303165 (5 samples)
	minimum = 0.0164657 (5 samples)
	maximum = 0.0760516 (5 samples)
Accepted packet rate average = 0.0303165 (5 samples)
	minimum = 0.0164657 (5 samples)
	maximum = 0.0760516 (5 samples)
Injected flit rate average = 0.0812343 (5 samples)
	minimum = 0.0341509 (5 samples)
	maximum = 0.25806 (5 samples)
Accepted flit rate average = 0.0812343 (5 samples)
	minimum = 0.0510013 (5 samples)
	maximum = 0.170908 (5 samples)
Injected packet size average = 2.67954 (5 samples)
Accepted packet size average = 2.67954 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 205401 (inst/sec)
gpgpu_simulation_rate = 1708 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,41005)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,41005)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,41005)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,41005)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,41005)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,41005)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,41005)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,41005)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,41005)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,41005)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,41005)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,41005)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,41005)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,41005)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,41005)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,41005)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,41005)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,41005)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,41005)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,41005)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,41005)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,41005)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,41005)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,41005)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,41005)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,41005)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,41005)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,41005)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,41005)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,41005)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,41005)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,41005)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,41005)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,41005)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,41005)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,41005)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,41005)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,41005)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,41005)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,41005)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,41005)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,41005)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,41005)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,41005)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,41005)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,41005)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,41005)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,41005)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,41005)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,41005)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,41005)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,41005)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,41005)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,41005)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,41005)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,41005)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(4,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 41505  inst.: 5074260 (ipc=289.2) sim_rate=202970 (inst/sec) elapsed = 0:0:00:25 / Fri Jul 27 18:39:24 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(0,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 42505  inst.: 5169908 (ipc=160.2) sim_rate=198842 (inst/sec) elapsed = 0:0:00:26 / Fri Jul 27 18:39:25 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 44005  inst.: 5328092 (ipc=132.8) sim_rate=197336 (inst/sec) elapsed = 0:0:00:27 / Fri Jul 27 18:39:26 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 45505  inst.: 5486924 (ipc=123.8) sim_rate=195961 (inst/sec) elapsed = 0:0:00:28 / Fri Jul 27 18:39:27 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(5,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 47005  inst.: 5639028 (ipc=118.2) sim_rate=194449 (inst/sec) elapsed = 0:0:00:29 / Fri Jul 27 18:39:28 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(5,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 48505  inst.: 5796412 (ipc=115.6) sim_rate=193213 (inst/sec) elapsed = 0:0:00:30 / Fri Jul 27 18:39:29 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(6,0,0) tid=(1,3,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(3,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 50005  inst.: 5957628 (ipc=114.2) sim_rate=192181 (inst/sec) elapsed = 0:0:00:31 / Fri Jul 27 18:39:30 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 51505  inst.: 6111180 (ipc=112.5) sim_rate=190974 (inst/sec) elapsed = 0:0:00:32 / Fri Jul 27 18:39:31 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 53005  inst.: 6264916 (ipc=111.3) sim_rate=189845 (inst/sec) elapsed = 0:0:00:33 / Fri Jul 27 18:39:32 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(5,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 54505  inst.: 6427132 (ipc=110.9) sim_rate=189033 (inst/sec) elapsed = 0:0:00:34 / Fri Jul 27 18:39:33 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(3,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 56005  inst.: 6587868 (ipc=110.5) sim_rate=188224 (inst/sec) elapsed = 0:0:00:35 / Fri Jul 27 18:39:34 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(1,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 57505  inst.: 6740276 (ipc=109.7) sim_rate=187229 (inst/sec) elapsed = 0:0:00:36 / Fri Jul 27 18:39:35 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 59005  inst.: 6897092 (ipc=109.3) sim_rate=186407 (inst/sec) elapsed = 0:0:00:37 / Fri Jul 27 18:39:36 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 60505  inst.: 7057756 (ipc=109.1) sim_rate=185730 (inst/sec) elapsed = 0:0:00:38 / Fri Jul 27 18:39:37 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(3,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 62005  inst.: 7214252 (ipc=108.8) sim_rate=184980 (inst/sec) elapsed = 0:0:00:39 / Fri Jul 27 18:39:38 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 63505  inst.: 7364068 (ipc=108.2) sim_rate=184101 (inst/sec) elapsed = 0:0:00:40 / Fri Jul 27 18:39:39 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 64505  inst.: 7475996 (ipc=108.4) sim_rate=182341 (inst/sec) elapsed = 0:0:00:41 / Fri Jul 27 18:39:40 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(6,5,0) tid=(1,3,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(1,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 66005  inst.: 7627508 (ipc=107.9) sim_rate=181607 (inst/sec) elapsed = 0:0:00:42 / Fri Jul 27 18:39:41 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 67505  inst.: 7785508 (ipc=107.8) sim_rate=181058 (inst/sec) elapsed = 0:0:00:43 / Fri Jul 27 18:39:42 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(4,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(5,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 69005  inst.: 7941492 (ipc=107.6) sim_rate=180488 (inst/sec) elapsed = 0:0:00:44 / Fri Jul 27 18:39:43 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 70505  inst.: 8100492 (ipc=107.5) sim_rate=180010 (inst/sec) elapsed = 0:0:00:45 / Fri Jul 27 18:39:44 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 72005  inst.: 8251316 (ipc=107.2) sim_rate=179376 (inst/sec) elapsed = 0:0:00:46 / Fri Jul 27 18:39:45 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 73505  inst.: 8411676 (ipc=107.1) sim_rate=178971 (inst/sec) elapsed = 0:0:00:47 / Fri Jul 27 18:39:46 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(4,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 75005  inst.: 8567132 (ipc=107.0) sim_rate=178481 (inst/sec) elapsed = 0:0:00:48 / Fri Jul 27 18:39:47 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(5,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 76505  inst.: 8720236 (ipc=106.8) sim_rate=177964 (inst/sec) elapsed = 0:0:00:49 / Fri Jul 27 18:39:48 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(5,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 78005  inst.: 8871764 (ipc=106.5) sim_rate=177435 (inst/sec) elapsed = 0:0:00:50 / Fri Jul 27 18:39:49 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(5,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 79505  inst.: 9030460 (ipc=106.5) sim_rate=177067 (inst/sec) elapsed = 0:0:00:51 / Fri Jul 27 18:39:50 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 81005  inst.: 9185396 (ipc=106.4) sim_rate=176642 (inst/sec) elapsed = 0:0:00:52 / Fri Jul 27 18:39:51 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 82505  inst.: 9341060 (ipc=106.3) sim_rate=176246 (inst/sec) elapsed = 0:0:00:53 / Fri Jul 27 18:39:52 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(4,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 84005  inst.: 9499932 (ipc=106.3) sim_rate=175924 (inst/sec) elapsed = 0:0:00:54 / Fri Jul 27 18:39:53 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(4,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 85505  inst.: 9656596 (ipc=106.2) sim_rate=175574 (inst/sec) elapsed = 0:0:00:55 / Fri Jul 27 18:39:54 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 87005  inst.: 9811948 (ipc=106.1) sim_rate=175213 (inst/sec) elapsed = 0:0:00:56 / Fri Jul 27 18:39:55 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(3,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 88505  inst.: 9973956 (ipc=106.2) sim_rate=174981 (inst/sec) elapsed = 0:0:00:57 / Fri Jul 27 18:39:56 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(1,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 89505  inst.: 10076132 (ipc=106.1) sim_rate=173726 (inst/sec) elapsed = 0:0:00:58 / Fri Jul 27 18:39:57 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(1,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(0,7,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 91005  inst.: 10237068 (ipc=106.1) sim_rate=173509 (inst/sec) elapsed = 0:0:00:59 / Fri Jul 27 18:39:58 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 92505  inst.: 10393044 (ipc=106.1) sim_rate=173217 (inst/sec) elapsed = 0:0:01:00 / Fri Jul 27 18:39:59 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(4,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 94005  inst.: 10546628 (ipc=106.0) sim_rate=172895 (inst/sec) elapsed = 0:0:01:01 / Fri Jul 27 18:40:00 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 95505  inst.: 10700492 (ipc=105.9) sim_rate=172588 (inst/sec) elapsed = 0:0:01:02 / Fri Jul 27 18:40:01 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 97005  inst.: 10857940 (ipc=105.9) sim_rate=172348 (inst/sec) elapsed = 0:0:01:03 / Fri Jul 27 18:40:02 2018
GPGPU-Sim uArch: cycles simulated: 97505  inst.: 10911340 (ipc=105.9) sim_rate=170489 (inst/sec) elapsed = 0:0:01:04 / Fri Jul 27 18:40:03 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 99005  inst.: 11067052 (ipc=105.8) sim_rate=170262 (inst/sec) elapsed = 0:0:01:05 / Fri Jul 27 18:40:04 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 100505  inst.: 11223164 (ipc=105.8) sim_rate=170047 (inst/sec) elapsed = 0:0:01:06 / Fri Jul 27 18:40:05 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(3,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 102005  inst.: 11375892 (ipc=105.7) sim_rate=169789 (inst/sec) elapsed = 0:0:01:07 / Fri Jul 27 18:40:06 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 103505  inst.: 11533196 (ipc=105.7) sim_rate=169605 (inst/sec) elapsed = 0:0:01:08 / Fri Jul 27 18:40:07 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 105005  inst.: 11692420 (ipc=105.7) sim_rate=169455 (inst/sec) elapsed = 0:0:01:09 / Fri Jul 27 18:40:08 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 106505  inst.: 11843596 (ipc=105.6) sim_rate=169194 (inst/sec) elapsed = 0:0:01:10 / Fri Jul 27 18:40:09 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 108005  inst.: 12000404 (ipc=105.5) sim_rate=169019 (inst/sec) elapsed = 0:0:01:11 / Fri Jul 27 18:40:10 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 109505  inst.: 12158172 (ipc=105.5) sim_rate=168863 (inst/sec) elapsed = 0:0:01:12 / Fri Jul 27 18:40:11 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 111005  inst.: 12317220 (ipc=105.5) sim_rate=168729 (inst/sec) elapsed = 0:0:01:13 / Fri Jul 27 18:40:12 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 112505  inst.: 12466780 (ipc=105.4) sim_rate=168470 (inst/sec) elapsed = 0:0:01:14 / Fri Jul 27 18:40:13 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(2,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 113505  inst.: 12575708 (ipc=105.5) sim_rate=167676 (inst/sec) elapsed = 0:0:01:15 / Fri Jul 27 18:40:14 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 115005  inst.: 12732308 (ipc=105.4) sim_rate=167530 (inst/sec) elapsed = 0:0:01:16 / Fri Jul 27 18:40:15 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 116505  inst.: 12887980 (ipc=105.4) sim_rate=167376 (inst/sec) elapsed = 0:0:01:17 / Fri Jul 27 18:40:16 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 118005  inst.: 13045156 (ipc=105.4) sim_rate=167245 (inst/sec) elapsed = 0:0:01:18 / Fri Jul 27 18:40:17 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 119505  inst.: 13199348 (ipc=105.3) sim_rate=167080 (inst/sec) elapsed = 0:0:01:19 / Fri Jul 27 18:40:18 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(5,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 121005  inst.: 13351548 (ipc=105.3) sim_rate=166894 (inst/sec) elapsed = 0:0:01:20 / Fri Jul 27 18:40:19 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 122505  inst.: 13505876 (ipc=105.2) sim_rate=166739 (inst/sec) elapsed = 0:0:01:21 / Fri Jul 27 18:40:20 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(2,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 124005  inst.: 13658364 (ipc=105.2) sim_rate=166565 (inst/sec) elapsed = 0:0:01:22 / Fri Jul 27 18:40:21 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 125505  inst.: 13818324 (ipc=105.2) sim_rate=166485 (inst/sec) elapsed = 0:0:01:23 / Fri Jul 27 18:40:22 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 127005  inst.: 13975716 (ipc=105.2) sim_rate=166377 (inst/sec) elapsed = 0:0:01:24 / Fri Jul 27 18:40:23 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 128505  inst.: 14130076 (ipc=105.1) sim_rate=166236 (inst/sec) elapsed = 0:0:01:25 / Fri Jul 27 18:40:24 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 130005  inst.: 14286116 (ipc=105.1) sim_rate=166117 (inst/sec) elapsed = 0:0:01:26 / Fri Jul 27 18:40:25 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 131505  inst.: 14440996 (ipc=105.1) sim_rate=165988 (inst/sec) elapsed = 0:0:01:27 / Fri Jul 27 18:40:26 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 133005  inst.: 14591252 (ipc=105.0) sim_rate=165809 (inst/sec) elapsed = 0:0:01:28 / Fri Jul 27 18:40:27 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(4,7,0) tid=(7,6,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 134505  inst.: 14749476 (ipc=105.0) sim_rate=165724 (inst/sec) elapsed = 0:0:01:29 / Fri Jul 27 18:40:28 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 136005  inst.: 14908588 (ipc=105.0) sim_rate=165650 (inst/sec) elapsed = 0:0:01:30 / Fri Jul 27 18:40:29 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 137505  inst.: 15063732 (ipc=105.0) sim_rate=165535 (inst/sec) elapsed = 0:0:01:31 / Fri Jul 27 18:40:30 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 139005  inst.: 15219580 (ipc=105.0) sim_rate=165430 (inst/sec) elapsed = 0:0:01:32 / Fri Jul 27 18:40:31 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 140505  inst.: 15375364 (ipc=105.0) sim_rate=165326 (inst/sec) elapsed = 0:0:01:33 / Fri Jul 27 18:40:32 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(4,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(5,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 142005  inst.: 15528868 (ipc=104.9) sim_rate=165200 (inst/sec) elapsed = 0:0:01:34 / Fri Jul 27 18:40:33 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(5,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 143505  inst.: 15687780 (ipc=105.0) sim_rate=165134 (inst/sec) elapsed = 0:0:01:35 / Fri Jul 27 18:40:34 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 145005  inst.: 15845756 (ipc=105.0) sim_rate=165059 (inst/sec) elapsed = 0:0:01:36 / Fri Jul 27 18:40:35 2018
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 146505  inst.: 16002812 (ipc=105.0) sim_rate=164977 (inst/sec) elapsed = 0:0:01:37 / Fri Jul 27 18:40:36 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 147505  inst.: 16106900 (ipc=105.0) sim_rate=164356 (inst/sec) elapsed = 0:0:01:38 / Fri Jul 27 18:40:37 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(0,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 149005  inst.: 16264524 (ipc=105.0) sim_rate=164288 (inst/sec) elapsed = 0:0:01:39 / Fri Jul 27 18:40:38 2018
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(0,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(0,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 150505  inst.: 16415660 (ipc=104.9) sim_rate=164156 (inst/sec) elapsed = 0:0:01:40 / Fri Jul 27 18:40:39 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 152005  inst.: 16572540 (ipc=104.9) sim_rate=164084 (inst/sec) elapsed = 0:0:01:41 / Fri Jul 27 18:40:40 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 153505  inst.: 16731420 (ipc=104.9) sim_rate=164033 (inst/sec) elapsed = 0:0:01:42 / Fri Jul 27 18:40:41 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 155005  inst.: 16886020 (ipc=104.9) sim_rate=163941 (inst/sec) elapsed = 0:0:01:43 / Fri Jul 27 18:40:42 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 156505  inst.: 17040804 (ipc=104.9) sim_rate=163853 (inst/sec) elapsed = 0:0:01:44 / Fri Jul 27 18:40:43 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(5,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 158005  inst.: 17202732 (ipc=104.9) sim_rate=163835 (inst/sec) elapsed = 0:0:01:45 / Fri Jul 27 18:40:44 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 159505  inst.: 17357028 (ipc=104.9) sim_rate=163745 (inst/sec) elapsed = 0:0:01:46 / Fri Jul 27 18:40:45 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(2,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 161005  inst.: 17513196 (ipc=104.9) sim_rate=163674 (inst/sec) elapsed = 0:0:01:47 / Fri Jul 27 18:40:46 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 162505  inst.: 17671092 (ipc=104.9) sim_rate=163621 (inst/sec) elapsed = 0:0:01:48 / Fri Jul 27 18:40:47 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 164005  inst.: 17831220 (ipc=104.9) sim_rate=163589 (inst/sec) elapsed = 0:0:01:49 / Fri Jul 27 18:40:48 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 165505  inst.: 17985076 (ipc=104.9) sim_rate=163500 (inst/sec) elapsed = 0:0:01:50 / Fri Jul 27 18:40:49 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(5,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 167005  inst.: 18143876 (ipc=104.9) sim_rate=163458 (inst/sec) elapsed = 0:0:01:51 / Fri Jul 27 18:40:50 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 168505  inst.: 18298940 (ipc=104.9) sim_rate=163383 (inst/sec) elapsed = 0:0:01:52 / Fri Jul 27 18:40:51 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 169505  inst.: 18406788 (ipc=104.9) sim_rate=162891 (inst/sec) elapsed = 0:0:01:53 / Fri Jul 27 18:40:52 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(4,7,0) tid=(7,7,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 171005  inst.: 18566444 (ipc=104.9) sim_rate=162863 (inst/sec) elapsed = 0:0:01:54 / Fri Jul 27 18:40:53 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 172505  inst.: 18727484 (ipc=104.9) sim_rate=162847 (inst/sec) elapsed = 0:0:01:55 / Fri Jul 27 18:40:54 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (132073,41005), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (132100,41005), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (132146,41005), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (132148,41005), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (132167,41005), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (132198,41005), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (132222,41005), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (132237,41005), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (132287,41005), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (132305,41005), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (132388,41005), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(3,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 174005  inst.: 18863052 (ipc=104.8) sim_rate=162612 (inst/sec) elapsed = 0:0:01:56 / Fri Jul 27 18:40:55 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (133081,41005), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (133117,41005), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (133138,41005), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (133215,41005), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (134487,41005), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (134508,41005), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (134535,41005), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (134547,41005), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (134561,41005), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (134582,41005), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (134657,41005), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (134676,41005), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (134697,41005), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (134709,41005), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (134736,41005), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 176005  inst.: 19006540 (ipc=104.3) sim_rate=162449 (inst/sec) elapsed = 0:0:01:57 / Fri Jul 27 18:40:56 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (135297,41005), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (135494,41005), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (135528,41005), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (135543,41005), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (135746,41005), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (135929,41005), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (135965,41005), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (136073,41005), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (136088,41005), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (136109,41005), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (136145,41005), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(2,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 180005  inst.: 19153292 (ipc=102.3) sim_rate=162316 (inst/sec) elapsed = 0:0:01:58 / Fri Jul 27 18:40:57 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (139853,41005), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (139904,41005), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (139925,41005), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 185005  inst.: 19289220 (ipc=99.7) sim_rate=162094 (inst/sec) elapsed = 0:0:01:59 / Fri Jul 27 18:40:58 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 190005  inst.: 19420012 (ipc=97.3) sim_rate=161833 (inst/sec) elapsed = 0:0:02:00 / Fri Jul 27 18:40:59 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (149561,41005), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (149756,41005), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (149807,41005), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (149822,41005), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (150187,41005), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (150238,41005), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (150259,41005), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (150295,41005), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (152420,41005), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (152475,41005), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (152663,41005), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (152667,41005), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (152675,41005), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (152718,41005), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (152739,41005), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (152775,41005), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 13.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 152776
gpu_sim_insn = 14548864
gpu_ipc =      95.2300
gpu_tot_sim_cycle = 193781
gpu_tot_sim_insn = 19478500
gpu_tot_ipc =     100.5181
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1717
gpu_stall_icnt2sh    = 38404
gpu_total_sim_rate=162320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383865
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 43728, Miss = 22337, Miss_rate = 0.511, Pending_hits = 3633, Reservation_fails = 48971
	L1D_cache_core[1]: Access = 45257, Miss = 23092, Miss_rate = 0.510, Pending_hits = 3295, Reservation_fails = 44585
	L1D_cache_core[2]: Access = 46568, Miss = 23491, Miss_rate = 0.504, Pending_hits = 3223, Reservation_fails = 46660
	L1D_cache_core[3]: Access = 45148, Miss = 23072, Miss_rate = 0.511, Pending_hits = 3260, Reservation_fails = 45187
	L1D_cache_core[4]: Access = 45172, Miss = 23044, Miss_rate = 0.510, Pending_hits = 3311, Reservation_fails = 44700
	L1D_cache_core[5]: Access = 44850, Miss = 22338, Miss_rate = 0.498, Pending_hits = 3713, Reservation_fails = 44032
	L1D_cache_core[6]: Access = 33710, Miss = 17003, Miss_rate = 0.504, Pending_hits = 2780, Reservation_fails = 29838
	L1D_cache_core[7]: Access = 35225, Miss = 17886, Miss_rate = 0.508, Pending_hits = 2793, Reservation_fails = 29353
	L1D_cache_core[8]: Access = 35952, Miss = 18403, Miss_rate = 0.512, Pending_hits = 2757, Reservation_fails = 25433
	L1D_cache_core[9]: Access = 36599, Miss = 18955, Miss_rate = 0.518, Pending_hits = 2761, Reservation_fails = 35118
	L1D_cache_core[10]: Access = 45280, Miss = 23091, Miss_rate = 0.510, Pending_hits = 3280, Reservation_fails = 43733
	L1D_cache_core[11]: Access = 45016, Miss = 23106, Miss_rate = 0.513, Pending_hits = 3288, Reservation_fails = 45226
	L1D_cache_core[12]: Access = 45938, Miss = 23097, Miss_rate = 0.503, Pending_hits = 3294, Reservation_fails = 44519
	L1D_cache_core[13]: Access = 45241, Miss = 22594, Miss_rate = 0.499, Pending_hits = 3739, Reservation_fails = 43347
	L1D_cache_core[14]: Access = 45069, Miss = 23119, Miss_rate = 0.513, Pending_hits = 3681, Reservation_fails = 47610
	L1D_total_cache_accesses = 638753
	L1D_total_cache_misses = 324628
	L1D_total_cache_miss_rate = 0.5082
	L1D_total_cache_pending_hits = 48808
	L1D_total_cache_reservation_fails = 618312
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 6680
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0671
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 181228
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 437084
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 381398
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5161, 5161, 5161, 5161, 5161, 5161, 5161, 5161, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22126272
gpgpu_n_tot_w_icount = 691446
gpgpu_n_stall_shd_mem = 1051385
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33854
gpgpu_n_mem_write_global = 293526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3871680
gpgpu_n_store_insn = 1951680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1051385
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1377942	W0_Idle:88660	W0_Scoreboard:2739610	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72466	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:580336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 270832 {8:33854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19687344 {40:161504,72:73872,136:58150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4604144 {136:33854,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2348208 {8:293526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 644 
averagemflatency = 182 
max_icnt2mem_latency = 287 
max_icnt2sh_latency = 193780 
mrq_lat_table:2921 	1533 	1674 	330 	321 	47 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	325447 	1920 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21614 	47620 	191446 	66831 	58 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16356 	12920 	3922 	664 	7 	0 	0 	0 	178 	271 	10160 	21753 	45808 	122829 	92527 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	381 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[11]:        28         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28         0         1         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         1         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         5         6         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[23]:        28         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[24]:        28         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[25]:        28         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882      1942      1904       930       901      1939         0         0         0         0         0         0         0         0         0 
dram[1]:      2192      1938      1938      1900       951       870      1959         0         0         0         0         0         0         0         0         0 
dram[2]:      2144      1942      1934      1896       950       869      1955         0         0         0         0         0         0         0         0         0 
dram[3]:      2210      1946      2081      2056       982       882      1928         0         0         0         0         0         0         0         0         0 
dram[4]:      2221      1943      1968      1922       900      2660      1926         0         0         0         0         0         0         0         0         0 
dram[5]:      2234      1949      1964      1918       895       908      1935         0         0         0         0         0         0         0         0         0 
dram[6]:      2174      1953      1960      1914       890       904         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2252      1957      2242      2079       886       911         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2090      1967      2170      2068       911       926         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2421      1970      2157      2572       905       924         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2438      1896      2146      2558       920       933         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2445      1900      2284      2607       933       891         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2462      2537      1320      2618       932      5781         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2323      3179      1309      2667       964       884         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2155      3201      2206      2726       957       878         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1315      3251      2308      2777       972       895         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1794      3242      2295      2823       922       891         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2203      3285      2266      2607       916       912         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2590      3388      2253      2621       870       919         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2611      3466      2332      2592       869       916         0         0         0         0         0         0         0         0         0         0 
dram[20]:      2618      3560      1868      2674       859       943         0         0         0         0         0         0         0         0         0         0 
dram[21]:      2636      2716      1864      2720       855       937         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2642      3322      1859      2777       869       951         0         0         0         0         0         0         0         0         0         0 
dram[23]:      2681      3353      1892      2833       874       878         0         0         0         0         0         0         0         0         0         0 
dram[24]:      2694      3414      1879      2885       886       874         0         0         0         0         0         0         0         0         0         0 
dram[25]:      2818      3420      1875      2558       886       890         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2315      3460      1869      2582       897       863         0         0         0         0         0         0         0         0         0         0 
dram[27]:      2766      3578      1910      2596       911       862         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2777      3638      1905      2607       916       895         0         0         0         0         0         0         0         0         0         0 
dram[29]:      2783      3670      1884      2684       924       891         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2802      2827      1880      2794       887       928         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2811      3490      2037      2825       884       924         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 35.000000 36.000000 38.000000 36.000000 17.000000 17.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 34.000000 38.000000 36.000000 17.000000 17.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 38.000000 36.000000 17.000000 17.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 38.000000 36.000000 17.000000 17.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 38.000000 36.000000 17.000000 17.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 38.000000 36.000000 17.000000 17.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 38.000000 36.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 11.333333 34.000000 38.000000 36.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.333333 34.000000 38.000000 36.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 36.000000 34.000000 38.000000 38.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 36.000000 36.000000 38.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.333333 36.000000 36.000000 38.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.666667 36.000000 18.500000 38.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.500000 35.000000 18.500000 38.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 19.000000 34.000000 36.000000 38.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 19.000000 34.000000 36.000000 38.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 19.000000 34.000000 36.000000 38.000000 17.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 36.000000 34.000000 36.000000 38.000000 17.500000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 36.000000 34.000000 36.000000 38.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 36.000000 34.000000 36.000000 38.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 36.000000 34.000000 36.000000 38.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 36.000000 32.000000 36.000000 38.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 36.000000 32.000000 36.000000 38.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 12.666667 32.000000 36.000000 36.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 12.666667 32.000000 36.000000 36.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 12.666667 32.000000 36.000000 36.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 36.000000 32.000000 36.000000 36.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 36.000000 32.000000 36.000000 36.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 36.000000 32.000000 36.000000 36.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 36.000000 32.000000 36.000000 36.000000 17.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 36.000000 32.000000 36.000000 36.000000 17.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 36.000000 32.000000 36.000000 36.000000 17.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6827/284 = 24.038733
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        26        20        20        34        34         2         0         0         0         0         0         0         0         0         0 
dram[1]:        26        26        20        20        34        34         2         0         0         0         0         0         0         0         0         0 
dram[2]:        26        26        20        20        34        34         2         0         0         0         0         0         0         0         0         0 
dram[3]:        26        26        20        20        34        34         2         0         0         0         0         0         0         0         0         0 
dram[4]:        26        26        20        20        34        34         2         0         0         0         0         0         0         0         0         0 
dram[5]:        26        26        20        20        34        34         2         0         0         0         0         0         0         0         0         0 
dram[6]:        27        26        20        20        34        34         0         0         0         0         0         0         0         0         0         0 
dram[7]:        26        26        20        20        34        34         0         0         0         0         0         0         0         0         0         0 
dram[8]:        27        26        20        20        34        34         0         0         0         0         0         0         0         0         0         0 
dram[9]:        26        26        20        20        34        34         0         0         0         0         0         0         0         0         0         0 
dram[10]:        26        28        20        20        34        34         0         0         0         0         0         0         0         0         0         0 
dram[11]:        27        28        20        20        34        34         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28        28        21        20        34        34         0         0         0         0         0         0         0         0         0         0 
dram[13]:        27        27        21        20        34        34         0         0         0         0         0         0         0         0         0         0 
dram[14]:        28        26        20        20        34        34         0         0         0         0         0         0         0         0         0         0 
dram[15]:        28        26        20        20        34        34         0         0         0         0         0         0         0         0         0         0 
dram[16]:        28        26        20        20        34        36         0         0         0         0         0         0         0         0         0         0 
dram[17]:        26        26        20        20        35        36         0         0         0         0         0         0         0         0         0         0 
dram[18]:        26        26        20        20        36        36         0         0         0         0         0         0         0         0         0         0 
dram[19]:        26        26        20        20        36        36         0         0         0         0         0         0         0         0         0         0 
dram[20]:        26        26        20        20        36        36         0         0         0         0         0         0         0         0         0         0 
dram[21]:        26        26        20        20        36        36         0         0         0         0         0         0         0         0         0         0 
dram[22]:        26        26        20        20        36        36         0         0         0         0         0         0         0         0         0         0 
dram[23]:        28        26        20        18        36        36         0         0         0         0         0         0         0         0         0         0 
dram[24]:        28        26        20        18        36        36         0         0         0         0         0         0         0         0         0         0 
dram[25]:        28        26        20        18        36        36         0         0         0         0         0         0         0         0         0         0 
dram[26]:        26        26        20        18        36        36         0         0         0         0         0         0         0         0         0         0 
dram[27]:        26        26        20        18        36        36         0         0         0         0         0         0         0         0         0         0 
dram[28]:        26        26        20        18        36        36         0         0         0         0         0         0         0         0         0         0 
dram[29]:        26        26        20        18        34        36         0         0         0         0         0         0         0         0         0         0 
dram[30]:        26        26        20        18        34        36         0         0         0         0         0         0         0         0         0         0 
dram[31]:        26        26        20        18        34        36         0         0         0         0         0         0         0         0         0         0 
total reads: 5197
min_bank_accesses = 0!
chip skew: 165/160 = 1.03
number of total write accesses:
dram[0]:         8        10        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 54/50 = 1.08
average mf latency per bank:
dram[0]:       4862      2958        98        99     29851     31770      1294    none      none      none      none      none      none      none      none      none  
dram[1]:       4855      3036        99       107     35284     31062      1173    none      none      none      none      none      none      none      none      none  
dram[2]:       4793      3279        99       108     28837      2228      1248    none      none      none      none      none      none      none      none      none  
dram[3]:       4172      3846        93       104     24996      2078      1323    none      none      none      none      none      none      none      none      none  
dram[4]:       4063      2469        94        96     29712      1966      1321    none      none      none      none      none      none      none      none      none  
dram[5]:       4233      3097        99       104     29120      1988      1067    none      none      none      none      none      none      none      none      none  
dram[6]:       4617      2793       102       103     26913      2157    none      none      none      none      none      none      none      none      none      none  
dram[7]:       3937      2953        92       102     32042      2138    none      none      none      none      none      none      none      none      none      none  
dram[8]:       3506      2327        90       100     32041      2210    none      none      none      none      none      none      none      none      none      none  
dram[9]:       3542      3032        97        91     25643      2068    none      none      none      none      none      none      none      none      none      none  
dram[10]:       3452      3670       100        93     30647      2246    none      none      none      none      none      none      none      none      none      none  
dram[11]:       3262      3553        98        90     30092      2205    none      none      none      none      none      none      none      none      none      none  
dram[12]:       3471      3519       223        95     29383      2151    none      none      none      none      none      none      none      none      none      none  
dram[13]:       3692      4048       217        94     32147      2103    none      none      none      none      none      none      none      none      none      none  
dram[14]:       2901      4065       101        93     32033      2316    none      none      none      none      none      none      none      none      none      none  
dram[15]:       2909      3671        97        90     26024      2269    none      none      none      none      none      none      none      none      none      none  
dram[16]:       4258      4100        96        92     31064     23614    none      none      none      none      none      none      none      none      none      none  
dram[17]:       3962      4180       106        92     29802     28052    none      none      none      none      none      none      none      none      none      none  
dram[18]:       4041      4398       103        91     24801     27095    none      none      none      none      none      none      none      none      none      none  
dram[19]:       3743      4754       100        94     30632     27394    none      none      none      none      none      none      none      none      none      none  
dram[20]:       3488      3495       106        93     30493     30477    none      none      none      none      none      none      none      none      none      none  
dram[21]:       3953      3783       103        93     24641     29913    none      none      none      none      none      none      none      none      none      none  
dram[22]:       3655      4221        99        94     26767     24293    none      none      none      none      none      none      none      none      none      none  
dram[23]:       3540      4204       102        86     31353     27944    none      none      none      none      none      none      none      none      none      none  
dram[24]:       3398      3725       104        86     26501     27261    none      none      none      none      none      none      none      none      none      none  
dram[25]:       3623      4254       102        85     27855     23867    none      none      none      none      none      none      none      none      none      none  
dram[26]:       3686      4412       110        85     32486     30027    none      none      none      none      none      none      none      none      none      none  
dram[27]:       3327      3942       101        86     27301     30022    none      none      none      none      none      none      none      none      none      none  
dram[28]:       3282      4206       101        86     24350     24066    none      none      none      none      none      none      none      none      none      none  
dram[29]:       3623      3801        96        86     30757     26510    none      none      none      none      none      none      none      none      none      none  
dram[30]:       3007      4383        98        85     30107     30635    none      none      none      none      none      none      none      none      none      none  
dram[31]:       2711      4622       106        86     26926     26734    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        410       327       356       245       379       381       247         0         0         0         0         0         0         0         0         0
dram[1]:        350       403       370       414       308       309       257         0         0         0         0         0         0         0         0         0
dram[2]:        281       346       378       422       402       343       235         0         0         0         0         0         0         0         0         0
dram[3]:        343       353       238       301       308       305       252         0         0         0         0         0         0         0         0         0
dram[4]:        283       346       276       229       325       340       259         0         0         0         0         0         0         0         0         0
dram[5]:        285       328       368       304       320       318       223         0         0         0         0         0         0         0         0         0
dram[6]:        386       336       376       312       246       288         0         0         0         0         0         0         0         0         0         0
dram[7]:        369       407       234       267       277       319         0         0         0         0         0         0         0         0         0         0
dram[8]:        264       275       190       287       312       332         0         0         0         0         0         0         0         0         0         0
dram[9]:        293       268       289       199       466       332         0         0         0         0         0         0         0         0         0         0
dram[10]:        381       413       236       271       348       349         0         0         0         0         0         0         0         0         0         0
dram[11]:        322       315       247       202       373       358         0         0         0         0         0         0         0         0         0         0
dram[12]:        364       336       406       277       398       400         0         0         0         0         0         0         0         0         0         0
dram[13]:        396       407       413       277       408       361         0         0         0         0         0         0         0         0         0         0
dram[14]:        310       314       259       225       384       309         0         0         0         0         0         0         0         0         0         0
dram[15]:        287       324       229       189       328       317         0         0         0         0         0         0         0         0         0         0
dram[16]:        323       351       205       210       610       475         0         0         0         0         0         0         0         0         0         0
dram[17]:        403       343       276       222       475       434         0         0         0         0         0         0         0         0         0         0
dram[18]:        290       321       294       217       307       280         0         0         0         0         0         0         0         0         0         0
dram[19]:        396       349       275       235       343       340         0         0         0         0         0         0         0         0         0         0
dram[20]:        293       305       241       250       401       407         0         0         0         0         0         0         0         0         0         0
dram[21]:        279       312       277       232       424       397         0         0         0         0         0         0         0         0         0         0
dram[22]:        275       320       280       223       637       644         0         0         0         0         0         0         0         0         0         0
dram[23]:        365       415       286       187       548       538         0         0         0         0         0         0         0         0         0         0
dram[24]:        373       403       283       191       403       360         0         0         0         0         0         0         0         0         0         0
dram[25]:        288       330       367       195       450       379         0         0         0         0         0         0         0         0         0         0
dram[26]:        473       423       341       195       301       281         0         0         0         0         0         0         0         0         0         0
dram[27]:        316       364       247       195       300       317         0         0         0         0         0         0         0         0         0         0
dram[28]:        314       345       247       194       349       281         0         0         0         0         0         0         0         0         0         0
dram[29]:        303       349       236       192       503       377         0         0         0         0         0         0         0         0         0         0
dram[30]:        376       397       245       195       301       306         0         0         0         0         0         0         0         0         0         0
dram[31]:        455       532       308       199       402       389         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147106 n_act=10 n_pre=3 n_req=215 n_rd=326 n_write=104 bw_util=0.005829
n_activity=2020 dram_eff=0.4257
bk0: 54a 147307i bk1: 52a 147275i bk2: 40a 147188i bk3: 40a 147206i bk4: 68a 147391i bk5: 68a 147388i bk6: 4a 147527i bk7: 0a 147543i bk8: 0a 147545i bk9: 0a 147548i bk10: 0a 147548i bk11: 0a 147548i bk12: 0a 147549i bk13: 0a 147550i bk14: 0a 147550i bk15: 0a 147552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00243309
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147114 n_act=9 n_pre=2 n_req=212 n_rd=324 n_write=100 bw_util=0.005747
n_activity=1949 dram_eff=0.4351
bk0: 52a 147304i bk1: 52a 147268i bk2: 40a 147168i bk3: 40a 147146i bk4: 68a 147394i bk5: 68a 147391i bk6: 4a 147527i bk7: 0a 147544i bk8: 0a 147544i bk9: 0a 147547i bk10: 0a 147548i bk11: 0a 147548i bk12: 0a 147550i bk13: 0a 147550i bk14: 0a 147551i bk15: 0a 147552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00312439
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147114 n_act=9 n_pre=2 n_req=212 n_rd=324 n_write=100 bw_util=0.005747
n_activity=1959 dram_eff=0.4329
bk0: 52a 147310i bk1: 52a 147283i bk2: 40a 147157i bk3: 40a 147134i bk4: 68a 147393i bk5: 68a 147395i bk6: 4a 147528i bk7: 0a 147545i bk8: 0a 147545i bk9: 0a 147546i bk10: 0a 147548i bk11: 0a 147549i bk12: 0a 147550i bk13: 0a 147550i bk14: 0a 147551i bk15: 0a 147552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0028804
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147114 n_act=9 n_pre=2 n_req=212 n_rd=324 n_write=100 bw_util=0.005747
n_activity=1975 dram_eff=0.4294
bk0: 52a 147315i bk1: 52a 147279i bk2: 40a 147210i bk3: 40a 147167i bk4: 68a 147391i bk5: 68a 147380i bk6: 4a 147527i bk7: 0a 147544i bk8: 0a 147546i bk9: 0a 147547i bk10: 0a 147547i bk11: 0a 147547i bk12: 0a 147550i bk13: 0a 147550i bk14: 0a 147552i bk15: 0a 147552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00285329
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147114 n_act=9 n_pre=2 n_req=212 n_rd=324 n_write=100 bw_util=0.005747
n_activity=1960 dram_eff=0.4327
bk0: 52a 147315i bk1: 52a 147290i bk2: 40a 147173i bk3: 40a 147222i bk4: 68a 147387i bk5: 68a 147393i bk6: 4a 147528i bk7: 0a 147544i bk8: 0a 147547i bk9: 0a 147548i bk10: 0a 147548i bk11: 0a 147548i bk12: 0a 147548i bk13: 0a 147549i bk14: 0a 147551i bk15: 0a 147552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00267708
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147114 n_act=9 n_pre=2 n_req=212 n_rd=324 n_write=100 bw_util=0.005747
n_activity=1974 dram_eff=0.4296
bk0: 52a 147320i bk1: 52a 147308i bk2: 40a 147196i bk3: 40a 147202i bk4: 68a 147394i bk5: 68a 147387i bk6: 4a 147528i bk7: 0a 147546i bk8: 0a 147546i bk9: 0a 147547i bk10: 0a 147548i bk11: 0a 147548i bk12: 0a 147549i bk13: 0a 147549i bk14: 0a 147550i bk15: 0a 147553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00214166
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147113 n_act=10 n_pre=4 n_req=211 n_rd=322 n_write=100 bw_util=0.00572
n_activity=1981 dram_eff=0.426
bk0: 54a 147311i bk1: 52a 147296i bk2: 40a 147169i bk3: 40a 147218i bk4: 68a 147395i bk5: 68a 147382i bk6: 0a 147544i bk7: 0a 147546i bk8: 0a 147546i bk9: 0a 147547i bk10: 0a 147548i bk11: 0a 147549i bk12: 0a 147550i bk13: 0a 147551i bk14: 0a 147552i bk15: 0a 147554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00286007
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147115 n_act=10 n_pre=4 n_req=210 n_rd=320 n_write=100 bw_util=0.005693
n_activity=1951 dram_eff=0.4305
bk0: 52a 147302i bk1: 52a 147290i bk2: 40a 147195i bk3: 40a 147172i bk4: 68a 147387i bk5: 68a 147388i bk6: 0a 147543i bk7: 0a 147544i bk8: 0a 147545i bk9: 0a 147547i bk10: 0a 147548i bk11: 0a 147549i bk12: 0a 147550i bk13: 0a 147551i bk14: 0a 147552i bk15: 0a 147554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00271774
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147109 n_act=10 n_pre=4 n_req=213 n_rd=322 n_write=104 bw_util=0.005774
n_activity=2007 dram_eff=0.4245
bk0: 54a 147255i bk1: 52a 147306i bk2: 40a 147191i bk3: 40a 147201i bk4: 68a 147394i bk5: 68a 147381i bk6: 0a 147545i bk7: 0a 147547i bk8: 0a 147547i bk9: 0a 147548i bk10: 0a 147548i bk11: 0a 147550i bk12: 0a 147550i bk13: 0a 147551i bk14: 0a 147552i bk15: 0a 147552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00264319
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147111 n_act=8 n_pre=2 n_req=214 n_rd=320 n_write=108 bw_util=0.005801
n_activity=1998 dram_eff=0.4284
bk0: 52a 147285i bk1: 52a 147295i bk2: 40a 147151i bk3: 40a 147185i bk4: 68a 147392i bk5: 68a 147391i bk6: 0a 147546i bk7: 0a 147548i bk8: 0a 147549i bk9: 0a 147549i bk10: 0a 147549i bk11: 0a 147549i bk12: 0a 147549i bk13: 0a 147549i bk14: 0a 147550i bk15: 0a 147550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00322605
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147111 n_act=8 n_pre=2 n_req=214 n_rd=324 n_write=104 bw_util=0.005801
n_activity=1972 dram_eff=0.4341
bk0: 52a 147266i bk1: 56a 147282i bk2: 40a 147187i bk3: 40a 147190i bk4: 68a 147388i bk5: 68a 147389i bk6: 0a 147547i bk7: 0a 147549i bk8: 0a 147549i bk9: 0a 147549i bk10: 0a 147549i bk11: 0a 147549i bk12: 0a 147549i bk13: 0a 147549i bk14: 0a 147550i bk15: 0a 147550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00260253
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147105 n_act=10 n_pre=4 n_req=215 n_rd=326 n_write=104 bw_util=0.005829
n_activity=2001 dram_eff=0.4298
bk0: 54a 147264i bk1: 56a 147267i bk2: 40a 147205i bk3: 40a 147158i bk4: 68a 147390i bk5: 68a 147388i bk6: 0a 147544i bk7: 0a 147546i bk8: 0a 147548i bk9: 0a 147548i bk10: 0a 147550i bk11: 0a 147550i bk12: 0a 147550i bk13: 0a 147550i bk14: 0a 147550i bk15: 0a 147553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00292784
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147099 n_act=11 n_pre=5 n_req=217 n_rd=330 n_write=104 bw_util=0.005883
n_activity=2034 dram_eff=0.4267
bk0: 56a 147270i bk1: 56a 147301i bk2: 42a 147171i bk3: 40a 147196i bk4: 68a 147385i bk5: 68a 147387i bk6: 0a 147545i bk7: 0a 147547i bk8: 0a 147547i bk9: 0a 147549i bk10: 0a 147549i bk11: 0a 147549i bk12: 0a 147550i bk13: 0a 147551i bk14: 0a 147551i bk15: 0a 147553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00282618
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147105 n_act=10 n_pre=4 n_req=215 n_rd=326 n_write=104 bw_util=0.005829
n_activity=2034 dram_eff=0.4228
bk0: 54a 147261i bk1: 54a 147297i bk2: 42a 147201i bk3: 40a 147191i bk4: 68a 147394i bk5: 68a 147395i bk6: 0a 147545i bk7: 0a 147548i bk8: 0a 147549i bk9: 0a 147549i bk10: 0a 147549i bk11: 0a 147549i bk12: 0a 147549i bk13: 0a 147549i bk14: 0a 147549i bk15: 0a 147551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00268385
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147109 n_act=9 n_pre=3 n_req=214 n_rd=324 n_write=104 bw_util=0.005801
n_activity=1990 dram_eff=0.4302
bk0: 56a 147272i bk1: 52a 147303i bk2: 40a 147199i bk3: 40a 147174i bk4: 68a 147389i bk5: 68a 147389i bk6: 0a 147545i bk7: 0a 147546i bk8: 0a 147549i bk9: 0a 147549i bk10: 0a 147549i bk11: 0a 147549i bk12: 0a 147549i bk13: 0a 147549i bk14: 0a 147549i bk15: 0a 147551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00342937
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147109 n_act=9 n_pre=3 n_req=214 n_rd=324 n_write=104 bw_util=0.005801
n_activity=1994 dram_eff=0.4293
bk0: 56a 147264i bk1: 52a 147287i bk2: 40a 147198i bk3: 40a 147193i bk4: 68a 147398i bk5: 68a 147395i bk6: 0a 147546i bk7: 0a 147546i bk8: 0a 147547i bk9: 0a 147548i bk10: 0a 147549i bk11: 0a 147549i bk12: 0a 147549i bk13: 0a 147549i bk14: 0a 147549i bk15: 0a 147551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00215522
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147105 n_act=9 n_pre=3 n_req=216 n_rd=328 n_write=104 bw_util=0.005856
n_activity=2019 dram_eff=0.4279
bk0: 56a 147273i bk1: 52a 147304i bk2: 40a 147223i bk3: 40a 147183i bk4: 68a 147398i bk5: 72a 147375i bk6: 0a 147543i bk7: 0a 147543i bk8: 0a 147544i bk9: 0a 147546i bk10: 0a 147546i bk11: 0a 147548i bk12: 0a 147550i bk13: 0a 147551i bk14: 0a 147551i bk15: 0a 147552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00258897
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147109 n_act=8 n_pre=2 n_req=215 n_rd=326 n_write=104 bw_util=0.005829
n_activity=1989 dram_eff=0.4324
bk0: 52a 147266i bk1: 52a 147320i bk2: 40a 147227i bk3: 40a 147174i bk4: 70a 147385i bk5: 72a 147359i bk6: 0a 147543i bk7: 0a 147545i bk8: 0a 147546i bk9: 0a 147547i bk10: 0a 147547i bk11: 0a 147548i bk12: 0a 147549i bk13: 0a 147550i bk14: 0a 147550i bk15: 0a 147552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00290751
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147107 n_act=8 n_pre=2 n_req=216 n_rd=328 n_write=104 bw_util=0.005856
n_activity=1991 dram_eff=0.434
bk0: 52a 147272i bk1: 52a 147294i bk2: 40a 147230i bk3: 40a 147183i bk4: 72a 147380i bk5: 72a 147379i bk6: 0a 147544i bk7: 0a 147545i bk8: 0a 147547i bk9: 0a 147548i bk10: 0a 147549i bk11: 0a 147549i bk12: 0a 147549i bk13: 0a 147549i bk14: 0a 147550i bk15: 0a 147552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00319216
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147107 n_act=8 n_pre=2 n_req=216 n_rd=328 n_write=104 bw_util=0.005856
n_activity=1979 dram_eff=0.4366
bk0: 52a 147270i bk1: 52a 147295i bk2: 40a 147203i bk3: 40a 147128i bk4: 72a 147383i bk5: 72a 147382i bk6: 0a 147545i bk7: 0a 147545i bk8: 0a 147545i bk9: 0a 147548i bk10: 0a 147548i bk11: 0a 147548i bk12: 0a 147549i bk13: 0a 147549i bk14: 0a 147549i bk15: 0a 147551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00286684
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147107 n_act=8 n_pre=2 n_req=216 n_rd=328 n_write=104 bw_util=0.005856
n_activity=1995 dram_eff=0.4331
bk0: 52a 147276i bk1: 52a 147312i bk2: 40a 147190i bk3: 40a 147147i bk4: 72a 147386i bk5: 72a 147382i bk6: 0a 147545i bk7: 0a 147546i bk8: 0a 147547i bk9: 0a 147548i bk10: 0a 147548i bk11: 0a 147548i bk12: 0a 147548i bk13: 0a 147549i bk14: 0a 147549i bk15: 0a 147552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0032396
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147111 n_act=8 n_pre=2 n_req=214 n_rd=328 n_write=100 bw_util=0.005801
n_activity=1924 dram_eff=0.4449
bk0: 52a 147272i bk1: 52a 147311i bk2: 40a 147186i bk3: 40a 147175i bk4: 72a 147374i bk5: 72a 147372i bk6: 0a 147545i bk7: 0a 147546i bk8: 0a 147547i bk9: 0a 147548i bk10: 0a 147548i bk11: 0a 147548i bk12: 0a 147549i bk13: 0a 147549i bk14: 0a 147550i bk15: 0a 147551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00330738
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147111 n_act=8 n_pre=2 n_req=214 n_rd=328 n_write=100 bw_util=0.005801
n_activity=1934 dram_eff=0.4426
bk0: 52a 147276i bk1: 52a 147310i bk2: 40a 147222i bk3: 40a 147146i bk4: 72a 147375i bk5: 72a 147353i bk6: 0a 147544i bk7: 0a 147544i bk8: 0a 147546i bk9: 0a 147548i bk10: 0a 147548i bk11: 0a 147548i bk12: 0a 147549i bk13: 0a 147549i bk14: 0a 147550i bk15: 0a 147552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384957
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147107 n_act=10 n_pre=4 n_req=214 n_rd=328 n_write=100 bw_util=0.005801
n_activity=1964 dram_eff=0.4358
bk0: 56a 147257i bk1: 52a 147318i bk2: 40a 147214i bk3: 36a 147180i bk4: 72a 147378i bk5: 72a 147376i bk6: 0a 147546i bk7: 0a 147546i bk8: 0a 147546i bk9: 0a 147548i bk10: 0a 147548i bk11: 0a 147548i bk12: 0a 147549i bk13: 0a 147549i bk14: 0a 147551i bk15: 0a 147553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00327349
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147107 n_act=10 n_pre=4 n_req=214 n_rd=328 n_write=100 bw_util=0.005801
n_activity=1970 dram_eff=0.4345
bk0: 56a 147250i bk1: 52a 147307i bk2: 40a 147209i bk3: 36a 147178i bk4: 72a 147380i bk5: 72a 147369i bk6: 0a 147543i bk7: 0a 147545i bk8: 0a 147547i bk9: 0a 147547i bk10: 0a 147548i bk11: 0a 147549i bk12: 0a 147551i bk13: 0a 147551i bk14: 0a 147551i bk15: 0a 147552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00275841
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147107 n_act=10 n_pre=4 n_req=214 n_rd=328 n_write=100 bw_util=0.005801
n_activity=1991 dram_eff=0.4299
bk0: 56a 147266i bk1: 52a 147315i bk2: 40a 147169i bk3: 36a 147197i bk4: 72a 147381i bk5: 72a 147370i bk6: 0a 147544i bk7: 0a 147544i bk8: 0a 147544i bk9: 0a 147546i bk10: 0a 147548i bk11: 0a 147549i bk12: 0a 147550i bk13: 0a 147550i bk14: 0a 147553i bk15: 0a 147553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00320571
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147115 n_act=8 n_pre=2 n_req=212 n_rd=324 n_write=100 bw_util=0.005747
n_activity=1943 dram_eff=0.4364
bk0: 52a 147268i bk1: 52a 147291i bk2: 40a 147166i bk3: 36a 147204i bk4: 72a 147384i bk5: 72a 147380i bk6: 0a 147543i bk7: 0a 147544i bk8: 0a 147547i bk9: 0a 147548i bk10: 0a 147548i bk11: 0a 147548i bk12: 0a 147548i bk13: 0a 147548i bk14: 0a 147550i bk15: 0a 147553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00427655
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147115 n_act=8 n_pre=2 n_req=212 n_rd=324 n_write=100 bw_util=0.005747
n_activity=1979 dram_eff=0.4285
bk0: 52a 147278i bk1: 52a 147327i bk2: 40a 147219i bk3: 36a 147201i bk4: 72a 147388i bk5: 72a 147382i bk6: 0a 147544i bk7: 0a 147545i bk8: 0a 147547i bk9: 0a 147548i bk10: 0a 147548i bk11: 0a 147548i bk12: 0a 147548i bk13: 0a 147548i bk14: 0a 147550i bk15: 0a 147552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00343615
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147115 n_act=8 n_pre=2 n_req=212 n_rd=324 n_write=100 bw_util=0.005747
n_activity=1924 dram_eff=0.4407
bk0: 52a 147275i bk1: 52a 147327i bk2: 40a 147201i bk3: 36a 147164i bk4: 72a 147384i bk5: 72a 147373i bk6: 0a 147544i bk7: 0a 147544i bk8: 0a 147547i bk9: 0a 147547i bk10: 0a 147548i bk11: 0a 147548i bk12: 0a 147548i bk13: 0a 147548i bk14: 0a 147551i bk15: 0a 147552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00298884
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147119 n_act=8 n_pre=2 n_req=210 n_rd=320 n_write=100 bw_util=0.005693
n_activity=1942 dram_eff=0.4325
bk0: 52a 147286i bk1: 52a 147321i bk2: 40a 147222i bk3: 36a 147199i bk4: 68a 147387i bk5: 72a 147384i bk6: 0a 147543i bk7: 0a 147544i bk8: 0a 147547i bk9: 0a 147548i bk10: 0a 147548i bk11: 0a 147548i bk12: 0a 147548i bk13: 0a 147548i bk14: 0a 147550i bk15: 0a 147553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00296173
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147119 n_act=8 n_pre=2 n_req=210 n_rd=320 n_write=100 bw_util=0.005693
n_activity=1929 dram_eff=0.4355
bk0: 52a 147284i bk1: 52a 147293i bk2: 40a 147220i bk3: 36a 147197i bk4: 68a 147394i bk5: 72a 147379i bk6: 0a 147545i bk7: 0a 147546i bk8: 0a 147547i bk9: 0a 147548i bk10: 0a 147548i bk11: 0a 147548i bk12: 0a 147548i bk13: 0a 147548i bk14: 0a 147550i bk15: 0a 147551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00289395
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147549 n_nop=147119 n_act=8 n_pre=2 n_req=210 n_rd=320 n_write=100 bw_util=0.005693
n_activity=1939 dram_eff=0.4332
bk0: 52a 147289i bk1: 52a 147299i bk2: 40a 147219i bk3: 36a 147211i bk4: 68a 147392i bk5: 72a 147377i bk6: 0a 147545i bk7: 0a 147545i bk8: 0a 147547i bk9: 0a 147548i bk10: 0a 147548i bk11: 0a 147548i bk12: 0a 147548i bk13: 0a 147548i bk14: 0a 147550i bk15: 0a 147552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00293462

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12686, Miss = 163, Miss_rate = 0.013, Pending_hits = 37, Reservation_fails = 8
L2_cache_bank[1]: Access = 13626, Miss = 162, Miss_rate = 0.012, Pending_hits = 40, Reservation_fails = 12
L2_cache_bank[2]: Access = 7185, Miss = 162, Miss_rate = 0.023, Pending_hits = 34, Reservation_fails = 9
L2_cache_bank[3]: Access = 6630, Miss = 162, Miss_rate = 0.024, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[4]: Access = 7388, Miss = 162, Miss_rate = 0.022, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[5]: Access = 7515, Miss = 162, Miss_rate = 0.022, Pending_hits = 35, Reservation_fails = 34
L2_cache_bank[6]: Access = 6618, Miss = 161, Miss_rate = 0.024, Pending_hits = 30, Reservation_fails = 27
L2_cache_bank[7]: Access = 7473, Miss = 160, Miss_rate = 0.021, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[8]: Access = 7409, Miss = 161, Miss_rate = 0.022, Pending_hits = 30, Reservation_fails = 16
L2_cache_bank[9]: Access = 6514, Miss = 160, Miss_rate = 0.025, Pending_hits = 40, Reservation_fails = 25
L2_cache_bank[10]: Access = 7587, Miss = 162, Miss_rate = 0.021, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[11]: Access = 7572, Miss = 163, Miss_rate = 0.022, Pending_hits = 23, Reservation_fails = 27
L2_cache_bank[12]: Access = 7225, Miss = 165, Miss_rate = 0.023, Pending_hits = 33, Reservation_fails = 25
L2_cache_bank[13]: Access = 7703, Miss = 163, Miss_rate = 0.021, Pending_hits = 37, Reservation_fails = 11
L2_cache_bank[14]: Access = 7628, Miss = 162, Miss_rate = 0.021, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[15]: Access = 6483, Miss = 162, Miss_rate = 0.025, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[16]: Access = 12266, Miss = 164, Miss_rate = 0.013, Pending_hits = 37, Reservation_fails = 31
L2_cache_bank[17]: Access = 13170, Miss = 163, Miss_rate = 0.012, Pending_hits = 40, Reservation_fails = 42
L2_cache_bank[18]: Access = 12269, Miss = 164, Miss_rate = 0.013, Pending_hits = 35, Reservation_fails = 21
L2_cache_bank[19]: Access = 12799, Miss = 164, Miss_rate = 0.013, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[20]: Access = 12983, Miss = 164, Miss_rate = 0.013, Pending_hits = 39, Reservation_fails = 15
L2_cache_bank[21]: Access = 12088, Miss = 164, Miss_rate = 0.014, Pending_hits = 33, Reservation_fails = 15
L2_cache_bank[22]: Access = 11660, Miss = 164, Miss_rate = 0.014, Pending_hits = 46, Reservation_fails = 19
L2_cache_bank[23]: Access = 13722, Miss = 164, Miss_rate = 0.012, Pending_hits = 63, Reservation_fails = 60
L2_cache_bank[24]: Access = 12584, Miss = 164, Miss_rate = 0.013, Pending_hits = 48, Reservation_fails = 44
L2_cache_bank[25]: Access = 11700, Miss = 164, Miss_rate = 0.014, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[26]: Access = 13625, Miss = 162, Miss_rate = 0.012, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[27]: Access = 12629, Miss = 162, Miss_rate = 0.013, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[28]: Access = 11099, Miss = 162, Miss_rate = 0.015, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[29]: Access = 12614, Miss = 160, Miss_rate = 0.013, Pending_hits = 37, Reservation_fails = 7
L2_cache_bank[30]: Access = 13536, Miss = 160, Miss_rate = 0.012, Pending_hits = 30, Reservation_fails = 5
L2_cache_bank[31]: Access = 11585, Miss = 160, Miss_rate = 0.014, Pending_hits = 40, Reservation_fails = 0
L2_total_cache_accesses = 327571
L2_total_cache_misses = 5197
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 1176
L2_total_cache_reservation_fails = 453
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 291896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 106
L2_cache_data_port_util = 0.105
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=463721
icnt_total_pkts_simt_to_mem=869419
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.8273
	minimum = 6
	maximum = 124
Network latency average = 11.0588
	minimum = 6
	maximum = 108
Slowest packet = 91073
Flit latency average = 11.1564
	minimum = 6
	maximum = 104
Slowest flit = 246087
Fragmentation average = 0.000257036
	minimum = 0
	maximum = 95
Injected packet rate average = 0.0785636
	minimum = 0.0336702 (at node 18)
	maximum = 0.133863 (at node 3)
Accepted packet rate average = 0.0785636
	minimum = 0.0336702 (at node 18)
	maximum = 0.133863 (at node 3)
Injected flit rate average = 0.152131
	minimum = 0.0505315 (at node 18)
	maximum = 0.356411 (at node 3)
Accepted flit rate average= 0.152131
	minimum = 0.0666662 (at node 30)
	maximum = 0.220912 (at node 38)
Injected packet length average = 1.9364
Accepted packet length average = 1.9364
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8233 (6 samples)
	minimum = 6 (6 samples)
	maximum = 121.833 (6 samples)
Network latency average = 13.4018 (6 samples)
	minimum = 6 (6 samples)
	maximum = 107.667 (6 samples)
Flit latency average = 12.5827 (6 samples)
	minimum = 6 (6 samples)
	maximum = 104.333 (6 samples)
Fragmentation average = 4.28393e-05 (6 samples)
	minimum = 0 (6 samples)
	maximum = 15.8333 (6 samples)
Injected packet rate average = 0.0383577 (6 samples)
	minimum = 0.0193331 (6 samples)
	maximum = 0.0856868 (6 samples)
Accepted packet rate average = 0.0383577 (6 samples)
	minimum = 0.0193331 (6 samples)
	maximum = 0.0856868 (6 samples)
Injected flit rate average = 0.0930504 (6 samples)
	minimum = 0.036881 (6 samples)
	maximum = 0.274451 (6 samples)
Accepted flit rate average = 0.0930504 (6 samples)
	minimum = 0.0536121 (6 samples)
	maximum = 0.179242 (6 samples)
Injected packet size average = 2.42586 (6 samples)
Accepted packet size average = 2.42586 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 0 sec (120 sec)
gpgpu_simulation_rate = 162320 (inst/sec)
gpgpu_simulation_rate = 1614 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,193781)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,193781)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,193781)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,193781)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,193781)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,193781)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,193781)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,193781)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,193781)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,193781)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,193781)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,193781)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,193781)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,193781)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,193781)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,193781)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,193781)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,193781)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,193781)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,193781)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,193781)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,193781)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,193781)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,193781)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,193781)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,193781)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,193781)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,193781)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,193781)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,193781)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,193781)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,193781)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,193781)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,193781)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,193781)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,193781)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,193781)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,193781)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,193781)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,193781)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,193781)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,193781)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,193781)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,193781)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,193781)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,193781)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,193781)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,193781)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,193781)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,193781)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,193781)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,193781)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,193781)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,193781)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,193781)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,193781)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 194281  inst.: 19581188 (ipc=205.4) sim_rate=161828 (inst/sec) elapsed = 0:0:02:01 / Fri Jul 27 18:41:00 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (671,193781), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (678,193781), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (685,193781), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (697,193781), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (730,193781), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (731,193781), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (733,193781), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (737,193781), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (743,193781), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (745,193781), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (746,193781), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (747,193781), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (749,193781), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (751,193781), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (753,193781), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (774,193781), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (775,193781), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (777,193781), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (779,193781), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (784,193781), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (790,193781), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (805,193781), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (806,193781), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (816,193781), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (818,193781), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (834,193781), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (840,193781), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (844,193781), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (844,193781), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (847,193781), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (855,193781), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (856,193781), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (861,193781), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (865,193781), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (868,193781), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (874,193781), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (876,193781), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (879,193781), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (886,193781), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (889,193781), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (889,193781), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (905,193781), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (905,193781), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (906,193781), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (906,193781), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (907,193781), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (921,193781), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (924,193781), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (925,193781), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (931,193781), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (932,193781), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (936,193781), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (946,193781), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (948,193781), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (959,193781), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (965,193781), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 13.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 966
gpu_sim_insn = 116864
gpu_ipc =     120.9772
gpu_tot_sim_cycle = 194747
gpu_tot_sim_insn = 19595364
gpu_tot_ipc =     100.6196
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1856
gpu_stall_icnt2sh    = 43851
gpu_total_sim_rate=161945

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 385881
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 43812, Miss = 22376, Miss_rate = 0.511, Pending_hits = 3640, Reservation_fails = 49229
	L1D_cache_core[1]: Access = 45339, Miss = 23131, Miss_rate = 0.510, Pending_hits = 3301, Reservation_fails = 44814
	L1D_cache_core[2]: Access = 46628, Miss = 23520, Miss_rate = 0.504, Pending_hits = 3227, Reservation_fails = 46694
	L1D_cache_core[3]: Access = 45206, Miss = 23101, Miss_rate = 0.511, Pending_hits = 3263, Reservation_fails = 45187
	L1D_cache_core[4]: Access = 45232, Miss = 23073, Miss_rate = 0.510, Pending_hits = 3315, Reservation_fails = 44700
	L1D_cache_core[5]: Access = 44914, Miss = 22369, Miss_rate = 0.498, Pending_hits = 3717, Reservation_fails = 44037
	L1D_cache_core[6]: Access = 33794, Miss = 17043, Miss_rate = 0.504, Pending_hits = 2786, Reservation_fails = 30021
	L1D_cache_core[7]: Access = 35309, Miss = 17926, Miss_rate = 0.508, Pending_hits = 2799, Reservation_fails = 29577
	L1D_cache_core[8]: Access = 36036, Miss = 18442, Miss_rate = 0.512, Pending_hits = 2764, Reservation_fails = 25700
	L1D_cache_core[9]: Access = 36679, Miss = 18993, Miss_rate = 0.518, Pending_hits = 2767, Reservation_fails = 35330
	L1D_cache_core[10]: Access = 45362, Miss = 23131, Miss_rate = 0.510, Pending_hits = 3285, Reservation_fails = 43945
	L1D_cache_core[11]: Access = 45098, Miss = 23146, Miss_rate = 0.513, Pending_hits = 3293, Reservation_fails = 45437
	L1D_cache_core[12]: Access = 46018, Miss = 23136, Miss_rate = 0.503, Pending_hits = 3299, Reservation_fails = 44748
	L1D_cache_core[13]: Access = 45325, Miss = 22634, Miss_rate = 0.499, Pending_hits = 3745, Reservation_fails = 43593
	L1D_cache_core[14]: Access = 45153, Miss = 23159, Miss_rate = 0.513, Pending_hits = 3687, Reservation_fails = 47836
	L1D_total_cache_accesses = 639905
	L1D_total_cache_misses = 325180
	L1D_total_cache_miss_rate = 0.5082
	L1D_total_cache_pending_hits = 48888
	L1D_total_cache_reservation_fails = 620848
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 7128
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0629
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 183351
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6680
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 437497
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 383414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5196, 5196, 5196, 5196, 5196, 5196, 5196, 5196, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22251712
gpgpu_n_tot_w_icount = 695366
gpgpu_n_stall_shd_mem = 1054737
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34406
gpgpu_n_mem_write_global = 294046
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3878080
gpgpu_n_store_insn = 1954880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 211968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1054737
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1381424	W0_Idle:95451	W0_Scoreboard:2751877	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72690	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:584032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 275248 {8:34406,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19719664 {40:161808,72:74016,136:58222,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4679216 {136:34406,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352368 {8:294046,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 644 
averagemflatency = 182 
max_icnt2mem_latency = 287 
max_icnt2sh_latency = 194746 
mrq_lat_table:2964 	1556 	1678 	364 	321 	47 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	326198 	2241 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21794 	47887 	192003 	66899 	58 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16376 	13100 	4202 	735 	8 	0 	0 	0 	178 	271 	10160 	21753 	45808 	122829 	93047 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	383 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[11]:        28         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28         0         1         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         1         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0        36         0         5         6         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0        36         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[23]:        28         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[24]:        28         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[25]:        28         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882      1942      1904       930       901      1939         0       304         0         0         0         0         0         0         0 
dram[1]:      2192      1938      1938      1900       951       870      1959         0       334       304         0         0         0         0         0         0 
dram[2]:      2144      1942      1934      1896       950       869      1955         0       339       300         0         0         0         0         0         0 
dram[3]:      2210      1946      2081      2056       982       882      1928         0       346       296         0         0         0         0         0         0 
dram[4]:      2221      1943      1968      1922       900      2660      1926         0       355       293         0         0         0         0         0         0 
dram[5]:      2234      1949      1964      1918       895       908      1935         0       350       310         0         0         0         0         0         0 
dram[6]:      2174      1953      1960      1914       890       904         0         0       345       308         0         0         0         0         0         0 
dram[7]:      2252      1957      2242      2079       886       911         0         0       329       307         0         0         0         0         0         0 
dram[8]:      2090      1967      2170      2068       911       926         0         0       335       296         0         0         0         0         0         0 
dram[9]:      2421      1970      2157      2572       905       924         0         0       342       293         0         0         0         0         0         0 
dram[10]:      2438      1896      2146      2558       920       933         0         0       339       289         0         0         0         0         0         0 
dram[11]:      2445      1900      2284      2607       933       891         0         0       352       288         0         0         0         0         0         0 
dram[12]:      2462      2537      1320      2618       932      5781         0         0       349       310         0         0         0         0         0         0 
dram[13]:      2323      3179      1309      2667       964       884         0         0       345       307         0         0         0         0         0         0 
dram[14]:      2155      3201      2206      2726       957       878         0         0       367       295         0         0         0         0         0         0 
dram[15]:      1315      3251      2308      2777       972       895         0         0       363       291         0         0         0         0         0         0 
dram[16]:      1794      3242      2295      2823       922       891         0         0       362       287         0         0         0         0         0         0 
dram[17]:      2203      3285      2266      2607       916       912         0         0       622       307         0         0         0         0         0         0 
dram[18]:      2590      3388      2253      2621       870       919         0         0       515       331         0         0         0         0         0         0 
dram[19]:      2611      3466      2332      2592       869       916         0         0       482       328         0         0         0         0         0         0 
dram[20]:      2618      3560      1868      2674       859       943         0         0         0       324         0         0         0         0         0         0 
dram[21]:      2636      2716      1864      2720       855       937         0         0         0       304         0         0         0         0         0         0 
dram[22]:      2642      3322      1859      2777       869       951         0         0         0       300         0         0         0         0         0         0 
dram[23]:      2681      3353      1892      2833       874       878         0         0         0       299         0         0         0         0         0         0 
dram[24]:      2694      3414      1879      2885       886       874         0         0         0       314         0         0         0         0         0         0 
dram[25]:      2818      3420      1875      2558       886       890         0         0         0       312         0         0         0         0         0         0 
dram[26]:      2315      3460      1869      2582       897       863         0         0         0       307         0         0         0         0         0         0 
dram[27]:      2766      3578      1910      2596       911       862         0         0         0       300         0         0         0         0         0         0 
dram[28]:      2777      3638      1905      2607       916       895         0         0         0       299         0         0         0         0         0         0 
dram[29]:      2783      3670      1884      2684       924       891         0         0         0       296         0         0         0         0         0         0 
dram[30]:      2802      2827      1880      2794       887       928         0         0         0       313         0         0         0         0         0         0 
dram[31]:      2811      3490      2037      2825       884       924         0         0         0       308         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 35.000000 36.000000 38.000000 36.000000 17.000000 17.000000  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 34.000000 38.000000 36.000000 17.000000 17.000000  2.000000      -nan  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 38.000000 36.000000 17.000000 17.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 38.000000 36.000000 17.000000 17.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 38.000000 36.000000 17.000000 17.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 38.000000 36.000000 17.000000 17.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 38.000000 36.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 11.333333 34.000000 38.000000 36.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.333333 34.000000 38.000000 36.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 36.000000 34.000000 38.000000 38.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 36.000000 36.000000 38.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.333333 36.000000 36.000000 38.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.666667 36.000000 18.500000 38.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.500000 35.000000 18.500000 38.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 19.000000 34.000000 36.000000 38.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 19.000000 34.000000 36.000000 38.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 19.000000 34.000000 36.000000 38.000000 17.000000 18.000000      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 36.000000 34.000000 19.000000 38.000000 17.500000 18.000000      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 36.000000 34.000000 18.500000 38.000000 18.000000 18.000000      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 36.000000 34.000000 36.000000 38.000000 18.000000 18.000000      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 36.000000 34.000000 36.000000 38.000000 18.000000 18.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 36.000000 32.000000 36.000000 38.000000 18.000000 18.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 36.000000 32.000000 36.000000 38.000000 18.000000 18.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 12.666667 32.000000 36.000000 36.000000 18.000000 18.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 12.666667 32.000000 36.000000 36.000000 18.000000 18.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 12.666667 32.000000 36.000000 36.000000 18.000000 18.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 36.000000 32.000000 36.000000 36.000000 18.000000 18.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 36.000000 32.000000 36.000000 36.000000 18.000000 18.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 36.000000 32.000000 36.000000 36.000000 18.000000 18.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 36.000000 32.000000 36.000000 36.000000 17.000000 18.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 36.000000 32.000000 36.000000 36.000000 17.000000 18.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 36.000000 32.000000 36.000000 36.000000 17.000000 18.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6931/337 = 20.566765
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        26        20        20        34        34         2         0         2         0         0         0         0         0         0         0 
dram[1]:        26        26        20        20        34        34         2         0         2         1         0         0         0         0         0         0 
dram[2]:        26        26        20        20        34        34         2         0         2         2         0         0         0         0         0         0 
dram[3]:        26        26        20        20        34        34         2         0         2         2         0         0         0         0         0         0 
dram[4]:        26        26        20        20        34        34         2         0         2         2         0         0         0         0         0         0 
dram[5]:        26        26        20        20        34        34         2         0         2         2         0         0         0         0         0         0 
dram[6]:        27        26        20        20        34        34         0         0         2         2         0         0         0         0         0         0 
dram[7]:        26        26        20        20        34        34         0         0         2         2         0         0         0         0         0         0 
dram[8]:        27        26        20        20        34        34         0         0         2         2         0         0         0         0         0         0 
dram[9]:        26        26        20        20        34        34         0         0         2         2         0         0         0         0         0         0 
dram[10]:        26        28        20        20        34        34         0         0         2         2         0         0         0         0         0         0 
dram[11]:        27        28        20        20        34        34         0         0         2         2         0         0         0         0         0         0 
dram[12]:        28        28        21        20        34        34         0         0         2         2         0         0         0         0         0         0 
dram[13]:        27        27        21        20        34        34         0         0         2         2         0         0         0         0         0         0 
dram[14]:        28        26        20        20        34        34         0         0         2         2         0         0         0         0         0         0 
dram[15]:        28        26        20        20        34        34         0         0         2         2         0         0         0         0         0         0 
dram[16]:        28        26        20        20        34        36         0         0         2         2         0         0         0         0         0         0 
dram[17]:        26        26        22        20        35        36         0         0         2         2         0         0         0         0         0         0 
dram[18]:        26        26        21        20        36        36         0         0         2         2         0         0         0         0         0         0 
dram[19]:        26        26        20        20        36        36         0         0         2         2         0         0         0         0         0         0 
dram[20]:        26        26        20        20        36        36         0         0         0         2         0         0         0         0         0         0 
dram[21]:        26        26        20        20        36        36         0         0         0         2         0         0         0         0         0         0 
dram[22]:        26        26        20        20        36        36         0         0         0         2         0         0         0         0         0         0 
dram[23]:        28        26        20        18        36        36         0         0         0         2         0         0         0         0         0         0 
dram[24]:        28        26        20        18        36        36         0         0         0         2         0         0         0         0         0         0 
dram[25]:        28        26        20        18        36        36         0         0         0         2         0         0         0         0         0         0 
dram[26]:        26        26        20        18        36        36         0         0         0         2         0         0         0         0         0         0 
dram[27]:        26        26        20        18        36        36         0         0         0         2         0         0         0         0         0         0 
dram[28]:        26        26        20        18        36        36         0         0         0         2         0         0         0         0         0         0 
dram[29]:        26        26        20        18        34        36         0         0         0         2         0         0         0         0         0         0 
dram[30]:        26        26        20        18        34        36         0         0         0         2         0         0         0         0         0         0 
dram[31]:        26        26        20        18        34        36         0         0         0         2         0         0         0         0         0         0 
total reads: 5301
min_bank_accesses = 0!
chip skew: 169/162 = 1.04
number of total write accesses:
dram[0]:         8        10        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 54/50 = 1.08
average mf latency per bank:
dram[0]:       4862      2958        98        99     29851     31770      1294    none        2552    none      none      none      none      none      none      none  
dram[1]:       4855      3036        99       107     35284     31062      1173    none        2172       353    none      none      none      none      none      none  
dram[2]:       4793      3279        99       108     28837      2228      1248    none        2817      1671    none      none      none      none      none      none  
dram[3]:       4172      3846        93       104     24996      2078      1323    none        3069      2061    none      none      none      none      none      none  
dram[4]:       4063      2469        94        96     29712      1966      1321    none        2106      2084    none      none      none      none      none      none  
dram[5]:       4233      3097        99       104     29120      1988      1067    none        3024      2042    none      none      none      none      none      none  
dram[6]:       4617      2793       102       103     26913      2157    none      none        3241      2440    none      none      none      none      none      none  
dram[7]:       3937      2953        92       102     32042      2138    none      none        2492      2303    none      none      none      none      none      none  
dram[8]:       3506      2327        90       100     32041      2210    none      none        2716      1958    none      none      none      none      none      none  
dram[9]:       3542      3032        97        91     25643      2068    none      none        3076      2273    none      none      none      none      none      none  
dram[10]:       3452      3670       100        93     30647      2246    none      none        2093      2065    none      none      none      none      none      none  
dram[11]:       3262      3553        98        90     30092      2205    none      none        1920      1655    none      none      none      none      none      none  
dram[12]:       3471      3519       223        95     29383      2151    none      none        2504      2349    none      none      none      none      none      none  
dram[13]:       3692      4048       217        94     32147      2103    none      none        2189      2342    none      none      none      none      none      none  
dram[14]:       2901      4065       101        93     32033      2316    none      none        2548      2024    none      none      none      none      none      none  
dram[15]:       2909      3671        97        90     26024      2269    none      none        3303      2206    none      none      none      none      none      none  
dram[16]:       4258      4100        96        92     31064     23614    none      none        2418      2146    none      none      none      none      none      none  
dram[17]:       3962      4180       323        92     29802     28052    none      none        2294      1887    none      none      none      none      none      none  
dram[18]:       4041      4398       155        91     24801     27095    none      none        2411      2216    none      none      none      none      none      none  
dram[19]:       3743      4754       100        94     30632     27394    none      none        1885      2641    none      none      none      none      none      none  
dram[20]:       3488      3495       106        93     30493     30477    none      none      none        2223    none      none      none      none      none      none  
dram[21]:       3953      3783       103        93     24641     29913    none      none      none        2044    none      none      none      none      none      none  
dram[22]:       3655      4221        99        94     26767     24293    none      none      none        2445    none      none      none      none      none      none  
dram[23]:       3540      4204       102        86     31353     27944    none      none      none        1847    none      none      none      none      none      none  
dram[24]:       3398      3725       104        86     26501     27261    none      none      none        2032    none      none      none      none      none      none  
dram[25]:       3623      4254       102        85     27855     23867    none      none      none        2475    none      none      none      none      none      none  
dram[26]:       3686      4412       110        85     32486     30027    none      none      none        2476    none      none      none      none      none      none  
dram[27]:       3327      3942       101        86     27301     30022    none      none      none        1915    none      none      none      none      none      none  
dram[28]:       3282      4206       101        86     24350     24066    none      none      none        2444    none      none      none      none      none      none  
dram[29]:       3623      3801        96        86     30757     26510    none      none      none        2240    none      none      none      none      none      none  
dram[30]:       3007      4383        98        85     30107     30635    none      none      none        1842    none      none      none      none      none      none  
dram[31]:       2711      4622       106        86     26926     26734    none      none      none        2381    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        410       327       356       245       379       381       247         0       379         0         0         0         0         0         0         0
dram[1]:        350       403       370       414       308       309       257         0       344       199         0         0         0         0         0         0
dram[2]:        281       346       378       422       402       343       235         0       402       259         0         0         0         0         0         0
dram[3]:        343       353       238       301       308       305       252         0       459       285         0         0         0         0         0         0
dram[4]:        283       346       276       229       325       340       259         0       333       281         0         0         0         0         0         0
dram[5]:        285       328       368       304       320       318       223         0       434       336         0         0         0         0         0         0
dram[6]:        386       336       376       312       246       288         0         0       447       343         0         0         0         0         0         0
dram[7]:        369       407       234       267       277       319         0         0       418       314         0         0         0         0         0         0
dram[8]:        264       275       190       287       312       332         0         0       370       280         0         0         0         0         0         0
dram[9]:        293       268       289       199       466       332         0         0       417       321         0         0         0         0         0         0
dram[10]:        381       413       236       271       348       349         0         0       346       302         0         0         0         0         0         0
dram[11]:        322       315       247       202       373       358         0         0       271       250         0         0         0         0         0         0
dram[12]:        364       336       406       277       398       400         0         0       345       311         0         0         0         0         0         0
dram[13]:        396       407       413       277       408       361         0         0       356       348         0         0         0         0         0         0
dram[14]:        310       314       259       225       384       309         0         0       399       332         0         0         0         0         0         0
dram[15]:        287       324       229       189       328       317         0         0       415       323         0         0         0         0         0         0
dram[16]:        323       351       205       210       610       475         0         0       380       312         0         0         0         0         0         0
dram[17]:        403       343       457       222       475       434         0         0       336       280         0         0         0         0         0         0
dram[18]:        290       321       323       217       307       280         0         0       275       310         0         0         0         0         0         0
dram[19]:        396       349       275       235       343       340         0         0       222       339         0         0         0         0         0         0
dram[20]:        293       305       241       250       401       407         0         0         0       347         0         0         0         0         0         0
dram[21]:        279       312       277       232       424       397         0         0         0       293         0         0         0         0         0         0
dram[22]:        275       320       280       223       637       644         0         0         0       321         0         0         0         0         0         0
dram[23]:        365       415       286       187       548       538         0         0         0       247         0         0         0         0         0         0
dram[24]:        373       403       283       191       403       360         0         0         0       337         0         0         0         0         0         0
dram[25]:        288       330       367       195       450       379         0         0         0       348         0         0         0         0         0         0
dram[26]:        473       423       341       195       301       281         0         0         0       356         0         0         0         0         0         0
dram[27]:        316       364       247       195       300       317         0         0         0       349         0         0         0         0         0         0
dram[28]:        314       345       247       194       349       281         0         0         0       367         0         0         0         0         0         0
dram[29]:        303       349       236       192       503       377         0         0         0       308         0         0         0         0         0         0
dram[30]:        376       397       245       195       301       306         0         0         0       281         0         0         0         0         0         0
dram[31]:        455       532       308       199       402       389         0         0         0       341         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147836 n_act=11 n_pre=3 n_req=217 n_rd=330 n_write=104 bw_util=0.005854
n_activity=2040 dram_eff=0.4255
bk0: 54a 148042i bk1: 52a 148010i bk2: 40a 147923i bk3: 40a 147941i bk4: 68a 148127i bk5: 68a 148124i bk6: 4a 148263i bk7: 0a 148279i bk8: 4a 148264i bk9: 0a 148282i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148283i bk13: 0a 148284i bk14: 0a 148285i bk15: 0a 148287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00247498
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147841 n_act=11 n_pre=2 n_req=215 n_rd=330 n_write=100 bw_util=0.0058
n_activity=1983 dram_eff=0.4337
bk0: 52a 148039i bk1: 52a 148003i bk2: 40a 147903i bk3: 40a 147881i bk4: 68a 148129i bk5: 68a 148126i bk6: 4a 148262i bk7: 0a 148280i bk8: 4a 148264i bk9: 2a 148271i bk10: 0a 148281i bk11: 0a 148282i bk12: 0a 148285i bk13: 0a 148285i bk14: 0a 148286i bk15: 0a 148287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00316959
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147839 n_act=11 n_pre=2 n_req=216 n_rd=332 n_write=100 bw_util=0.005827
n_activity=1999 dram_eff=0.4322
bk0: 52a 148045i bk1: 52a 148018i bk2: 40a 147892i bk3: 40a 147869i bk4: 68a 148128i bk5: 68a 148131i bk6: 4a 148265i bk7: 0a 148282i bk8: 4a 148265i bk9: 4a 148264i bk10: 0a 148281i bk11: 0a 148282i bk12: 0a 148284i bk13: 0a 148284i bk14: 0a 148285i bk15: 0a 148287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00297402
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147839 n_act=11 n_pre=2 n_req=216 n_rd=332 n_write=100 bw_util=0.005827
n_activity=2015 dram_eff=0.4288
bk0: 52a 148050i bk1: 52a 148014i bk2: 40a 147945i bk3: 40a 147902i bk4: 68a 148126i bk5: 68a 148115i bk6: 4a 148264i bk7: 0a 148281i bk8: 4a 148266i bk9: 4a 148265i bk10: 0a 148280i bk11: 0a 148280i bk12: 0a 148284i bk13: 0a 148284i bk14: 0a 148287i bk15: 0a 148287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00294705
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147839 n_act=11 n_pre=2 n_req=216 n_rd=332 n_write=100 bw_util=0.005827
n_activity=2000 dram_eff=0.432
bk0: 52a 148050i bk1: 52a 148025i bk2: 40a 147908i bk3: 40a 147957i bk4: 68a 148122i bk5: 68a 148128i bk6: 4a 148264i bk7: 0a 148281i bk8: 4a 148267i bk9: 4a 148266i bk10: 0a 148281i bk11: 0a 148281i bk12: 0a 148282i bk13: 0a 148284i bk14: 0a 148286i bk15: 0a 148287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00276496
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147839 n_act=11 n_pre=2 n_req=216 n_rd=332 n_write=100 bw_util=0.005827
n_activity=2014 dram_eff=0.429
bk0: 52a 148055i bk1: 52a 148043i bk2: 40a 147931i bk3: 40a 147937i bk4: 68a 148129i bk5: 68a 148122i bk6: 4a 148265i bk7: 0a 148283i bk8: 4a 148266i bk9: 4a 148265i bk10: 0a 148281i bk11: 0a 148281i bk12: 0a 148283i bk13: 0a 148283i bk14: 0a 148285i bk15: 0a 148288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00222546
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147838 n_act=12 n_pre=4 n_req=215 n_rd=330 n_write=100 bw_util=0.0058
n_activity=2022 dram_eff=0.4253
bk0: 54a 148046i bk1: 52a 148031i bk2: 40a 147904i bk3: 40a 147953i bk4: 68a 148130i bk5: 68a 148117i bk6: 0a 148281i bk7: 0a 148283i bk8: 4a 148266i bk9: 4a 148267i bk10: 0a 148281i bk11: 0a 148282i bk12: 0a 148284i bk13: 0a 148285i bk14: 0a 148287i bk15: 0a 148289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00288635
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147840 n_act=12 n_pre=4 n_req=214 n_rd=328 n_write=100 bw_util=0.005773
n_activity=1988 dram_eff=0.4306
bk0: 52a 148037i bk1: 52a 148025i bk2: 40a 147930i bk3: 40a 147907i bk4: 68a 148122i bk5: 68a 148123i bk6: 0a 148279i bk7: 0a 148280i bk8: 4a 148265i bk9: 4a 148265i bk10: 0a 148281i bk11: 0a 148282i bk12: 0a 148285i bk13: 0a 148286i bk14: 0a 148287i bk15: 0a 148289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00275822
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147834 n_act=12 n_pre=4 n_req=217 n_rd=330 n_write=104 bw_util=0.005854
n_activity=2047 dram_eff=0.424
bk0: 54a 147990i bk1: 52a 148041i bk2: 40a 147926i bk3: 40a 147936i bk4: 68a 148129i bk5: 68a 148116i bk6: 0a 148282i bk7: 0a 148284i bk8: 4a 148267i bk9: 4a 148266i bk10: 0a 148281i bk11: 0a 148283i bk12: 0a 148284i bk13: 0a 148285i bk14: 0a 148287i bk15: 0a 148287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00271776
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147836 n_act=10 n_pre=2 n_req=218 n_rd=328 n_write=108 bw_util=0.005881
n_activity=2038 dram_eff=0.4279
bk0: 52a 148020i bk1: 52a 148030i bk2: 40a 147886i bk3: 40a 147920i bk4: 68a 148127i bk5: 68a 148126i bk6: 0a 148283i bk7: 0a 148285i bk8: 4a 148269i bk9: 4a 148267i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148283i bk13: 0a 148283i bk14: 0a 148285i bk15: 0a 148285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00324378
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147836 n_act=10 n_pre=2 n_req=218 n_rd=332 n_write=104 bw_util=0.005881
n_activity=2012 dram_eff=0.4334
bk0: 52a 148001i bk1: 56a 148017i bk2: 40a 147922i bk3: 40a 147925i bk4: 68a 148123i bk5: 68a 148124i bk6: 0a 148284i bk7: 0a 148286i bk8: 4a 148270i bk9: 4a 148267i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148283i bk13: 0a 148283i bk14: 0a 148285i bk15: 0a 148285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00264358
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147830 n_act=12 n_pre=4 n_req=219 n_rd=334 n_write=104 bw_util=0.005908
n_activity=2043 dram_eff=0.4288
bk0: 54a 147999i bk1: 56a 148002i bk2: 40a 147940i bk3: 40a 147893i bk4: 68a 148125i bk5: 68a 148123i bk6: 0a 148281i bk7: 0a 148283i bk8: 4a 148268i bk9: 4a 148268i bk10: 0a 148283i bk11: 0a 148283i bk12: 0a 148284i bk13: 0a 148284i bk14: 0a 148285i bk15: 0a 148288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0029403
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147824 n_act=13 n_pre=5 n_req=221 n_rd=338 n_write=104 bw_util=0.005962
n_activity=2074 dram_eff=0.4262
bk0: 56a 148005i bk1: 56a 148036i bk2: 42a 147906i bk3: 40a 147931i bk4: 68a 148120i bk5: 68a 148122i bk6: 0a 148281i bk7: 0a 148283i bk8: 4a 148267i bk9: 4a 148267i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148285i bk13: 0a 148286i bk14: 0a 148286i bk15: 0a 148288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00293356
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147830 n_act=12 n_pre=4 n_req=219 n_rd=334 n_write=104 bw_util=0.005908
n_activity=2076 dram_eff=0.422
bk0: 54a 147996i bk1: 54a 148032i bk2: 42a 147936i bk3: 40a 147926i bk4: 68a 148129i bk5: 68a 148130i bk6: 0a 148282i bk7: 0a 148285i bk8: 4a 148271i bk9: 4a 148267i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148283i bk13: 0a 148283i bk14: 0a 148284i bk15: 0a 148286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00273125
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147834 n_act=11 n_pre=3 n_req=218 n_rd=332 n_write=104 bw_util=0.005881
n_activity=2032 dram_eff=0.4291
bk0: 56a 148007i bk1: 52a 148038i bk2: 40a 147934i bk3: 40a 147909i bk4: 68a 148124i bk5: 68a 148124i bk6: 0a 148282i bk7: 0a 148283i bk8: 4a 148269i bk9: 4a 148269i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148283i bk13: 0a 148283i bk14: 0a 148284i bk15: 0a 148286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00344609
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147834 n_act=11 n_pre=3 n_req=218 n_rd=332 n_write=104 bw_util=0.005881
n_activity=2034 dram_eff=0.4287
bk0: 56a 147999i bk1: 52a 148022i bk2: 40a 147933i bk3: 40a 147928i bk4: 68a 148133i bk5: 68a 148130i bk6: 0a 148282i bk7: 0a 148282i bk8: 4a 148267i bk9: 4a 148266i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148284i bk13: 0a 148284i bk14: 0a 148284i bk15: 0a 148286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00225243
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147830 n_act=11 n_pre=3 n_req=220 n_rd=336 n_write=104 bw_util=0.005935
n_activity=2059 dram_eff=0.4274
bk0: 56a 148008i bk1: 52a 148039i bk2: 40a 147958i bk3: 40a 147918i bk4: 68a 148133i bk5: 72a 148110i bk6: 0a 148280i bk7: 0a 148280i bk8: 4a 148264i bk9: 4a 148264i bk10: 0a 148279i bk11: 0a 148281i bk12: 0a 148284i bk13: 0a 148285i bk14: 0a 148286i bk15: 0a 148287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00269078
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147828 n_act=11 n_pre=3 n_req=221 n_rd=338 n_write=104 bw_util=0.005962
n_activity=2052 dram_eff=0.4308
bk0: 52a 148002i bk1: 52a 148056i bk2: 44a 147945i bk3: 40a 147908i bk4: 70a 148119i bk5: 72a 148094i bk6: 0a 148279i bk7: 0a 148281i bk8: 4a 148265i bk9: 4a 148266i bk10: 0a 148280i bk11: 0a 148281i bk12: 0a 148283i bk13: 0a 148285i bk14: 0a 148286i bk15: 0a 148288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.003001
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147828 n_act=11 n_pre=3 n_req=221 n_rd=338 n_write=104 bw_util=0.005962
n_activity=2046 dram_eff=0.4321
bk0: 52a 148008i bk1: 52a 148030i bk2: 42a 147954i bk3: 40a 147917i bk4: 72a 148115i bk5: 72a 148115i bk6: 0a 148280i bk7: 0a 148281i bk8: 4a 148266i bk9: 4a 148265i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148283i bk13: 0a 148283i bk14: 0a 148285i bk15: 0a 148288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00329098
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147832 n_act=10 n_pre=2 n_req=220 n_rd=336 n_write=104 bw_util=0.005935
n_activity=2019 dram_eff=0.4359
bk0: 52a 148005i bk1: 52a 148030i bk2: 40a 147938i bk3: 40a 147863i bk4: 72a 148118i bk5: 72a 148117i bk6: 0a 148282i bk7: 0a 148282i bk8: 4a 148265i bk9: 4a 148266i bk10: 0a 148281i bk11: 0a 148281i bk12: 0a 148283i bk13: 0a 148283i bk14: 0a 148284i bk15: 0a 148286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00291333
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147837 n_act=9 n_pre=2 n_req=218 n_rd=332 n_write=104 bw_util=0.005881
n_activity=2015 dram_eff=0.4328
bk0: 52a 148011i bk1: 52a 148047i bk2: 40a 147925i bk3: 40a 147882i bk4: 72a 148121i bk5: 72a 148117i bk6: 0a 148281i bk7: 0a 148282i bk8: 0a 148283i bk9: 4a 148267i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148282i bk13: 0a 148283i bk14: 0a 148284i bk15: 0a 148287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00328424
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147841 n_act=9 n_pre=2 n_req=216 n_rd=332 n_write=100 bw_util=0.005827
n_activity=1945 dram_eff=0.4442
bk0: 52a 148007i bk1: 52a 148046i bk2: 40a 147921i bk3: 40a 147910i bk4: 72a 148110i bk5: 72a 148108i bk6: 0a 148281i bk7: 0a 148282i bk8: 0a 148283i bk9: 4a 148269i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148283i bk13: 0a 148283i bk14: 0a 148284i bk15: 0a 148285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00329098
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147841 n_act=9 n_pre=2 n_req=216 n_rd=332 n_write=100 bw_util=0.005827
n_activity=1954 dram_eff=0.4422
bk0: 52a 148011i bk1: 52a 148045i bk2: 40a 147957i bk3: 40a 147881i bk4: 72a 148110i bk5: 72a 148089i bk6: 0a 148280i bk7: 0a 148280i bk8: 0a 148282i bk9: 4a 148267i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148283i bk13: 0a 148283i bk14: 0a 148284i bk15: 0a 148287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388444
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147837 n_act=11 n_pre=4 n_req=216 n_rd=332 n_write=100 bw_util=0.005827
n_activity=1985 dram_eff=0.4353
bk0: 56a 147992i bk1: 52a 148053i bk2: 40a 147949i bk3: 36a 147915i bk4: 72a 148113i bk5: 72a 148111i bk6: 0a 148282i bk7: 0a 148282i bk8: 0a 148282i bk9: 4a 148269i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148283i bk13: 0a 148283i bk14: 0a 148286i bk15: 0a 148288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00325726
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147837 n_act=11 n_pre=4 n_req=216 n_rd=332 n_write=100 bw_util=0.005827
n_activity=1991 dram_eff=0.434
bk0: 56a 147985i bk1: 52a 148042i bk2: 40a 147944i bk3: 36a 147913i bk4: 72a 148115i bk5: 72a 148105i bk6: 0a 148279i bk7: 0a 148281i bk8: 0a 148283i bk9: 4a 148268i bk10: 0a 148282i bk11: 0a 148283i bk12: 0a 148285i bk13: 0a 148285i bk14: 0a 148285i bk15: 0a 148287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00274473
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147837 n_act=11 n_pre=4 n_req=216 n_rd=332 n_write=100 bw_util=0.005827
n_activity=2011 dram_eff=0.4296
bk0: 56a 148001i bk1: 52a 148050i bk2: 40a 147904i bk3: 36a 147932i bk4: 72a 148116i bk5: 72a 148105i bk6: 0a 148280i bk7: 0a 148280i bk8: 0a 148280i bk9: 4a 148267i bk10: 0a 148282i bk11: 0a 148283i bk12: 0a 148284i bk13: 0a 148284i bk14: 0a 148288i bk15: 0a 148288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00318982
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147845 n_act=9 n_pre=2 n_req=214 n_rd=328 n_write=100 bw_util=0.005773
n_activity=1963 dram_eff=0.4361
bk0: 52a 148003i bk1: 52a 148026i bk2: 40a 147901i bk3: 36a 147939i bk4: 72a 148119i bk5: 72a 148116i bk6: 0a 148279i bk7: 0a 148280i bk8: 0a 148283i bk9: 4a 148267i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148282i bk13: 0a 148282i bk14: 0a 148284i bk15: 0a 148288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00430255
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147845 n_act=9 n_pre=2 n_req=214 n_rd=328 n_write=100 bw_util=0.005773
n_activity=1999 dram_eff=0.4282
bk0: 52a 148013i bk1: 52a 148062i bk2: 40a 147954i bk3: 36a 147936i bk4: 72a 148123i bk5: 72a 148118i bk6: 0a 148280i bk7: 0a 148281i bk8: 0a 148283i bk9: 4a 148267i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148282i bk13: 0a 148282i bk14: 0a 148284i bk15: 0a 148287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00347307
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147845 n_act=9 n_pre=2 n_req=214 n_rd=328 n_write=100 bw_util=0.005773
n_activity=1944 dram_eff=0.4403
bk0: 52a 148010i bk1: 52a 148062i bk2: 40a 147936i bk3: 36a 147899i bk4: 72a 148119i bk5: 72a 148109i bk6: 0a 148280i bk7: 0a 148280i bk8: 0a 148283i bk9: 4a 148266i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148282i bk13: 0a 148282i bk14: 0a 148285i bk15: 0a 148287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00301449
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147849 n_act=9 n_pre=2 n_req=212 n_rd=324 n_write=100 bw_util=0.005719
n_activity=1964 dram_eff=0.4318
bk0: 52a 148021i bk1: 52a 148056i bk2: 40a 147957i bk3: 36a 147934i bk4: 68a 148122i bk5: 72a 148119i bk6: 0a 148278i bk7: 0a 148280i bk8: 0a 148283i bk9: 4a 148269i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148282i bk13: 0a 148283i bk14: 0a 148285i bk15: 0a 148288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00294705
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147849 n_act=9 n_pre=2 n_req=212 n_rd=324 n_write=100 bw_util=0.005719
n_activity=1949 dram_eff=0.4351
bk0: 52a 148019i bk1: 52a 148028i bk2: 40a 147955i bk3: 36a 147932i bk4: 68a 148129i bk5: 72a 148114i bk6: 0a 148280i bk7: 0a 148282i bk8: 0a 148283i bk9: 4a 148267i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148282i bk13: 0a 148283i bk14: 0a 148285i bk15: 0a 148286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00292682
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=148284 n_nop=147849 n_act=9 n_pre=2 n_req=212 n_rd=324 n_write=100 bw_util=0.005719
n_activity=1959 dram_eff=0.4329
bk0: 52a 148024i bk1: 52a 148034i bk2: 40a 147954i bk3: 36a 147946i bk4: 68a 148127i bk5: 72a 148112i bk6: 0a 148280i bk7: 0a 148281i bk8: 0a 148283i bk9: 4a 148267i bk10: 0a 148282i bk11: 0a 148282i bk12: 0a 148282i bk13: 0a 148283i bk14: 0a 148285i bk15: 0a 148287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00297402

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12708, Miss = 165, Miss_rate = 0.013, Pending_hits = 38, Reservation_fails = 8
L2_cache_bank[1]: Access = 13648, Miss = 165, Miss_rate = 0.012, Pending_hits = 46, Reservation_fails = 18
L2_cache_bank[2]: Access = 7225, Miss = 166, Miss_rate = 0.023, Pending_hits = 46, Reservation_fails = 34
L2_cache_bank[3]: Access = 6674, Miss = 166, Miss_rate = 0.025, Pending_hits = 52, Reservation_fails = 47
L2_cache_bank[4]: Access = 7428, Miss = 166, Miss_rate = 0.022, Pending_hits = 40, Reservation_fails = 38
L2_cache_bank[5]: Access = 7555, Miss = 166, Miss_rate = 0.022, Pending_hits = 45, Reservation_fails = 41
L2_cache_bank[6]: Access = 6662, Miss = 165, Miss_rate = 0.025, Pending_hits = 40, Reservation_fails = 27
L2_cache_bank[7]: Access = 7513, Miss = 164, Miss_rate = 0.022, Pending_hits = 42, Reservation_fails = 8
L2_cache_bank[8]: Access = 7451, Miss = 165, Miss_rate = 0.022, Pending_hits = 41, Reservation_fails = 26
L2_cache_bank[9]: Access = 6558, Miss = 164, Miss_rate = 0.025, Pending_hits = 48, Reservation_fails = 62
L2_cache_bank[10]: Access = 7627, Miss = 166, Miss_rate = 0.022, Pending_hits = 49, Reservation_fails = 23
L2_cache_bank[11]: Access = 7610, Miss = 167, Miss_rate = 0.022, Pending_hits = 30, Reservation_fails = 27
L2_cache_bank[12]: Access = 7271, Miss = 169, Miss_rate = 0.023, Pending_hits = 39, Reservation_fails = 25
L2_cache_bank[13]: Access = 7745, Miss = 167, Miss_rate = 0.022, Pending_hits = 42, Reservation_fails = 11
L2_cache_bank[14]: Access = 7666, Miss = 166, Miss_rate = 0.022, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[15]: Access = 6529, Miss = 166, Miss_rate = 0.025, Pending_hits = 38, Reservation_fails = 9
L2_cache_bank[16]: Access = 12308, Miss = 168, Miss_rate = 0.014, Pending_hits = 48, Reservation_fails = 39
L2_cache_bank[17]: Access = 13230, Miss = 169, Miss_rate = 0.013, Pending_hits = 55, Reservation_fails = 80
L2_cache_bank[18]: Access = 12319, Miss = 169, Miss_rate = 0.014, Pending_hits = 49, Reservation_fails = 51
L2_cache_bank[19]: Access = 12843, Miss = 168, Miss_rate = 0.013, Pending_hits = 45, Reservation_fails = 12
L2_cache_bank[20]: Access = 13003, Miss = 166, Miss_rate = 0.013, Pending_hits = 45, Reservation_fails = 28
L2_cache_bank[21]: Access = 12108, Miss = 166, Miss_rate = 0.014, Pending_hits = 39, Reservation_fails = 18
L2_cache_bank[22]: Access = 11684, Miss = 166, Miss_rate = 0.014, Pending_hits = 52, Reservation_fails = 25
L2_cache_bank[23]: Access = 13742, Miss = 166, Miss_rate = 0.012, Pending_hits = 69, Reservation_fails = 62
L2_cache_bank[24]: Access = 12602, Miss = 166, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 44
L2_cache_bank[25]: Access = 11722, Miss = 166, Miss_rate = 0.014, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[26]: Access = 13647, Miss = 164, Miss_rate = 0.012, Pending_hits = 33, Reservation_fails = 16
L2_cache_bank[27]: Access = 12647, Miss = 164, Miss_rate = 0.013, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[28]: Access = 11121, Miss = 164, Miss_rate = 0.015, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[29]: Access = 12636, Miss = 162, Miss_rate = 0.013, Pending_hits = 40, Reservation_fails = 7
L2_cache_bank[30]: Access = 13554, Miss = 162, Miss_rate = 0.012, Pending_hits = 33, Reservation_fails = 5
L2_cache_bank[31]: Access = 11607, Miss = 162, Miss_rate = 0.014, Pending_hits = 43, Reservation_fails = 0
L2_total_cache_accesses = 328643
L2_total_cache_misses = 5301
L2_total_cache_miss_rate = 0.0161
L2_total_cache_pending_hits = 1413
L2_total_cache_reservation_fails = 791
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 685
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 106
L2_cache_data_port_util = 0.105
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=467001
icnt_total_pkts_simt_to_mem=871371
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.3405
	minimum = 6
	maximum = 127
Network latency average = 17.0546
	minimum = 6
	maximum = 86
Slowest packet = 655634
Flit latency average = 17.1915
	minimum = 6
	maximum = 82
Slowest flit = 1334815
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0472226
	minimum = 0.0186335 (at node 39)
	maximum = 0.0807453 (at node 6)
Accepted packet rate average = 0.0472226
	minimum = 0.0186335 (at node 39)
	maximum = 0.0807453 (at node 6)
Injected flit rate average = 0.115237
	minimum = 0.0559006 (at node 39)
	maximum = 0.236025 (at node 32)
Accepted flit rate average= 0.115237
	minimum = 0.0289855 (at node 45)
	maximum = 0.246377 (at node 6)
Injected packet length average = 2.4403
Accepted packet length average = 2.4403
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.8972 (7 samples)
	minimum = 6 (7 samples)
	maximum = 122.571 (7 samples)
Network latency average = 13.9236 (7 samples)
	minimum = 6 (7 samples)
	maximum = 104.571 (7 samples)
Flit latency average = 13.2411 (7 samples)
	minimum = 6 (7 samples)
	maximum = 101.143 (7 samples)
Fragmentation average = 3.67194e-05 (7 samples)
	minimum = 0 (7 samples)
	maximum = 13.5714 (7 samples)
Injected packet rate average = 0.0396241 (7 samples)
	minimum = 0.0192332 (7 samples)
	maximum = 0.0849809 (7 samples)
Accepted packet rate average = 0.0396241 (7 samples)
	minimum = 0.0192332 (7 samples)
	maximum = 0.0849809 (7 samples)
Injected flit rate average = 0.09622 (7 samples)
	minimum = 0.0395981 (7 samples)
	maximum = 0.268962 (7 samples)
Accepted flit rate average = 0.09622 (7 samples)
	minimum = 0.050094 (7 samples)
	maximum = 0.188833 (7 samples)
Injected packet size average = 2.42832 (7 samples)
Accepted packet size average = 2.42832 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 1 sec (121 sec)
gpgpu_simulation_rate = 161945 (inst/sec)
gpgpu_simulation_rate = 1609 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,194747)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,194747)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,0,0) tid=(279,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1780,194747), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2058,194747), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 2.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 8 
gpu_sim_cycle = 2059
gpu_sim_insn = 94721
gpu_ipc =      46.0034
gpu_tot_sim_cycle = 196806
gpu_tot_sim_insn = 19690085
gpu_tot_ipc =     100.0482
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1856
gpu_stall_icnt2sh    = 43887
gpu_total_sim_rate=162727

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 387623
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 43812, Miss = 22376, Miss_rate = 0.511, Pending_hits = 3640, Reservation_fails = 49229
	L1D_cache_core[1]: Access = 45339, Miss = 23131, Miss_rate = 0.510, Pending_hits = 3301, Reservation_fails = 44814
	L1D_cache_core[2]: Access = 46916, Miss = 23616, Miss_rate = 0.503, Pending_hits = 3227, Reservation_fails = 46876
	L1D_cache_core[3]: Access = 45368, Miss = 23155, Miss_rate = 0.510, Pending_hits = 3263, Reservation_fails = 45314
	L1D_cache_core[4]: Access = 45232, Miss = 23073, Miss_rate = 0.510, Pending_hits = 3315, Reservation_fails = 44700
	L1D_cache_core[5]: Access = 44914, Miss = 22369, Miss_rate = 0.498, Pending_hits = 3717, Reservation_fails = 44037
	L1D_cache_core[6]: Access = 33794, Miss = 17043, Miss_rate = 0.504, Pending_hits = 2786, Reservation_fails = 30021
	L1D_cache_core[7]: Access = 35309, Miss = 17926, Miss_rate = 0.508, Pending_hits = 2799, Reservation_fails = 29577
	L1D_cache_core[8]: Access = 36036, Miss = 18442, Miss_rate = 0.512, Pending_hits = 2764, Reservation_fails = 25700
	L1D_cache_core[9]: Access = 36679, Miss = 18993, Miss_rate = 0.518, Pending_hits = 2767, Reservation_fails = 35330
	L1D_cache_core[10]: Access = 45362, Miss = 23131, Miss_rate = 0.510, Pending_hits = 3285, Reservation_fails = 43945
	L1D_cache_core[11]: Access = 45098, Miss = 23146, Miss_rate = 0.513, Pending_hits = 3293, Reservation_fails = 45437
	L1D_cache_core[12]: Access = 46018, Miss = 23136, Miss_rate = 0.503, Pending_hits = 3299, Reservation_fails = 44748
	L1D_cache_core[13]: Access = 45325, Miss = 22634, Miss_rate = 0.499, Pending_hits = 3745, Reservation_fails = 43593
	L1D_cache_core[14]: Access = 45153, Miss = 23159, Miss_rate = 0.513, Pending_hits = 3687, Reservation_fails = 47836
	L1D_total_cache_accesses = 640355
	L1D_total_cache_misses = 325330
	L1D_total_cache_miss_rate = 0.5080
	L1D_total_cache_pending_hits = 48888
	L1D_total_cache_reservation_fails = 621157
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 7435
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0603
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 183660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6987
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 437497
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 385156
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5196, 5196, 5196, 5196, 5196, 5196, 5196, 5196, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22357952
gpgpu_n_tot_w_icount = 698686
gpgpu_n_stall_shd_mem = 1055346
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34506
gpgpu_n_mem_write_global = 294096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3881280
gpgpu_n_store_insn = 1956480
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 221792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1055346
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1381630	W0_Idle:96228	W0_Scoreboard:2755280	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:72702	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:587202
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276048 {8:34506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19726464 {40:161808,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4692816 {136:34506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352768 {8:294096,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 644 
averagemflatency = 182 
max_icnt2mem_latency = 287 
max_icnt2sh_latency = 196805 
mrq_lat_table:3030 	1595 	1733 	385 	340 	47 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	326333 	2256 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21899 	47932 	192003 	66899 	58 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16385 	13141 	4227 	760 	8 	0 	0 	0 	178 	271 	10160 	21753 	45808 	122829 	93097 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	386 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         4         6         2         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         2         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         6         2         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         2         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         6         2         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         6         2         0         0         0         0         0         0         0         0         0 
dram[6]:        16         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[11]:        28         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28         0         1         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         1         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0        36         0         5         6         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0        36         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[23]:        28         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[24]:        28         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[25]:        28         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882      1942      1904       930       901      1939      1756       304         0         0         0         0         0         0         0 
dram[1]:      2192      1938      1938      1900       951       870      1959      1770       334       304         0         0         0         0         0         0 
dram[2]:      2144      1942      1934      1896       950       869      1955      1802       339       300         0         0         0         0         0         0 
dram[3]:      2210      1946      2081      2056       982       882      1928      1901       346       296         0         0         0         0         0         0 
dram[4]:      2221      1943      1968      1922       900      2660      1926      1978       355       293         0         0         0         0         0         0 
dram[5]:      2234      1949      1964      1918       895       908      1935      1569       350       310         0         0         0         0         0         0 
dram[6]:      2174      1953      1960      1914       890       904      1327      1607       345       308         0         0         0         0         0         0 
dram[7]:      2252      1957      2242      2079       886       911      1364      1682       329       307         0         0         0         0         0         0 
dram[8]:      2090      1967      2170      2068       911       926      1352      1668       335       296         0         0         0         0         0         0 
dram[9]:      2421      1970      2157      2572       905       924      1387      1746       342       293         0         0         0         0         0         0 
dram[10]:      2438      1896      2146      2558       920       933      1383         0       339       289         0         0         0         0         0         0 
dram[11]:      2445      1900      2284      2607       933       891      1041         0       352       288         0         0         0         0         0         0 
dram[12]:      2462      2537      1320      2618       932      5781      1035         0       349       310         0         0         0         0         0         0 
dram[13]:      2323      3179      1309      2667       964       884      1109         0       345       307         0         0         0         0         0         0 
dram[14]:      2155      3201      2206      2726       957       878      1105         0       367       295         0         0         0         0         0         0 
dram[15]:      1315      3251      2308      2777       972       895      1056         0       363       291         0         0         0         0         0         0 
dram[16]:      1794      3242      2295      2823       922       891      1050         0       362       287         0         0         0         0         0         0 
dram[17]:      2203      3285      2266      2607       916       912      1079         0       622       307         0         0         0         0         0         0 
dram[18]:      2590      3388      2253      2621       870       919      1075         0       515       331         0         0         0         0         0         0 
dram[19]:      2611      3466      2332      2592       869       916      1094         0       482       328         0         0         0         0         0         0 
dram[20]:      2618      3560      1868      2674       859       943      1091         0         0       324         0         0         0         0         0         0 
dram[21]:      2636      2716      1864      2720       855       937      1126         0         0       304         0         0         0         0         0         0 
dram[22]:      2642      3322      1859      2777       869       951      1122         0         0       300         0         0         0         0         0         0 
dram[23]:      2681      3353      1892      2833       874       878      1067         0         0       299         0         0         0         0         0         0 
dram[24]:      2694      3414      1879      2885       886       874      1063         0         0       314         0         0         0         0         0         0 
dram[25]:      2818      3420      1875      2558       886       890      1242         0         0       312         0         0         0         0         0         0 
dram[26]:      2315      3460      1869      2582       897       863      1226         0         0       307         0         0         0         0         0         0 
dram[27]:      2766      3578      1910      2596       911       862      1117         0         0       300         0         0         0         0         0         0 
dram[28]:      2777      3638      1905      2607       916       895      1113         0         0       299         0         0         0         0         0         0 
dram[29]:      2783      3670      1884      2684       924       891      1647         0         0       296         0         0         0         0         0         0 
dram[30]:      2802      2827      1880      2794       887       928      1679         0         0       313         0         0         0         0         0         0 
dram[31]:      2811      3490      2037      2825       884       924      1692         0         0       308         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 35.000000 36.000000 38.000000 36.000000 17.000000 19.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 34.000000 38.000000 36.000000 17.000000 19.000000  2.000000  4.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 38.000000 36.000000 17.000000 19.000000  2.000000  4.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 38.000000 36.000000 17.000000 19.000000  2.000000  4.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 38.000000 36.000000 17.000000 19.000000  2.000000  4.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 38.000000 36.000000 17.000000 19.000000  2.000000  4.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 38.000000 36.000000 17.000000 19.000000  2.000000  4.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 11.333333 34.000000 38.000000 36.000000 17.000000 19.000000  2.000000  4.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.333333 34.000000 38.000000 36.000000 17.000000 19.000000  2.000000  4.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 36.000000 34.000000 38.000000 38.000000 17.000000 19.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 36.000000 36.000000 38.000000 17.000000 18.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.333333 36.000000 36.000000 38.000000 17.000000 18.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.666667 36.000000 18.500000 38.000000 17.000000 18.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.500000 35.000000 18.500000 38.000000 17.000000 18.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 19.000000 34.000000 36.000000 38.000000 17.000000 18.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 19.000000 34.000000 36.000000 38.000000 17.000000 18.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 19.000000 34.000000 36.000000 38.000000 17.000000 19.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 36.000000 34.000000 19.000000 38.000000 17.500000 19.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 36.000000 34.000000 18.500000 38.000000 18.000000 19.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 36.000000 34.000000 36.000000 38.000000 18.000000 19.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 36.000000 34.000000 36.000000 38.000000 18.000000 19.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 36.000000 32.000000 36.000000 38.000000 18.000000 19.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 36.000000 32.000000 36.000000 38.000000 18.000000 19.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 12.666667 32.000000 36.000000 36.000000 18.000000 19.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 12.666667 32.000000 36.000000 36.000000 18.000000 19.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 12.666667 32.000000 36.000000 36.000000 18.000000 19.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 36.000000 32.000000 36.000000 36.000000 18.000000 19.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 36.000000 32.000000 36.000000 36.000000 18.000000 19.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 36.000000 32.000000 36.000000 36.000000 18.000000 19.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 36.000000 32.000000 36.000000 36.000000 17.000000 19.000000  4.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 36.000000 32.000000 36.000000 36.000000 19.000000 19.000000  4.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 36.000000 32.000000 36.000000 36.000000 19.000000 19.000000  4.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7131/379 = 18.815304
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        26        20        20        34        36         4         2         2         0         0         0         0         0         0         0 
dram[1]:        26        26        20        20        34        36         4         2         2         1         0         0         0         0         0         0 
dram[2]:        26        26        20        20        34        36         4         2         2         2         0         0         0         0         0         0 
dram[3]:        26        26        20        20        34        36         4         2         2         2         0         0         0         0         0         0 
dram[4]:        26        26        20        20        34        36         4         2         2         2         0         0         0         0         0         0 
dram[5]:        26        26        20        20        34        36         4         2         2         2         0         0         0         0         0         0 
dram[6]:        27        26        20        20        34        36         2         2         2         2         0         0         0         0         0         0 
dram[7]:        26        26        20        20        34        36         2         2         2         2         0         0         0         0         0         0 
dram[8]:        27        26        20        20        34        36         2         2         2         2         0         0         0         0         0         0 
dram[9]:        26        26        20        20        34        36         2         1         2         2         0         0         0         0         0         0 
dram[10]:        26        28        20        20        34        35         2         0         2         2         0         0         0         0         0         0 
dram[11]:        27        28        20        20        34        36         2         0         2         2         0         0         0         0         0         0 
dram[12]:        28        28        21        20        34        36         2         0         2         2         0         0         0         0         0         0 
dram[13]:        27        27        21        20        34        36         2         0         2         2         0         0         0         0         0         0 
dram[14]:        28        26        20        20        34        36         2         0         2         2         0         0         0         0         0         0 
dram[15]:        28        26        20        20        34        36         2         0         2         2         0         0         0         0         0         0 
dram[16]:        28        26        20        20        34        38         2         0         2         2         0         0         0         0         0         0 
dram[17]:        26        26        22        20        35        38         2         0         2         2         0         0         0         0         0         0 
dram[18]:        26        26        21        20        36        38         2         0         2         2         0         0         0         0         0         0 
dram[19]:        26        26        20        20        36        38         2         0         2         2         0         0         0         0         0         0 
dram[20]:        26        26        20        20        36        38         2         0         0         2         0         0         0         0         0         0 
dram[21]:        26        26        20        20        36        38         2         0         0         2         0         0         0         0         0         0 
dram[22]:        26        26        20        20        36        38         2         0         0         2         0         0         0         0         0         0 
dram[23]:        28        26        20        18        36        38         2         0         0         2         0         0         0         0         0         0 
dram[24]:        28        26        20        18        36        38         2         0         0         2         0         0         0         0         0         0 
dram[25]:        28        26        20        18        36        38         2         0         0         2         0         0         0         0         0         0 
dram[26]:        26        26        20        18        36        38         2         0         0         2         0         0         0         0         0         0 
dram[27]:        26        26        20        18        36        38         2         0         0         2         0         0         0         0         0         0 
dram[28]:        26        26        20        18        36        38         2         0         0         2         0         0         0         0         0         0 
dram[29]:        26        26        20        18        34        38         2         0         0         2         0         0         0         0         0         0 
dram[30]:        26        26        20        18        36        38         2         0         0         2         0         0         0         0         0         0 
dram[31]:        26        26        20        18        36        38         2         0         0         2         0         0         0         0         0         0 
total reads: 5451
min_bank_accesses = 0!
chip skew: 173/166 = 1.04
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4862      2958        98        99     29851     28435       748        87      2552    none      none      none      none      none      none      none  
dram[1]:       4855      3036        99       107     35284     27801       686        88      2172       353    none      none      none      none      none      none  
dram[2]:       4793      3279        99       108     28837      2002       721        86      2817      1671    none      none      none      none      none      none  
dram[3]:       4172      3846        93       104     24996      1868       757        89      3069      2061    none      none      none      none      none      none  
dram[4]:       4063      2469        94        96     29712      1768       756        89      2106      2084    none      none      none      none      none      none  
dram[5]:       4233      3097        99       104     29120      1788       629        86      3024      2042    none      none      none      none      none      none  
dram[6]:       4617      2793       102       103     26913      1939       191        91      3241      2440    none      none      none      none      none      none  
dram[7]:       3937      2953        92       102     32042      1922       191        86      2492      2303    none      none      none      none      none      none  
dram[8]:       3506      2327        90       100     32041      1986       191        87      2716      1958    none      none      none      none      none      none  
dram[9]:       3542      3032        97        91     25643      1859       188        87      3076      2273    none      none      none      none      none      none  
dram[10]:       3452      3670       100        93     30647      2126       186    none        2093      2065    none      none      none      none      none      none  
dram[11]:       3262      3553        98        90     30092      2093       230    none        1920      1655    none      none      none      none      none      none  
dram[12]:       3471      3519       223        95     29383      2041       192    none        2504      2349    none      none      none      none      none      none  
dram[13]:       3692      4048       217        94     32147      1996       219    none        2189      2342    none      none      none      none      none      none  
dram[14]:       2901      4065       101        93     32033      2198       227    none        2548      2024    none      none      none      none      none      none  
dram[15]:       2909      3671        97        90     26024      2153       226    none        3303      2206    none      none      none      none      none      none  
dram[16]:       4258      4100        96        92     31064     22382       234    none        2418      2146    none      none      none      none      none      none  
dram[17]:       3962      4180       323        92     29802     26590       214    none        2294      1887    none      none      none      none      none      none  
dram[18]:       4041      4398       155        91     24801     25683       222    none        2411      2216    none      none      none      none      none      none  
dram[19]:       3743      4754       100        94     30632     25963       259    none        1885      2641    none      none      none      none      none      none  
dram[20]:       3488      3495       106        93     30493     28883       267    none      none        2223    none      none      none      none      none      none  
dram[21]:       3953      3783       103        93     24641     28349       280    none      none        2044    none      none      none      none      none      none  
dram[22]:       3655      4221        99        94     26767     23026       288    none      none        2445    none      none      none      none      none      none  
dram[23]:       3540      4204       102        86     31353     26489       249    none      none        1847    none      none      none      none      none      none  
dram[24]:       3398      3725       104        86     26501     25838       203    none      none        2032    none      none      none      none      none      none  
dram[25]:       3623      4254       102        85     27855     22621       211    none      none        2475    none      none      none      none      none      none  
dram[26]:       3686      4412       110        85     32486     28457       215    none      none        2476    none      none      none      none      none      none  
dram[27]:       3327      3942       101        86     27301     28452       260    none      none        1915    none      none      none      none      none      none  
dram[28]:       3282      4206       101        86     24350     22810       268    none      none        2444    none      none      none      none      none      none  
dram[29]:       3623      3801        96        86     30757     25124        89    none      none        2240    none      none      none      none      none      none  
dram[30]:       3007      4383        98        85     26946     29032        88    none      none        1842    none      none      none      none      none      none  
dram[31]:       2711      4622       106        86     24101     25336        94    none      none        2381    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        410       327       356       245       379       381       247       175       379         0         0         0         0         0         0         0
dram[1]:        350       403       370       414       308       309       257       183       344       199         0         0         0         0         0         0
dram[2]:        281       346       378       422       402       343       235       174       402       259         0         0         0         0         0         0
dram[3]:        343       353       238       301       308       305       252       185       459       285         0         0         0         0         0         0
dram[4]:        283       346       276       229       325       340       259       186       333       281         0         0         0         0         0         0
dram[5]:        285       328       368       304       320       318       223       174       434       336         0         0         0         0         0         0
dram[6]:        386       336       376       312       246       288       197       190       447       343         0         0         0         0         0         0
dram[7]:        369       407       234       267       277       319       197       173       418       314         0         0         0         0         0         0
dram[8]:        264       275       190       287       312       332       197       176       370       280         0         0         0         0         0         0
dram[9]:        293       268       289       199       466       332       191       174       417       321         0         0         0         0         0         0
dram[10]:        381       413       236       271       348       349       195         0       346       302         0         0         0         0         0         0
dram[11]:        322       315       247       202       373       358       251         0       271       250         0         0         0         0         0         0
dram[12]:        364       336       406       277       398       400       195         0       345       311         0         0         0         0         0         0
dram[13]:        396       407       413       277       408       361       252         0       356       348         0         0         0         0         0         0
dram[14]:        310       314       259       225       384       309       260         0       399       332         0         0         0         0         0         0
dram[15]:        287       324       229       189       328       317       253         0       415       323         0         0         0         0         0         0
dram[16]:        323       351       205       210       610       475       261         0       380       312         0         0         0         0         0         0
dram[17]:        403       343       457       222       475       434       241         0       336       280         0         0         0         0         0         0
dram[18]:        290       321       323       217       307       280       249         0       275       310         0         0         0         0         0         0
dram[19]:        396       349       275       235       343       340       280         0       222       339         0         0         0         0         0         0
dram[20]:        293       305       241       250       401       407       288         0         0       347         0         0         0         0         0         0
dram[21]:        279       312       277       232       424       397       292         0         0       293         0         0         0         0         0         0
dram[22]:        275       320       280       223       637       644       300         0         0       321         0         0         0         0         0         0
dram[23]:        365       415       286       187       548       538       282         0         0       247         0         0         0         0         0         0
dram[24]:        373       403       283       191       403       360       224         0         0       337         0         0         0         0         0         0
dram[25]:        288       330       367       195       450       379       211         0         0       348         0         0         0         0         0         0
dram[26]:        473       423       341       195       301       281       215         0         0       356         0         0         0         0         0         0
dram[27]:        316       364       247       195       300       317       284         0         0       349         0         0         0         0         0         0
dram[28]:        314       345       247       194       349       281       292         0         0       367         0         0         0         0         0         0
dram[29]:        303       349       236       192       503       377       182         0         0       308         0         0         0         0         0         0
dram[30]:        376       397       245       195       301       306       181         0         0       281         0         0         0         0         0         0
dram[31]:        455       532       308       199       402       389       196         0         0       341         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149381 n_act=13 n_pre=4 n_req=227 n_rd=342 n_write=112 bw_util=0.006059
n_activity=2150 dram_eff=0.4223
bk0: 54a 149610i bk1: 52a 149578i bk2: 40a 149491i bk3: 40a 149511i bk4: 68a 149697i bk5: 72a 149658i bk6: 8a 149815i bk7: 4a 149809i bk8: 4a 149830i bk9: 0a 149848i bk10: 0a 149848i bk11: 0a 149849i bk12: 0a 149850i bk13: 0a 149852i bk14: 0a 149853i bk15: 0a 149855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0025692
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149386 n_act=13 n_pre=3 n_req=225 n_rd=342 n_write=108 bw_util=0.006006
n_activity=2092 dram_eff=0.4302
bk0: 52a 149607i bk1: 52a 149571i bk2: 40a 149471i bk3: 40a 149450i bk4: 68a 149698i bk5: 72a 149659i bk6: 8a 149814i bk7: 4a 149804i bk8: 4a 149830i bk9: 2a 149837i bk10: 0a 149847i bk11: 0a 149850i bk12: 0a 149853i bk13: 0a 149853i bk14: 0a 149854i bk15: 0a 149855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00329659
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149384 n_act=13 n_pre=3 n_req=226 n_rd=344 n_write=108 bw_util=0.006033
n_activity=2109 dram_eff=0.4286
bk0: 52a 149613i bk1: 52a 149586i bk2: 40a 149460i bk3: 40a 149438i bk4: 68a 149697i bk5: 72a 149665i bk6: 8a 149817i bk7: 4a 149812i bk8: 4a 149831i bk9: 4a 149830i bk10: 0a 149847i bk11: 0a 149850i bk12: 0a 149852i bk13: 0a 149852i bk14: 0a 149853i bk15: 0a 149855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0030697
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149384 n_act=13 n_pre=3 n_req=226 n_rd=344 n_write=108 bw_util=0.006033
n_activity=2124 dram_eff=0.4256
bk0: 52a 149618i bk1: 52a 149582i bk2: 40a 149513i bk3: 40a 149472i bk4: 68a 149696i bk5: 72a 149648i bk6: 8a 149816i bk7: 4a 149804i bk8: 4a 149832i bk9: 4a 149831i bk10: 0a 149846i bk11: 0a 149847i bk12: 0a 149851i bk13: 0a 149852i bk14: 0a 149855i bk15: 0a 149855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00309639
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x800c2480, atomic=0 1 entries : 0x7fb0c92bcae0 :  mf: uid=1658250, sid02:w15, part=4, addr=0x800c2480, load , size=128, unknown  status = IN_PARTITION_DRAM (196805), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149385 n_act=13 n_pre=3 n_req=226 n_rd=343 n_write=108 bw_util=0.006019
n_activity=2103 dram_eff=0.4289
bk0: 52a 149618i bk1: 52a 149593i bk2: 40a 149476i bk3: 40a 149527i bk4: 68a 149692i bk5: 72a 149661i bk6: 8a 149816i bk7: 3a 149806i bk8: 4a 149833i bk9: 4a 149832i bk10: 0a 149847i bk11: 0a 149848i bk12: 0a 149849i bk13: 0a 149852i bk14: 0a 149854i bk15: 0a 149855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00291621
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents
MSHR: tag=0x800be580, atomic=0 1 entries : 0x7fb0caa181e0 :  mf: uid=1658249, sid02:w15, part=5, addr=0x800be580, load , size=128, unknown  status = IN_PARTITION_DRAM (196803), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149384 n_act=13 n_pre=3 n_req=226 n_rd=344 n_write=108 bw_util=0.006033
n_activity=2122 dram_eff=0.426
bk0: 52a 149623i bk1: 52a 149611i bk2: 40a 149499i bk3: 40a 149506i bk4: 68a 149698i bk5: 72a 149655i bk6: 8a 149816i bk7: 4a 149813i bk8: 4a 149832i bk9: 4a 149832i bk10: 0a 149848i bk11: 0a 149849i bk12: 0a 149851i bk13: 0a 149851i bk14: 0a 149853i bk15: 0a 149856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00233564
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149384 n_act=14 n_pre=4 n_req=225 n_rd=342 n_write=108 bw_util=0.006006
n_activity=2126 dram_eff=0.4233
bk0: 54a 149614i bk1: 52a 149599i bk2: 40a 149472i bk3: 40a 149522i bk4: 68a 149699i bk5: 72a 149651i bk6: 4a 149834i bk7: 4a 149792i bk8: 4a 149832i bk9: 4a 149833i bk10: 0a 149847i bk11: 0a 149850i bk12: 0a 149852i bk13: 0a 149853i bk14: 0a 149855i bk15: 0a 149857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00317647
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149386 n_act=14 n_pre=4 n_req=224 n_rd=340 n_write=108 bw_util=0.005979
n_activity=2097 dram_eff=0.4273
bk0: 52a 149605i bk1: 52a 149593i bk2: 40a 149498i bk3: 40a 149477i bk4: 68a 149692i bk5: 72a 149653i bk6: 4a 149832i bk7: 4a 149810i bk8: 4a 149831i bk9: 4a 149831i bk10: 0a 149847i bk11: 0a 149849i bk12: 0a 149852i bk13: 0a 149854i bk14: 0a 149855i bk15: 0a 149857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00292956
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149380 n_act=14 n_pre=4 n_req=227 n_rd=342 n_write=112 bw_util=0.006059
n_activity=2146 dram_eff=0.4231
bk0: 54a 149558i bk1: 52a 149609i bk2: 40a 149494i bk3: 40a 149505i bk4: 68a 149698i bk5: 72a 149647i bk6: 4a 149834i bk7: 4a 149803i bk8: 4a 149833i bk9: 4a 149833i bk10: 0a 149848i bk11: 0a 149851i bk12: 0a 149852i bk13: 0a 149853i bk14: 0a 149855i bk15: 0a 149855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00282279
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149386 n_act=12 n_pre=2 n_req=226 n_rd=338 n_write=114 bw_util=0.006033
n_activity=2115 dram_eff=0.4274
bk0: 52a 149588i bk1: 52a 149598i bk2: 40a 149454i bk3: 40a 149489i bk4: 68a 149696i bk5: 72a 149660i bk6: 4a 149836i bk7: 2a 149821i bk8: 4a 149835i bk9: 4a 149833i bk10: 0a 149848i bk11: 0a 149850i bk12: 0a 149851i bk13: 0a 149851i bk14: 0a 149853i bk15: 0a 149853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00330326
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149395 n_act=11 n_pre=2 n_req=222 n_rd=338 n_write=106 bw_util=0.005926
n_activity=2054 dram_eff=0.4323
bk0: 52a 149569i bk1: 56a 149585i bk2: 40a 149490i bk3: 40a 149494i bk4: 68a 149692i bk5: 70a 149675i bk6: 4a 149836i bk7: 0a 149853i bk8: 4a 149837i bk9: 4a 149834i bk10: 0a 149849i bk11: 0a 149850i bk12: 0a 149851i bk13: 0a 149851i bk14: 0a 149853i bk15: 0a 149853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00269599
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149389 n_act=13 n_pre=4 n_req=223 n_rd=342 n_write=104 bw_util=0.005953
n_activity=2070 dram_eff=0.4309
bk0: 54a 149567i bk1: 56a 149570i bk2: 40a 149508i bk3: 40a 149462i bk4: 68a 149694i bk5: 72a 149682i bk6: 4a 149826i bk7: 0a 149850i bk8: 4a 149835i bk9: 4a 149835i bk10: 0a 149850i bk11: 0a 149851i bk12: 0a 149852i bk13: 0a 149852i bk14: 0a 149853i bk15: 0a 149856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00300964
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149383 n_act=14 n_pre=5 n_req=225 n_rd=346 n_write=104 bw_util=0.006006
n_activity=2101 dram_eff=0.4284
bk0: 56a 149573i bk1: 56a 149604i bk2: 42a 149474i bk3: 40a 149500i bk4: 68a 149689i bk5: 72a 149681i bk6: 4a 149826i bk7: 0a 149850i bk8: 4a 149834i bk9: 4a 149834i bk10: 0a 149849i bk11: 0a 149850i bk12: 0a 149853i bk13: 0a 149854i bk14: 0a 149854i bk15: 0a 149856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00300296
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149389 n_act=13 n_pre=4 n_req=223 n_rd=342 n_write=104 bw_util=0.005953
n_activity=2110 dram_eff=0.4227
bk0: 54a 149564i bk1: 54a 149601i bk2: 42a 149505i bk3: 40a 149495i bk4: 68a 149698i bk5: 72a 149689i bk6: 4a 149834i bk7: 0a 149852i bk8: 4a 149838i bk9: 4a 149834i bk10: 0a 149849i bk11: 0a 149849i bk12: 0a 149850i bk13: 0a 149851i bk14: 0a 149852i bk15: 0a 149854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00277607
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149393 n_act=12 n_pre=3 n_req=222 n_rd=340 n_write=104 bw_util=0.005926
n_activity=2066 dram_eff=0.4298
bk0: 56a 149575i bk1: 52a 149607i bk2: 40a 149503i bk3: 40a 149478i bk4: 68a 149693i bk5: 72a 149683i bk6: 4a 149834i bk7: 0a 149850i bk8: 4a 149836i bk9: 4a 149836i bk10: 0a 149849i bk11: 0a 149849i bk12: 0a 149850i bk13: 0a 149851i bk14: 0a 149852i bk15: 0a 149854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00347676
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149393 n_act=12 n_pre=3 n_req=222 n_rd=340 n_write=104 bw_util=0.005926
n_activity=2060 dram_eff=0.4311
bk0: 56a 149567i bk1: 52a 149590i bk2: 40a 149502i bk3: 40a 149497i bk4: 68a 149702i bk5: 72a 149688i bk6: 4a 149829i bk7: 0a 149849i bk8: 4a 149834i bk9: 4a 149833i bk10: 0a 149849i bk11: 0a 149849i bk12: 0a 149852i bk13: 0a 149852i bk14: 0a 149852i bk15: 0a 149854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00231562
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149389 n_act=12 n_pre=3 n_req=224 n_rd=344 n_write=104 bw_util=0.005979
n_activity=2085 dram_eff=0.4297
bk0: 56a 149576i bk1: 52a 149607i bk2: 40a 149527i bk3: 40a 149487i bk4: 68a 149702i bk5: 76a 149668i bk6: 4a 149827i bk7: 0a 149847i bk8: 4a 149831i bk9: 4a 149831i bk10: 0a 149846i bk11: 0a 149848i bk12: 0a 149852i bk13: 0a 149853i bk14: 0a 149854i bk15: 0a 149855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00274271
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149387 n_act=12 n_pre=3 n_req=225 n_rd=346 n_write=104 bw_util=0.006006
n_activity=2086 dram_eff=0.4314
bk0: 52a 149570i bk1: 52a 149624i bk2: 44a 149513i bk3: 40a 149477i bk4: 70a 149688i bk5: 76a 149653i bk6: 4a 149831i bk7: 0a 149848i bk8: 4a 149832i bk9: 4a 149833i bk10: 0a 149847i bk11: 0a 149849i bk12: 0a 149851i bk13: 0a 149853i bk14: 0a 149854i bk15: 0a 149856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.003043
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149387 n_act=12 n_pre=3 n_req=225 n_rd=346 n_write=104 bw_util=0.006006
n_activity=2080 dram_eff=0.4327
bk0: 52a 149576i bk1: 52a 149598i bk2: 42a 149522i bk3: 40a 149486i bk4: 72a 149684i bk5: 76a 149674i bk6: 4a 149832i bk7: 0a 149848i bk8: 4a 149833i bk9: 4a 149832i bk10: 0a 149849i bk11: 0a 149850i bk12: 0a 149851i bk13: 0a 149851i bk14: 0a 149853i bk15: 0a 149856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00332995
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149391 n_act=11 n_pre=2 n_req=224 n_rd=344 n_write=104 bw_util=0.005979
n_activity=2048 dram_eff=0.4375
bk0: 52a 149573i bk1: 52a 149598i bk2: 40a 149506i bk3: 40a 149432i bk4: 72a 149687i bk5: 76a 149676i bk6: 4a 149825i bk7: 0a 149849i bk8: 4a 149832i bk9: 4a 149833i bk10: 0a 149848i bk11: 0a 149849i bk12: 0a 149851i bk13: 0a 149851i bk14: 0a 149852i bk15: 0a 149854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00301631
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149396 n_act=10 n_pre=2 n_req=222 n_rd=340 n_write=104 bw_util=0.005926
n_activity=2044 dram_eff=0.4344
bk0: 52a 149579i bk1: 52a 149615i bk2: 40a 149494i bk3: 40a 149451i bk4: 72a 149690i bk5: 76a 149676i bk6: 4a 149824i bk7: 0a 149849i bk8: 0a 149850i bk9: 4a 149834i bk10: 0a 149849i bk11: 0a 149849i bk12: 0a 149850i bk13: 0a 149851i bk14: 0a 149852i bk15: 0a 149855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00338334
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149400 n_act=10 n_pre=2 n_req=220 n_rd=340 n_write=100 bw_util=0.005872
n_activity=1977 dram_eff=0.4451
bk0: 52a 149575i bk1: 52a 149614i bk2: 40a 149490i bk3: 40a 149479i bk4: 72a 149679i bk5: 76a 149667i bk6: 4a 149821i bk7: 0a 149849i bk8: 0a 149850i bk9: 4a 149836i bk10: 0a 149849i bk11: 0a 149849i bk12: 0a 149851i bk13: 0a 149851i bk14: 0a 149852i bk15: 0a 149853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00341003
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149400 n_act=10 n_pre=2 n_req=220 n_rd=340 n_write=100 bw_util=0.005872
n_activity=1986 dram_eff=0.4431
bk0: 52a 149579i bk1: 52a 149613i bk2: 40a 149526i bk3: 40a 149450i bk4: 72a 149679i bk5: 76a 149648i bk6: 4a 149820i bk7: 0a 149847i bk8: 0a 149849i bk9: 4a 149834i bk10: 0a 149849i bk11: 0a 149849i bk12: 0a 149851i bk13: 0a 149851i bk14: 0a 149852i bk15: 0a 149855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00399728
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149396 n_act=12 n_pre=4 n_req=220 n_rd=340 n_write=100 bw_util=0.005872
n_activity=2017 dram_eff=0.4363
bk0: 56a 149560i bk1: 52a 149621i bk2: 40a 149518i bk3: 36a 149484i bk4: 72a 149682i bk5: 76a 149670i bk6: 4a 149834i bk7: 0a 149849i bk8: 0a 149849i bk9: 4a 149836i bk10: 0a 149849i bk11: 0a 149849i bk12: 0a 149851i bk13: 0a 149851i bk14: 0a 149854i bk15: 0a 149856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00329659
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149396 n_act=12 n_pre=4 n_req=220 n_rd=340 n_write=100 bw_util=0.005872
n_activity=2023 dram_eff=0.435
bk0: 56a 149553i bk1: 52a 149610i bk2: 40a 149513i bk3: 36a 149482i bk4: 72a 149684i bk5: 76a 149664i bk6: 4a 149831i bk7: 0a 149848i bk8: 0a 149850i bk9: 4a 149835i bk10: 0a 149849i bk11: 0a 149850i bk12: 0a 149853i bk13: 0a 149853i bk14: 0a 149853i bk15: 0a 149855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00278942
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149396 n_act=12 n_pre=4 n_req=220 n_rd=340 n_write=100 bw_util=0.005872
n_activity=2038 dram_eff=0.4318
bk0: 56a 149569i bk1: 52a 149618i bk2: 40a 149473i bk3: 36a 149501i bk4: 72a 149685i bk5: 76a 149665i bk6: 4a 149825i bk7: 0a 149847i bk8: 0a 149847i bk9: 4a 149834i bk10: 0a 149849i bk11: 0a 149850i bk12: 0a 149852i bk13: 0a 149852i bk14: 0a 149856i bk15: 0a 149856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0032432
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149404 n_act=10 n_pre=2 n_req=218 n_rd=336 n_write=100 bw_util=0.005819
n_activity=1994 dram_eff=0.4373
bk0: 52a 149571i bk1: 52a 149594i bk2: 40a 149470i bk3: 36a 149508i bk4: 72a 149688i bk5: 76a 149675i bk6: 4a 149820i bk7: 0a 149847i bk8: 0a 149850i bk9: 4a 149834i bk10: 0a 149849i bk11: 0a 149849i bk12: 0a 149850i bk13: 0a 149850i bk14: 0a 149852i bk15: 0a 149856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00435763
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149404 n_act=10 n_pre=2 n_req=218 n_rd=336 n_write=100 bw_util=0.005819
n_activity=2031 dram_eff=0.4293
bk0: 52a 149581i bk1: 52a 149630i bk2: 40a 149523i bk3: 36a 149505i bk4: 72a 149692i bk5: 76a 149676i bk6: 4a 149820i bk7: 0a 149848i bk8: 0a 149850i bk9: 4a 149834i bk10: 0a 149849i bk11: 0a 149849i bk12: 0a 149850i bk13: 0a 149850i bk14: 0a 149852i bk15: 0a 149855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00359688
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149404 n_act=10 n_pre=2 n_req=218 n_rd=336 n_write=100 bw_util=0.005819
n_activity=1976 dram_eff=0.4413
bk0: 52a 149578i bk1: 52a 149630i bk2: 40a 149505i bk3: 36a 149468i bk4: 72a 149688i bk5: 76a 149667i bk6: 4a 149820i bk7: 0a 149847i bk8: 0a 149850i bk9: 4a 149833i bk10: 0a 149849i bk11: 0a 149849i bk12: 0a 149850i bk13: 0a 149850i bk14: 0a 149853i bk15: 0a 149855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0031431
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149404 n_act=10 n_pre=2 n_req=218 n_rd=332 n_write=104 bw_util=0.005819
n_activity=2023 dram_eff=0.431
bk0: 52a 149590i bk1: 52a 149625i bk2: 40a 149526i bk3: 36a 149503i bk4: 68a 149691i bk5: 76a 149679i bk6: 4a 149805i bk7: 0a 149847i bk8: 0a 149850i bk9: 4a 149836i bk10: 0a 149849i bk11: 0a 149849i bk12: 0a 149849i bk13: 0a 149850i bk14: 0a 149853i bk15: 0a 149856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00302966
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149396 n_act=10 n_pre=2 n_req=222 n_rd=336 n_write=108 bw_util=0.005926
n_activity=2043 dram_eff=0.4347
bk0: 52a 149587i bk1: 52a 149596i bk2: 40a 149524i bk3: 36a 149501i bk4: 72a 149649i bk5: 76a 149673i bk6: 4a 149805i bk7: 0a 149849i bk8: 0a 149850i bk9: 4a 149834i bk10: 0a 149849i bk11: 0a 149849i bk12: 0a 149850i bk13: 0a 149851i bk14: 0a 149853i bk15: 0a 149854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00302966
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149852 n_nop=149396 n_act=10 n_pre=2 n_req=222 n_rd=336 n_write=108 bw_util=0.005926
n_activity=2051 dram_eff=0.433
bk0: 52a 149593i bk1: 52a 149603i bk2: 40a 149523i bk3: 36a 149515i bk4: 72a 149659i bk5: 76a 149671i bk6: 4a 149788i bk7: 0a 149848i bk8: 0a 149850i bk9: 4a 149834i bk10: 0a 149849i bk11: 0a 149849i bk12: 0a 149849i bk13: 0a 149850i bk14: 0a 149853i bk15: 0a 149855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00323653

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12714, Miss = 171, Miss_rate = 0.013, Pending_hits = 38, Reservation_fails = 8
L2_cache_bank[1]: Access = 13654, Miss = 171, Miss_rate = 0.013, Pending_hits = 46, Reservation_fails = 18
L2_cache_bank[2]: Access = 7231, Miss = 172, Miss_rate = 0.024, Pending_hits = 46, Reservation_fails = 34
L2_cache_bank[3]: Access = 6680, Miss = 172, Miss_rate = 0.026, Pending_hits = 52, Reservation_fails = 47
L2_cache_bank[4]: Access = 7434, Miss = 172, Miss_rate = 0.023, Pending_hits = 40, Reservation_fails = 38
L2_cache_bank[5]: Access = 7561, Miss = 172, Miss_rate = 0.023, Pending_hits = 45, Reservation_fails = 41
L2_cache_bank[6]: Access = 6668, Miss = 171, Miss_rate = 0.026, Pending_hits = 40, Reservation_fails = 27
L2_cache_bank[7]: Access = 7519, Miss = 170, Miss_rate = 0.023, Pending_hits = 42, Reservation_fails = 8
L2_cache_bank[8]: Access = 7457, Miss = 171, Miss_rate = 0.023, Pending_hits = 41, Reservation_fails = 26
L2_cache_bank[9]: Access = 6563, Miss = 169, Miss_rate = 0.026, Pending_hits = 48, Reservation_fails = 62
L2_cache_bank[10]: Access = 7630, Miss = 169, Miss_rate = 0.022, Pending_hits = 49, Reservation_fails = 23
L2_cache_bank[11]: Access = 7614, Miss = 171, Miss_rate = 0.022, Pending_hits = 30, Reservation_fails = 27
L2_cache_bank[12]: Access = 7275, Miss = 173, Miss_rate = 0.024, Pending_hits = 39, Reservation_fails = 25
L2_cache_bank[13]: Access = 7749, Miss = 171, Miss_rate = 0.022, Pending_hits = 42, Reservation_fails = 11
L2_cache_bank[14]: Access = 7670, Miss = 170, Miss_rate = 0.022, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[15]: Access = 6533, Miss = 170, Miss_rate = 0.026, Pending_hits = 38, Reservation_fails = 9
L2_cache_bank[16]: Access = 12312, Miss = 172, Miss_rate = 0.014, Pending_hits = 48, Reservation_fails = 39
L2_cache_bank[17]: Access = 13234, Miss = 173, Miss_rate = 0.013, Pending_hits = 55, Reservation_fails = 80
L2_cache_bank[18]: Access = 12323, Miss = 173, Miss_rate = 0.014, Pending_hits = 49, Reservation_fails = 51
L2_cache_bank[19]: Access = 12847, Miss = 172, Miss_rate = 0.013, Pending_hits = 45, Reservation_fails = 12
L2_cache_bank[20]: Access = 13007, Miss = 170, Miss_rate = 0.013, Pending_hits = 45, Reservation_fails = 28
L2_cache_bank[21]: Access = 12112, Miss = 170, Miss_rate = 0.014, Pending_hits = 39, Reservation_fails = 18
L2_cache_bank[22]: Access = 11688, Miss = 170, Miss_rate = 0.015, Pending_hits = 52, Reservation_fails = 25
L2_cache_bank[23]: Access = 13746, Miss = 170, Miss_rate = 0.012, Pending_hits = 69, Reservation_fails = 62
L2_cache_bank[24]: Access = 12606, Miss = 170, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 44
L2_cache_bank[25]: Access = 11726, Miss = 170, Miss_rate = 0.014, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[26]: Access = 13651, Miss = 168, Miss_rate = 0.012, Pending_hits = 33, Reservation_fails = 16
L2_cache_bank[27]: Access = 12651, Miss = 168, Miss_rate = 0.013, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[28]: Access = 11125, Miss = 168, Miss_rate = 0.015, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[29]: Access = 12640, Miss = 166, Miss_rate = 0.013, Pending_hits = 40, Reservation_fails = 7
L2_cache_bank[30]: Access = 13560, Miss = 168, Miss_rate = 0.012, Pending_hits = 33, Reservation_fails = 5
L2_cache_bank[31]: Access = 11613, Miss = 168, Miss_rate = 0.014, Pending_hits = 43, Reservation_fails = 0
L2_total_cache_accesses = 328793
L2_total_cache_misses = 5451
L2_total_cache_miss_rate = 0.0166
L2_total_cache_pending_hits = 1413
L2_total_cache_reservation_fails = 791
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 685
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 106
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=467551
icnt_total_pkts_simt_to_mem=871721
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.09
	minimum = 6
	maximum = 125
Network latency average = 18.0533
	minimum = 6
	maximum = 101
Slowest packet = 657380
Flit latency average = 19.8956
	minimum = 6
	maximum = 97
Slowest flit = 1338554
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00310004
	minimum = 0 (at node 0)
	maximum = 0.0466246 (at node 2)
Accepted packet rate average = 0.00310004
	minimum = 0 (at node 0)
	maximum = 0.0466246 (at node 2)
Injected flit rate average = 0.00930011
	minimum = 0 (at node 0)
	maximum = 0.108791 (at node 2)
Accepted flit rate average= 0.00930011
	minimum = 0 (at node 0)
	maximum = 0.170957 (at node 2)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.1713 (8 samples)
	minimum = 6 (8 samples)
	maximum = 122.875 (8 samples)
Network latency average = 14.4399 (8 samples)
	minimum = 6 (8 samples)
	maximum = 104.125 (8 samples)
Flit latency average = 14.0729 (8 samples)
	minimum = 6 (8 samples)
	maximum = 100.625 (8 samples)
Fragmentation average = 3.21295e-05 (8 samples)
	minimum = 0 (8 samples)
	maximum = 11.875 (8 samples)
Injected packet rate average = 0.0350586 (8 samples)
	minimum = 0.0168291 (8 samples)
	maximum = 0.0801863 (8 samples)
Accepted packet rate average = 0.0350586 (8 samples)
	minimum = 0.0168291 (8 samples)
	maximum = 0.0801863 (8 samples)
Injected flit rate average = 0.085355 (8 samples)
	minimum = 0.0346484 (8 samples)
	maximum = 0.24894 (8 samples)
Accepted flit rate average = 0.085355 (8 samples)
	minimum = 0.0438322 (8 samples)
	maximum = 0.186598 (8 samples)
Injected packet size average = 2.43464 (8 samples)
Accepted packet size average = 2.43464 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 1 sec (121 sec)
gpgpu_simulation_rate = 162727 (inst/sec)
gpgpu_simulation_rate = 1626 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,196806)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,196806)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,196806)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,196806)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,196806)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,196806)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,196806)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,196806)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,196806)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,196806)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,196806)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,196806)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,196806)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,196806)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,196806)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,196806)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,196806)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,196806)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,196806)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,196806)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,196806)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,196806)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,196806)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,196806)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,196806)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,196806)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,196806)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,196806)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,196806)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,196806)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,196806)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,196806)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,196806)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,196806)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,196806)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,196806)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,196806)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,196806)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,196806)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,196806)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,196806)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,196806)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,196806)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,196806)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,196806)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,196806)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,196806)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,196806)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,196806)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,196806)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,196806)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,196806)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,196806)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,196806)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,196806)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,196806)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,196806)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,196806)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,196806)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,196806)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,196806)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,196806)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,196806)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,32,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (112,196806), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (113,196806), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (113,196806), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (113,196806), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (113,196806), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (113,196806), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (113,196806), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (113,196806), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (113,196806), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (114,196806), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (114,196806), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114,196806), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (114,196806), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114,196806), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (115,196806), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (115,196806), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (115,196806), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (115,196806), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (115,196806), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (115,196806), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (116,196806), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (117,196806), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (117,196806), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (117,196806), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (117,196806), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (117,196806), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (117,196806), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (117,196806), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (117,196806), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (118,196806), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (118,196806), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (118,196806), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (118,196806), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (118,196806), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (118,196806), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (120,196806), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (120,196806), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (120,196806), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (122,196806), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (122,196806), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (122,196806), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (123,196806), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (123,196806), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (123,196806), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (123,196806), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (123,196806), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (124,196806), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (124,196806), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (125,196806), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (127,196806), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (128,196806), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (129,196806), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (129,196806), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (130,196806), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (130,196806), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (133,196806), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (138,196806), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (139,196806), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (139,196806), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (140,196806), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (144,196806), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (145,196806), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 197306  inst.: 19774997 (ipc=169.8) sim_rate=162090 (inst/sec) elapsed = 0:0:02:02 / Fri Jul 27 18:41:01 2018
GPGPU-Sim uArch: cycles simulated: 203306  inst.: 19777013 (ipc=13.4) sim_rate=160788 (inst/sec) elapsed = 0:0:02:03 / Fri Jul 27 18:41:02 2018
GPGPU-Sim uArch: cycles simulated: 214306  inst.: 19780757 (ipc= 5.2) sim_rate=159522 (inst/sec) elapsed = 0:0:02:04 / Fri Jul 27 18:41:03 2018
GPGPU-Sim uArch: cycles simulated: 225806  inst.: 19784717 (ipc= 3.3) sim_rate=158277 (inst/sec) elapsed = 0:0:02:05 / Fri Jul 27 18:41:04 2018
GPGPU-Sim uArch: cycles simulated: 236806  inst.: 19788389 (ipc= 2.5) sim_rate=157050 (inst/sec) elapsed = 0:0:02:06 / Fri Jul 27 18:41:05 2018
GPGPU-Sim uArch: cycles simulated: 247806  inst.: 19792133 (ipc= 2.0) sim_rate=155843 (inst/sec) elapsed = 0:0:02:07 / Fri Jul 27 18:41:06 2018
GPGPU-Sim uArch: cycles simulated: 259306  inst.: 19795949 (ipc= 1.7) sim_rate=154655 (inst/sec) elapsed = 0:0:02:08 / Fri Jul 27 18:41:07 2018
GPGPU-Sim uArch: cycles simulated: 270306  inst.: 19799693 (ipc= 1.5) sim_rate=153485 (inst/sec) elapsed = 0:0:02:09 / Fri Jul 27 18:41:08 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 281806  inst.: 19803581 (ipc= 1.3) sim_rate=152335 (inst/sec) elapsed = 0:0:02:10 / Fri Jul 27 18:41:09 2018
GPGPU-Sim uArch: cycles simulated: 292806  inst.: 19807269 (ipc= 1.2) sim_rate=151200 (inst/sec) elapsed = 0:0:02:11 / Fri Jul 27 18:41:10 2018
GPGPU-Sim uArch: cycles simulated: 303806  inst.: 19811069 (ipc= 1.1) sim_rate=150083 (inst/sec) elapsed = 0:0:02:12 / Fri Jul 27 18:41:11 2018
GPGPU-Sim uArch: cycles simulated: 314806  inst.: 19814741 (ipc= 1.1) sim_rate=148983 (inst/sec) elapsed = 0:0:02:13 / Fri Jul 27 18:41:12 2018
GPGPU-Sim uArch: cycles simulated: 326306  inst.: 19818629 (ipc= 1.0) sim_rate=147900 (inst/sec) elapsed = 0:0:02:14 / Fri Jul 27 18:41:13 2018
GPGPU-Sim uArch: cycles simulated: 337306  inst.: 19822373 (ipc= 0.9) sim_rate=146832 (inst/sec) elapsed = 0:0:02:15 / Fri Jul 27 18:41:14 2018
GPGPU-Sim uArch: cycles simulated: 348306  inst.: 19826045 (ipc= 0.9) sim_rate=145779 (inst/sec) elapsed = 0:0:02:16 / Fri Jul 27 18:41:15 2018
GPGPU-Sim uArch: cycles simulated: 359806  inst.: 19829933 (ipc= 0.9) sim_rate=144744 (inst/sec) elapsed = 0:0:02:17 / Fri Jul 27 18:41:16 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (170750,196806), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 4.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 170751
gpu_sim_insn = 142456
gpu_ipc =       0.8343
gpu_tot_sim_cycle = 367557
gpu_tot_sim_insn = 19832541
gpu_tot_ipc =      53.9577
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1856
gpu_stall_icnt2sh    = 43887
gpu_total_sim_rate=144763

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 393146
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 43812, Miss = 22376, Miss_rate = 0.511, Pending_hits = 3640, Reservation_fails = 49229
	L1D_cache_core[1]: Access = 45339, Miss = 23131, Miss_rate = 0.510, Pending_hits = 3301, Reservation_fails = 44814
	L1D_cache_core[2]: Access = 46916, Miss = 23616, Miss_rate = 0.503, Pending_hits = 3227, Reservation_fails = 46876
	L1D_cache_core[3]: Access = 45368, Miss = 23155, Miss_rate = 0.510, Pending_hits = 3263, Reservation_fails = 45314
	L1D_cache_core[4]: Access = 47733, Miss = 24798, Miss_rate = 0.520, Pending_hits = 3315, Reservation_fails = 44700
	L1D_cache_core[5]: Access = 44914, Miss = 22369, Miss_rate = 0.498, Pending_hits = 3717, Reservation_fails = 44037
	L1D_cache_core[6]: Access = 33794, Miss = 17043, Miss_rate = 0.504, Pending_hits = 2786, Reservation_fails = 30021
	L1D_cache_core[7]: Access = 35309, Miss = 17926, Miss_rate = 0.508, Pending_hits = 2799, Reservation_fails = 29577
	L1D_cache_core[8]: Access = 36036, Miss = 18442, Miss_rate = 0.512, Pending_hits = 2764, Reservation_fails = 25700
	L1D_cache_core[9]: Access = 36679, Miss = 18993, Miss_rate = 0.518, Pending_hits = 2767, Reservation_fails = 35330
	L1D_cache_core[10]: Access = 45362, Miss = 23131, Miss_rate = 0.510, Pending_hits = 3285, Reservation_fails = 43945
	L1D_cache_core[11]: Access = 45098, Miss = 23146, Miss_rate = 0.513, Pending_hits = 3293, Reservation_fails = 45437
	L1D_cache_core[12]: Access = 46018, Miss = 23136, Miss_rate = 0.503, Pending_hits = 3299, Reservation_fails = 44748
	L1D_cache_core[13]: Access = 45325, Miss = 22634, Miss_rate = 0.499, Pending_hits = 3745, Reservation_fails = 43593
	L1D_cache_core[14]: Access = 45153, Miss = 23159, Miss_rate = 0.513, Pending_hits = 3687, Reservation_fails = 47836
	L1D_total_cache_accesses = 642856
	L1D_total_cache_misses = 327055
	L1D_total_cache_miss_rate = 0.5088
	L1D_total_cache_pending_hits = 48888
	L1D_total_cache_reservation_fails = 621157
	L1D_cache_data_port_util = 0.101
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 7691
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0582
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 183660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 437497
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 390679
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5217, 5217, 5217, 5217, 5217, 5217, 5217, 5217, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22673856
gpgpu_n_tot_w_icount = 708558
gpgpu_n_stall_shd_mem = 1055446
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35432
gpgpu_n_mem_write_global = 294896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894088
gpgpu_n_store_insn = 1962880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1055446
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1381705	W0_Idle:272210	W0_Scoreboard:2914399	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79928	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:589848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 283456 {8:35432,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758464 {40:162608,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4818752 {136:35432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359168 {8:294896,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 644 
averagemflatency = 182 
max_icnt2mem_latency = 287 
max_icnt2sh_latency = 367556 
mrq_lat_table:3553 	1947 	1769 	400 	340 	47 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	328059 	2256 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23625 	47932 	192003 	66899 	58 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17272 	13180 	4227 	760 	8 	0 	0 	0 	178 	271 	10160 	21753 	45808 	122829 	93402 	495 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36         0         0         4         6         2         0         2         0         0         0         0         0         0         0 
dram[1]:        34        34        38        36         4         6         2         0         2         1         0         0         0         0         0         0 
dram[2]:        34        34        38        36         4         6         2         0         2         2         0         0         0         0         0         0 
dram[3]:        34        34        38         0         4         6         2         0         2         2         0         0         0         0         0         0 
dram[4]:        34        34        38        36         4         6         2         0         2         2         0         0         0         0         0         0 
dram[5]:        34        34        38         0         4         6         2         0         2         2         0         0         0         0         0         0 
dram[6]:        18        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[7]:        16        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[8]:        20        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[9]:        36        34        38         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[10]:        36        36         0        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[11]:        28        36        36         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[12]:        28        36        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[13]:        36        35         1         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[14]:        36        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[15]:        36        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[16]:        36        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[17]:        36        34        36         0         5         6         0         0         2         2         0         0         0         0         0         0 
dram[18]:        36        34        36        38         6         6         0         0         2         2         0         0         0         0         0         0 
dram[19]:        36        34        36        38         6         6         0         0         2         2         0         0         0         0         0         0 
dram[20]:        36        34        36         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[21]:        36        32         0         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[22]:        36        32         0         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[23]:        28        32         0         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[24]:        28        32         0         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[25]:        28        32        36         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[26]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[27]:        36        32         0        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[28]:        36        32        36         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[29]:        36        32         0         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[30]:        36        32         0         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[31]:        36        32         0         0         6         6         0         0         0         2         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:    160454    141438      1942      1904       930       901      1939      1756     25993     53428     71854     62304     89344     98908    117246    116374 
dram[1]:    141248    140629    167745    168659       951       870      1959      1770     33172     34074     61436     60567     98067     88478    115508    125115 
dram[2]:    139545    149449    167748    166914       950       869      1955      1802     41904     32329     59701     60566     87607     86741    132926    114636 
dram[3]:    157006    138871    165849      2056       982       882      1928      1901     31412     49762     68470     58827     85868     95525    113771    112899 
dram[4]:    137716    137122    164214    165136       900      2660      1926      1978     29655     30585     57960     57092     94683     85003    112032    121734 
dram[5]:    135953    146051    164215      1918       895       908      1935      1569     38504     28823     56225     57091     84132     83266    129556    111160 
dram[6]:    154750    144334      1960      1914       890       904      1327      1607     27919     46376     65087     55352     82392     92142    110296    128714 
dram[7]:    144302    161689      2242      2079       886       911      1364      1682     26185     27078     54484     72911     91300     90436    117463    118328 
dram[8]:    142531    142571      2170      2068       911       926      1352      1668     35132     34300     80697     62529     89561     99125    126174    116591 
dram[9]:    150022    140815    167748      2572       905       924      1387      1746     33382     43002     61654     60788     87825     88693    115725    125332 
dram[10]:    139469    158380      2146    166470       920       933      1383       358     50779     32558     59917     69528     87824     86958    113988    114853 
dram[11]:    137940    139135    165871      2607       933       891      1041     13679     31624     30808     77331     59051     86085     95743    122791    113116 
dram[12]:    146882    136746    164173    164658       932      5781      1035      3336     29879     39596     58177     57313     84350     85218    112249    121949 
dram[13]:    135938    153717      1309      2667       964       884      1109      1640     47397     29044     56442     66146     84349     83483    110513    111377 
dram[14]:    153560    143304      2206      2726       957       878      1105     10311     28115     27308     73961     55575     82608     92358    119409    118547 
dram[15]:    143141    141505      2308      2777       972       895      1056      8622     26369     36228     54702     81753    100182     90652    117678    118545 
dram[16]:    141339    150263      2295      2823       922       891      1050     17261     43995     34527     61871     62746     89786    107969    126391    116806 
dram[17]:    150458    139718    169767      2607       916       912      1079      6930     33320     43206     70578     61003     88046     88911    115942    115072 
dram[18]:    139535    137865      2253    166625       870       919      1075       367     31679     32734     60134     78387     96801     87175    114203    115070 
dram[19]:    137762    146648    166041    164902       869       916      1094     13894     40485     30986     58393     59268     86308    104604    123007    113331 
dram[20]:    146652    135941    164754      2674       859       943      1091      3553     30446     39800     67197     57528     84570     85435    112465    111595 
dram[21]:    135987    154398      1864      2720       855       937      1126      1855     28700     29265     56658     75017     93416     83700    110728    111593 
dram[22]:    143205    143401      1859      2777       869       951      1122     10528     37580     27521     54918     55792     82833    101233    119626    118767 
dram[23]:    143928    141621      1892      2833       874       878      1067      8838     26950     36438     63813     62962    109025     90868    117895    127448 
dram[24]:    142180    150309      1879      2885       886       874      1063     26080     44575     34718     62088     71637     90002     89128    135234    117031 
dram[25]:    140453    139801    168466      2558       886       890      1242      7148     34160     32972     70795     61220     88261     97851    116158    115292 
dram[26]:    140028    138011    166722    166882       897       863      1226      5453     32412     32976     60349     59485    105660     87391    114420    124065 
dram[27]:    137825    146754      1910    165116       911       862      1117     22724     41185     31232     58610     68254     86525     85651    131870    113555 
dram[28]:    136066    136081    164935      2607       916       895      1113      3770     30663     29489     67412     57745     84786     94466    112682    111815 
dram[29]:    136058    162291      1884      2684       924       891      1647      2072     28916     29491     56874     56008    102290     83916    110945    120683 
dram[30]:    143267    144114      1880      2794       887       928      1679     19361     37797     27726     55135     64871     83050    101448    128498    118983 
dram[31]:    151971    141702      2037      2825       884       924      1692       370     27167     45324     64029     63179     90219     91085    118111    136290 
average row accesses per activate:
dram[0]: 18.000000 19.500000 38.000000 36.000000 17.000000 19.000000  2.500000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000 
dram[1]: 18.500000 17.500000 19.500000 18.500000 17.000000 19.000000  3.500000  6.000000  1.500000  2.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000 
dram[2]: 18.000000 18.000000 19.500000 18.500000 17.000000 19.000000  3.500000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000 
dram[3]: 17.500000 18.500000 20.000000 36.000000 17.000000 19.000000  3.000000  7.000000  2.500000  1.500000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000 
dram[4]: 18.500000 17.500000 19.500000 18.500000 17.000000 19.000000  3.500000  6.000000  1.500000  2.500000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000 
dram[5]: 18.000000 18.500000 19.500000 36.000000 17.000000 19.000000  3.500000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000 
dram[6]:  9.500000 18.000000 38.000000 36.000000 17.000000 19.000000  4.000000  7.000000  2.500000  1.500000  2.000000  3.000000  2.000000  3.000000  3.000000  2.000000 
dram[7]:  9.250000 17.500000 38.000000 36.000000 17.000000 19.000000  5.000000  5.000000  1.500000  3.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000 
dram[8]:  9.750000 18.500000 38.000000 36.000000 17.000000 19.000000  4.000000  6.000000  2.500000  2.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000 
dram[9]: 19.500000 18.000000 19.500000 38.000000 17.000000 19.000000  4.000000  4.000000  2.000000  2.500000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000 
dram[10]: 19.500000 18.500000 36.000000 19.500000 17.000000 18.000000  6.000000  3.000000  1.500000  2.500000  2.000000  2.000000  3.000000  1.000000  2.000000  4.000000 
dram[11]:  9.750000 19.500000 18.500000 38.000000 17.000000 18.000000  4.000000  2.000000  2.500000  2.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000 
dram[12]: 10.250000 19.000000 12.666667 19.500000 17.000000 18.000000  4.000000  2.000000  2.000000  2.500000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000 
dram[13]: 13.333333 18.500000 18.500000 38.000000 17.000000 18.000000  6.000000  2.000000  1.500000  2.500000  2.000000  2.000000  3.000000  1.000000  2.000000  4.000000 
dram[14]: 13.333333 18.000000 36.000000 38.000000 17.000000 18.000000  4.000000  2.000000  2.500000  2.000000  1.000000  3.000000  3.000000  3.000000  3.000000  2.000000 
dram[15]: 14.000000 18.000000 36.000000 38.000000 17.000000 18.000000  4.000000  1.000000  2.000000  3.000000  4.000000  1.000000  2.000000  2.000000  1.000000  3.000000 
dram[16]: 13.333333 18.000000 36.000000 38.000000 17.000000 19.000000  5.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000 
dram[17]: 19.000000 18.000000 13.000000 38.000000 17.500000 19.000000  4.000000  3.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000 
dram[18]: 20.000000 18.000000 18.500000 19.500000 18.000000 19.000000  5.000000  3.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  1.000000  3.000000 
dram[19]: 19.000000 18.000000 18.500000 19.500000 18.000000 19.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000 
dram[20]: 19.000000 18.000000 18.500000 38.000000 18.000000 19.000000  4.000000  5.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000 
dram[21]: 20.000000 17.000000 36.000000 38.000000 18.000000 19.000000  5.000000  3.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  1.000000  4.000000 
dram[22]: 19.000000 17.500000 36.000000 38.000000 18.000000 19.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  3.000000  3.000000  1.000000 
dram[23]: 10.250000 16.500000 36.000000 36.000000 18.000000 19.000000  3.000000  4.000000  2.000000  2.500000  4.000000  2.000000  1.000000  3.000000  2.000000  2.000000 
dram[24]: 10.250000 17.000000 36.000000 36.000000 18.000000 19.000000  5.000000  3.000000  2.000000  2.500000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000 
dram[25]: 10.000000 17.500000 18.500000 36.000000 18.000000 19.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000 
dram[26]: 19.500000 16.500000 18.500000 18.500000 18.000000 19.000000  4.000000  4.000000  1.000000  2.500000  4.000000  2.000000  1.000000  3.000000  2.000000  2.000000 
dram[27]: 19.500000 17.000000 36.000000 18.500000 18.000000 19.000000  5.000000  3.000000  2.000000  2.500000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000 
dram[28]: 19.000000 17.500000 18.500000 36.000000 18.000000 19.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000 
dram[29]: 20.000000 16.500000 36.000000 36.000000 17.000000 19.000000  6.000000  4.000000  1.000000  2.500000  4.000000  2.000000  1.000000  3.000000  2.000000  3.000000 
dram[30]: 18.500000 17.500000 36.000000 36.000000 19.000000 19.000000  7.000000  2.000000  2.000000  2.500000  2.000000  3.000000  3.000000  2.000000  3.000000  2.000000 
dram[31]: 19.000000 17.000000 36.000000 36.000000 19.000000 19.000000  4.000000  4.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000  3.000000  1.000000 
average row locality = 8057/744 = 10.829301
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29        20        20        34        36         5         5         6         1         2         3         2         2         3         2 
dram[1]:        29        27        21        21        34        36         7         4         3         4         3         2         2         2         2         3 
dram[2]:        28        28        21        21        34        36         7         3         4         4         1         3         4         2         1         3 
dram[3]:        27        29        22        20        34        36         6         5         5         3         2         3         2         2         3         2 
dram[4]:        29        27        21        21        34        36         7         4         3         5         3         2         2         2         2         3 
dram[5]:        28        29        21        20        34        36         7         3         4         4         1         3         4         2         1         3 
dram[6]:        30        28        20        20        34        36         4         5         5         3         2         3         2         3         3         2 
dram[7]:        29        27        20        20        34        36         5         3         3         6         3         2         3         1         2         4 
dram[8]:        29        29        20        20        34        36         4         4         5         4         1         3         3         2         2         2 
dram[9]:        29        28        21        20        34        36         4         3         4         5         3         1         2         3         2         2 
dram[10]:        29        29        20        21        34        35         6         3         3         5         2         2         3         1         2         4 
dram[11]:        29        31        21        20        34        36         4         2         5         4         1         3         3         2         2         2 
dram[12]:        31        30        22        21        34        36         4         2         4         5         3         1         2         3         2         2 
dram[13]:        30        29        21        20        34        36         6         2         3         5         2         2         3         1         2         4 
dram[14]:        30        28        20        20        34        36         4         2         5         4         1         3         3         3         3         2 
dram[15]:        32        28        20        20        34        36         4         1         4         6         4         1         2         2         1         3 
dram[16]:        30        28        20        20        34        38         5         2         4         4         2         3         3         1         2         3 
dram[17]:        28        28        23        20        35        38         4         3         4         4         3         2         1         3         3         2 
dram[18]:        30        28        21        21        36        38         5         3         4         6         3         1         2         2         1         3 
dram[19]:        28        28        21        21        36        38         5         4         4         4         2         3         3         1         2         3 
dram[20]:        28        28        21        20        36        38         4         5         2         4         3         2         1         3         3         2 
dram[21]:        30        28        20        20        36        38         5         3         2         6         3         1         2         2         1         4 
dram[22]:        28        29        20        20        36        38         5         4         2         4         2         3         3         3         3         1 
dram[23]:        31        27        20        18        36        38         3         4         2         5         4         2         1         3         2         2 
dram[24]:        31        28        20        18        36        38         5         3         2         5         2         2         3         2         1         3 
dram[25]:        30        29        21        18        36        38         3         5         3         4         2         2         2         3         3         1 
dram[26]:        29        27        21        19        36        38         4         4         1         5         4         2         1         3         2         2 
dram[27]:        29        28        20        19        36        38         5         3         2         5         2         2         3         2         1         3 
dram[28]:        28        29        21        18        36        38         3         5         3         4         2         2         2         3         3         1 
dram[29]:        30        27        20        18        34        38         4         4         1         5         4         2         1         3         2         3 
dram[30]:        27        29        20        18        36        38         5         2         2         5         2         3         3         2         3         2 
dram[31]:        28        28        20        18        36        38         2         4         3         4         3         1         2         4         3         1 
total reads: 6377
bank skew: 38/1 = 38.00
chip skew: 204/195 = 1.05
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4731      2744        98        99     29851     28435       632       122       965       177       173       177       174       173       172       173
dram[1]:       4476      2954       101       109     35284     27801       466       115      1507       217       172       176       174       173       174       175
dram[2]:       4536      3107       101       109     28837      2002       485       103      1496       922       178       172       172       174       177       174
dram[3]:       4058      3548        97       104     24996      1868       561       123      1331      1433       173       176       174       173       171       174
dram[4]:       3747      2404        97        99     29712      1768       505       116      1463       936       171       176       173       173       173       174
dram[5]:       4008      2860       101       104     29120      1788       432       103      1599      1108       178       172       173       176       177       172
dram[6]:       4266      2648       102       103     26913      1939       180       124      1400      1686       173       176       173       171       172       173
dram[7]:       3631      2874        92       102     32042      1922       179       102      1721       883       172       173       172       177       176       173
dram[8]:       3335      2153        90       100     32041      1986       181       114      1190      1066       177       172       177       173       173       173
dram[9]:       3283      2873        99        91     25643      1859       178       128      1625      1014       172       177       175       172       173       173
dram[10]:       3200      3576       100        95     30647      2126       176     37505      1455       930       173       173       172       178       173       173
dram[11]:       3104      3293       100        90     30092      2093       201       173       871       914       178       172       177       174       173       173
dram[12]:       3230      3343       222        97     29383      2041       180       173      1339      1044       172       177       176       172       173       173
dram[13]:       3428      3839       217        94     32147      1996       187       176      1519      1041       173       173       172       178       176       172
dram[14]:       2765      3849       101        93     32033      2198       199       173      1123      1099       178       172       177       172       172       175
dram[15]:       2649      3477        97        90     26024      2153       197       178      1738       851       173       178       173       174       177       172
dram[16]:       4054      3882        96        92     31064     22382       196       173      1296      1160       173       172       172       177       173       177
dram[17]:       3763      3957       319        92     29802     26590       193       172      1234      1031       174       173       177       172       172       176
dram[18]:       3654      4163       155        94     24801     25683       190       172      1292       854       173       178       173       173       177       171
dram[19]:       3555      4499       103        96     30632     25963       206       175      1029      1408       173       172       171       177       173       176
dram[20]:       3314      3311       108        93     30493     28883       219       171       173      1199       174       173       177       172       172       176
dram[21]:       3575      3571       103        93     24641     28349       214       172       176       796       174       178       173       173       177       172
dram[22]:       3472      3873        99        94     26767     23026       218       171       173      1310       173       172       172       174       171       177
dram[23]:       3294      4082       102        86     31353     26489       223       171       173       842       173       176       177       173       173       173
dram[24]:       3162      3516       104        86     26501     25838       183       172       173       919       173       173       172       173       178       171
dram[25]:       3451      3904       104        85     27855     22621       197       171       172      1326       173       173       173       174       172       177
dram[26]:       3416      4283       112        88     32486     28457       192       171       178      1094       172       173       177       174       173       173
dram[27]:       3085      3721       101        89     27301     28452       206       172       173       873       174       173       172       173       177       172
dram[28]:       3118      3860       103        86     24350     22810       235       171       172      1310       173       173       173       174       172       177
dram[29]:       3278      3691        96        86     30757     25124       115       171       177       999       173       176       178       172       173       171
dram[30]:       2931      4022        98        85     26946     29032       123       174       173       843       174       171       172       173       175       174
dram[31]:       2578      4361       106        86     24101     25336        94       172       172      1277       172       178       176       173       174       178
maximum mf latency per bank:
dram[0]:        410       327       356       245       379       381       247       175       379       177       177       185       178       177       177       177
dram[1]:        350       403       370       414       308       309       257       183       344       199       178       182       178       177       178       178
dram[2]:        281       346       378       422       402       343       235       174       402       259       178       177       177       178       177       178
dram[3]:        343       353       238       301       308       305       252       185       459       285       178       184       178       177       177       178
dram[4]:        283       346       276       229       325       340       259       186       333       281       177       182       178       177       178       177
dram[5]:        285       328       368       304       320       318       223       174       434       336       178       177       177       178       177       177
dram[6]:        386       336       376       312       246       288       197       190       447       343       178       184       177       177       178       177
dram[7]:        369       407       234       267       277       319       197       173       418       314       177       178       177       177       177       178
dram[8]:        264       275       190       287       312       332       197       176       370       280       177       178       185       177       177       177
dram[9]:        293       268       289       199       466       332       191       174       417       321       179       177       182       177       178       178
dram[10]:        381       413       236       271       348       349       195       177       346       302       177       177       177       178       177       178
dram[11]:        322       315       247       202       373       358       251       177       271       250       178       178       184       179       177       177
dram[12]:        364       336       406       277       398       400       195       178       345       311       177       177       182       177       177       177
dram[13]:        396       407       413       277       408       361       252       177       356       348       177       177       177       178       177       177
dram[14]:        310       314       259       225       384       309       260       178       399       332       178       177       185       178       178       182
dram[15]:        287       324       229       189       328       317       253       178       415       323       179       178       177       178       177       177
dram[16]:        323       351       205       210       610       475       261       178       380       312       178       177       177       177       177       184
dram[17]:        403       343       457       222       475       434       241       177       336       280       178       177       177       179       177       182
dram[18]:        290       321       323       217       307       280       249       178       275       310       177       178       178       177       177       177
dram[19]:        396       349       275       235       343       340       280       185       222       339       178       178       177       177       178       183
dram[20]:        293       305       241       250       401       407       288       178       178       347       177       177       177       177       178       183
dram[21]:        279       312       277       232       424       397       292       177       177       293       178       178       177       177       177       178
dram[22]:        275       320       280       223       637       644       300       178       177       321       178       177       178       177       177       177
dram[23]:        365       415       286       187       548       538       282       177       178       247       178       178       177       177       177       177
dram[24]:        373       403       283       191       403       360       224       178       177       337       177       177       178       177       178       177
dram[25]:        288       330       367       195       450       379       211       179       178       348       178       177       177       177       178       177
dram[26]:        473       423       341       195       301       281       215       178       178       356       177       177       177       178       177       177
dram[27]:        316       364       247       195       300       317       284       177       178       349       178       177       177       178       177       178
dram[28]:        314       345       247       194       349       281       292       177       177       367       177       177       177       178       178       177
dram[29]:        303       349       236       192       503       377       182       177       177       308       177       178       178       178       177       177
dram[30]:        376       397       245       195       301       306       181       178       177       281       178       177       177       177       178       178
dram[31]:        455       532       308       199       402       389       196       183       177       341       177       178       178       177       178       178

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279328 n_act=23 n_pre=7 n_req=254 n_rd=396 n_write=112 bw_util=0.00363
n_activity=2427 dram_eff=0.4186
bk0: 56a 279612i bk1: 58a 279572i bk2: 40a 279504i bk3: 40a 279525i bk4: 68a 279711i bk5: 72a 279673i bk6: 10a 279826i bk7: 10a 279814i bk8: 12a 279823i bk9: 2a 279852i bk10: 4a 279846i bk11: 6a 279840i bk12: 4a 279846i bk13: 4a 279852i bk14: 6a 279847i bk15: 4a 279854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00140782
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279324 n_act=25 n_pre=9 n_req=254 n_rd=400 n_write=108 bw_util=0.00363
n_activity=2398 dram_eff=0.4237
bk0: 58a 279601i bk1: 54a 279573i bk2: 42a 279472i bk3: 42a 279453i bk4: 68a 279713i bk5: 72a 279674i bk6: 14a 279815i bk7: 8a 279811i bk8: 6a 279833i bk9: 8a 279832i bk10: 6a 279843i bk11: 4a 279849i bk12: 4a 279850i bk13: 4a 279851i bk14: 4a 279851i bk15: 6a 279849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00178657
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279324 n_act=25 n_pre=9 n_req=254 n_rd=400 n_write=108 bw_util=0.00363
n_activity=2409 dram_eff=0.4218
bk0: 56a 279609i bk1: 56a 279582i bk2: 42a 279462i bk3: 42a 279441i bk4: 68a 279711i bk5: 72a 279680i bk6: 14a 279821i bk7: 6a 279824i bk8: 8a 279831i bk9: 8a 279828i bk10: 2a 279849i bk11: 6a 279846i bk12: 8a 279842i bk13: 4a 279851i bk14: 2a 279855i bk15: 6a 279849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00165079
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279324 n_act=24 n_pre=8 n_req=255 n_rd=402 n_write=108 bw_util=0.003645
n_activity=2423 dram_eff=0.421
bk0: 54a 279619i bk1: 58a 279577i bk2: 44a 279509i bk3: 40a 279485i bk4: 68a 279710i bk5: 72a 279663i bk6: 12a 279823i bk7: 10a 279808i bk8: 10a 279829i bk9: 6a 279834i bk10: 4a 279844i bk11: 6a 279838i bk12: 4a 279848i bk13: 4a 279852i bk14: 6a 279849i bk15: 4a 279854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00172225
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279322 n_act=25 n_pre=9 n_req=255 n_rd=402 n_write=108 bw_util=0.003645
n_activity=2415 dram_eff=0.4224
bk0: 58a 279611i bk1: 54a 279596i bk2: 42a 279478i bk3: 42a 279530i bk4: 68a 279707i bk5: 72a 279676i bk6: 14a 279817i bk7: 8a 279811i bk8: 6a 279836i bk9: 10a 279827i bk10: 6a 279843i bk11: 4a 279847i bk12: 4a 279846i bk13: 4a 279850i bk14: 4a 279851i bk15: 6a 279848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00157933
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279326 n_act=24 n_pre=8 n_req=254 n_rd=400 n_write=108 bw_util=0.00363
n_activity=2417 dram_eff=0.4204
bk0: 56a 279620i bk1: 58a 279604i bk2: 42a 279500i bk3: 40a 279519i bk4: 68a 279712i bk5: 72a 279670i bk6: 14a 279820i bk7: 6a 279825i bk8: 8a 279832i bk9: 8a 279830i bk10: 2a 279850i bk11: 6a 279845i bk12: 8a 279841i bk13: 4a 279850i bk14: 2a 279855i bk15: 6a 279850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00126132
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279326 n_act=24 n_pre=8 n_req=254 n_rd=400 n_write=108 bw_util=0.00363
n_activity=2418 dram_eff=0.4202
bk0: 60a 279605i bk1: 56a 279596i bk2: 40a 279485i bk3: 40a 279536i bk4: 68a 279714i bk5: 72a 279666i bk6: 8a 279841i bk7: 10a 279796i bk8: 10a 279829i bk9: 6a 279836i bk10: 4a 279845i bk11: 6a 279841i bk12: 4a 279849i bk13: 6a 279848i bk14: 6a 279850i bk15: 4a 279857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00173655
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279330 n_act=24 n_pre=8 n_req=252 n_rd=396 n_write=108 bw_util=0.003602
n_activity=2381 dram_eff=0.4234
bk0: 58a 279601i bk1: 54a 279595i bk2: 40a 279511i bk3: 40a 279490i bk4: 68a 279706i bk5: 72a 279668i bk6: 10a 279833i bk7: 6a 279821i bk8: 6a 279835i bk9: 12a 279822i bk10: 6a 279843i bk11: 4a 279848i bk12: 6a 279845i bk13: 2a 279855i bk14: 4a 279854i bk15: 8a 279846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00159005
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279326 n_act=24 n_pre=8 n_req=254 n_rd=396 n_write=112 bw_util=0.00363
n_activity=2424 dram_eff=0.4191
bk0: 58a 279556i bk1: 58a 279603i bk2: 40a 279508i bk3: 40a 279519i bk4: 68a 279713i bk5: 72a 279662i bk6: 8a 279841i bk7: 8a 279812i bk8: 10a 279830i bk9: 8a 279832i bk10: 2a 279850i bk11: 6a 279845i bk12: 6a 279845i bk13: 4a 279851i bk14: 4a 279852i bk15: 4a 279852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0015436
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279328 n_act=23 n_pre=7 n_req=254 n_rd=394 n_write=114 bw_util=0.00363
n_activity=2406 dram_eff=0.4223
bk0: 58a 279579i bk1: 56a 279595i bk2: 42a 279457i bk3: 40a 279502i bk4: 68a 279711i bk5: 72a 279675i bk6: 8a 279843i bk7: 6a 279828i bk8: 8a 279834i bk9: 10a 279826i bk10: 6a 279842i bk11: 2a 279852i bk12: 4a 279849i bk13: 6a 279846i bk14: 4a 279853i bk15: 4a 279852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001783
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279332 n_act=23 n_pre=7 n_req=252 n_rd=398 n_write=106 bw_util=0.003602
n_activity=2367 dram_eff=0.4259
bk0: 58a 279565i bk1: 58a 279587i bk2: 40a 279502i bk3: 42a 279495i bk4: 68a 279704i bk5: 70a 279692i bk6: 12a 279835i bk7: 6a 279851i bk8: 6a 279840i bk9: 10a 279827i bk10: 4a 279846i bk11: 4a 279848i bk12: 6a 279844i bk13: 2a 279854i bk14: 4a 279852i bk15: 8a 279843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00146499
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279330 n_act=25 n_pre=9 n_req=251 n_rd=398 n_write=104 bw_util=0.003587
n_activity=2369 dram_eff=0.4238
bk0: 58a 279566i bk1: 62a 279565i bk2: 42a 279511i bk3: 40a 279476i bk4: 68a 279708i bk5: 72a 279696i bk6: 8a 279833i bk7: 4a 279852i bk8: 10a 279830i bk9: 8a 279833i bk10: 2a 279852i bk11: 6a 279845i bk12: 6a 279845i bk13: 4a 279851i bk14: 4a 279851i bk15: 4a 279854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00164007
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279320 n_act=27 n_pre=11 n_req=254 n_rd=404 n_write=104 bw_util=0.00363
n_activity=2413 dram_eff=0.4211
bk0: 62a 279564i bk1: 60a 279601i bk2: 44a 279476i bk3: 42a 279501i bk4: 68a 279703i bk5: 72a 279696i bk6: 8a 279834i bk7: 4a 279851i bk8: 8a 279832i bk9: 10a 279826i bk10: 6a 279842i bk11: 2a 279852i bk12: 4a 279852i bk13: 6a 279850i bk14: 4a 279855i bk15: 4a 279856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016222
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279330 n_act=24 n_pre=8 n_req=252 n_rd=400 n_write=104 bw_util=0.003602
n_activity=2408 dram_eff=0.4186
bk0: 60a 279560i bk1: 58a 279599i bk2: 42a 279517i bk3: 40a 279507i bk4: 68a 279711i bk5: 72a 279704i bk6: 12a 279832i bk7: 4a 279854i bk8: 6a 279841i bk9: 10a 279828i bk10: 4a 279847i bk11: 4a 279847i bk12: 6a 279843i bk13: 2a 279854i bk14: 4a 279852i bk15: 8a 279844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150786
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279336 n_act=23 n_pre=7 n_req=250 n_rd=396 n_write=104 bw_util=0.003573
n_activity=2358 dram_eff=0.4241
bk0: 60a 279572i bk1: 56a 279605i bk2: 40a 279515i bk3: 40a 279491i bk4: 68a 279707i bk5: 72a 279698i bk6: 8a 279841i bk7: 4a 279852i bk8: 10a 279831i bk9: 8a 279834i bk10: 2a 279851i bk11: 6a 279844i bk12: 6a 279843i bk13: 6a 279846i bk14: 6a 279847i bk15: 4a 279853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00189376
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279336 n_act=23 n_pre=7 n_req=250 n_rd=396 n_write=104 bw_util=0.003573
n_activity=2350 dram_eff=0.4255
bk0: 64a 279556i bk1: 56a 279588i bk2: 40a 279514i bk3: 40a 279511i bk4: 68a 279716i bk5: 72a 279702i bk6: 8a 279836i bk7: 2a 279854i bk8: 8a 279833i bk9: 12a 279822i bk10: 8a 279841i bk11: 2a 279853i bk12: 4a 279850i bk13: 4a 279849i bk14: 2a 279853i bk15: 6a 279850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00125774
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279334 n_act=23 n_pre=7 n_req=251 n_rd=398 n_write=104 bw_util=0.003587
n_activity=2367 dram_eff=0.4242
bk0: 60a 279573i bk1: 56a 279605i bk2: 40a 279539i bk3: 40a 279502i bk4: 68a 279717i bk5: 76a 279683i bk6: 10a 279829i bk7: 4a 279848i bk8: 8a 279829i bk9: 8a 279828i bk10: 4a 279845i bk11: 6a 279844i bk12: 6a 279849i bk13: 2a 279857i bk14: 4a 279852i bk15: 6a 279846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150786
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279328 n_act=24 n_pre=8 n_req=253 n_rd=402 n_write=104 bw_util=0.003616
n_activity=2385 dram_eff=0.4243
bk0: 56a 279567i bk1: 56a 279622i bk2: 46a 279514i bk3: 40a 279490i bk4: 70a 279703i bk5: 76a 279668i bk6: 8a 279839i bk7: 6a 279845i bk8: 8a 279831i bk9: 8a 279831i bk10: 6a 279838i bk11: 4a 279846i bk12: 2a 279854i bk13: 6a 279848i bk14: 6a 279851i bk15: 4a 279856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164007
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279322 n_act=24 n_pre=8 n_req=256 n_rd=408 n_write=104 bw_util=0.003659
n_activity=2401 dram_eff=0.4265
bk0: 60a 279565i bk1: 56a 279596i bk2: 42a 279535i bk3: 42a 279489i bk4: 72a 279698i bk5: 76a 279689i bk6: 10a 279836i bk7: 6a 279846i bk8: 8a 279832i bk9: 12a 279820i bk10: 6a 279845i bk11: 2a 279853i bk12: 4a 279848i bk13: 4a 279847i bk14: 2a 279854i bk15: 6a 279852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00179729
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279324 n_act=24 n_pre=8 n_req=255 n_rd=406 n_write=104 bw_util=0.003645
n_activity=2374 dram_eff=0.4297
bk0: 56a 279570i bk1: 56a 279597i bk2: 42a 279508i bk3: 42a 279435i bk4: 72a 279701i bk5: 76a 279691i bk6: 10a 279827i bk7: 8a 279840i bk8: 8a 279831i bk9: 8a 279830i bk10: 4a 279846i bk11: 6a 279844i bk12: 6a 279848i bk13: 2a 279854i bk14: 4a 279850i bk15: 6a 279845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00168295
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279334 n_act=22 n_pre=6 n_req=252 n_rd=400 n_write=104 bw_util=0.003602
n_activity=2358 dram_eff=0.4275
bk0: 56a 279576i bk1: 56a 279613i bk2: 42a 279495i bk3: 40a 279464i bk4: 72a 279705i bk5: 76a 279692i bk6: 8a 279832i bk7: 10a 279838i bk8: 4a 279851i bk9: 8a 279832i bk10: 6a 279840i bk11: 4a 279845i bk12: 2a 279852i bk13: 6a 279846i bk14: 6a 279849i bk15: 4a 279855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018223
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279338 n_act=21 n_pre=5 n_req=251 n_rd=402 n_write=100 bw_util=0.003587
n_activity=2285 dram_eff=0.4394
bk0: 60a 279564i bk1: 56a 279612i bk2: 40a 279502i bk3: 40a 279491i bk4: 72a 279692i bk5: 76a 279683i bk6: 10a 279826i bk7: 6a 279846i bk8: 4a 279848i bk9: 12a 279824i bk10: 6a 279845i bk11: 2a 279852i bk12: 4a 279849i bk13: 4a 279848i bk14: 2a 279854i bk15: 8a 279845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00184374
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279338 n_act=21 n_pre=5 n_req=251 n_rd=402 n_write=100 bw_util=0.003587
n_activity=2299 dram_eff=0.4367
bk0: 56a 279575i bk1: 58a 279607i bk2: 40a 279541i bk3: 40a 279465i bk4: 72a 279694i bk5: 76a 279663i bk6: 10a 279822i bk7: 8a 279840i bk8: 4a 279848i bk9: 8a 279832i bk10: 4a 279848i bk11: 6a 279843i bk12: 6a 279847i bk13: 6a 279844i bk14: 6a 279846i bk15: 2a 279856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00216175
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279340 n_act=23 n_pre=7 n_req=248 n_rd=396 n_write=100 bw_util=0.003545
n_activity=2308 dram_eff=0.4298
bk0: 62a 279552i bk1: 54a 279622i bk2: 40a 279531i bk3: 36a 279498i bk4: 72a 279696i bk5: 76a 279685i bk6: 6a 279845i bk7: 8a 279842i bk8: 4a 279848i bk9: 10a 279831i bk10: 8a 279838i bk11: 4a 279850i bk12: 2a 279854i bk13: 6a 279846i bk14: 4a 279852i bk15: 4a 279854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177585
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279338 n_act=23 n_pre=7 n_req=249 n_rd=398 n_write=100 bw_util=0.003559
n_activity=2320 dram_eff=0.4293
bk0: 62a 279545i bk1: 56a 279607i bk2: 40a 279526i bk3: 36a 279496i bk4: 72a 279699i bk5: 76a 279680i bk6: 10a 279835i bk7: 6a 279845i bk8: 4a 279849i bk9: 10a 279826i bk10: 4a 279846i bk11: 4a 279850i bk12: 6a 279848i bk13: 4a 279852i bk14: 2a 279855i bk15: 6a 279849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00156503
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279334 n_act=24 n_pre=8 n_req=250 n_rd=400 n_write=100 bw_util=0.003573
n_activity=2352 dram_eff=0.4252
bk0: 60a 279567i bk1: 58a 279612i bk2: 42a 279476i bk3: 36a 279514i bk4: 72a 279699i bk5: 76a 279679i bk6: 6a 279836i bk7: 10a 279836i bk8: 6a 279843i bk9: 8a 279832i bk10: 4a 279846i bk11: 4a 279848i bk12: 4a 279851i bk13: 6a 279846i bk14: 6a 279852i bk15: 2a 279858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00174726
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279340 n_act=23 n_pre=7 n_req=248 n_rd=396 n_write=100 bw_util=0.003545
n_activity=2315 dram_eff=0.4285
bk0: 58a 279564i bk1: 54a 279595i bk2: 42a 279472i bk3: 38a 279510i bk4: 72a 279702i bk5: 76a 279690i bk6: 8a 279828i bk7: 8a 279840i bk8: 2a 279853i bk9: 10a 279829i bk10: 8a 279838i bk11: 4a 279848i bk12: 2a 279853i bk13: 6a 279845i bk14: 4a 279851i bk15: 4a 279855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00234398
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279342 n_act=22 n_pre=6 n_req=248 n_rd=396 n_write=100 bw_util=0.003545
n_activity=2343 dram_eff=0.4234
bk0: 58a 279573i bk1: 56a 279627i bk2: 40a 279536i bk3: 38a 279507i bk4: 72a 279706i bk5: 76a 279692i bk6: 10a 279824i bk7: 6a 279845i bk8: 4a 279849i bk9: 10a 279826i bk10: 4a 279847i bk11: 4a 279849i bk12: 6a 279844i bk13: 4a 279849i bk14: 2a 279855i bk15: 6a 279850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00199738
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279342 n_act=22 n_pre=6 n_req=248 n_rd=396 n_write=100 bw_util=0.003545
n_activity=2290 dram_eff=0.4332
bk0: 56a 279576i bk1: 58a 279625i bk2: 42a 279507i bk3: 36a 279481i bk4: 72a 279702i bk5: 76a 279681i bk6: 6a 279830i bk7: 10a 279836i bk8: 6a 279846i bk9: 8a 279831i bk10: 4a 279846i bk11: 4a 279847i bk12: 4a 279848i bk13: 6a 279844i bk14: 6a 279848i bk15: 2a 279860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00169009
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279344 n_act=21 n_pre=5 n_req=248 n_rd=392 n_write=104 bw_util=0.003545
n_activity=2330 dram_eff=0.4258
bk0: 60a 279580i bk1: 54a 279627i bk2: 40a 279538i bk3: 36a 279516i bk4: 68a 279704i bk5: 76a 279693i bk6: 8a 279812i bk7: 8a 279840i bk8: 2a 279853i bk9: 10a 279831i bk10: 8a 279838i bk11: 4a 279848i bk12: 2a 279852i bk13: 6a 279846i bk14: 4a 279852i bk15: 6a 279851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00162935
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279338 n_act=21 n_pre=5 n_req=251 n_rd=394 n_write=108 bw_util=0.003587
n_activity=2340 dram_eff=0.4291
bk0: 54a 279589i bk1: 58a 279589i bk2: 40a 279539i bk3: 36a 279516i bk4: 72a 279664i bk5: 76a 279689i bk6: 10a 279809i bk7: 4a 279850i bk8: 4a 279849i bk9: 10a 279825i bk10: 4a 279846i bk11: 6a 279844i bk12: 6a 279845i bk13: 4a 279850i bk14: 6a 279845i bk15: 4a 279852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00166866
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279866 n_nop=279342 n_act=21 n_pre=5 n_req=249 n_rd=390 n_write=108 bw_util=0.003559
n_activity=2334 dram_eff=0.4267
bk0: 56a 279590i bk1: 56a 279599i bk2: 40a 279534i bk3: 36a 279529i bk4: 72a 279674i bk5: 76a 279686i bk6: 4a 279804i bk7: 8a 279841i bk8: 6a 279846i bk9: 8a 279832i bk10: 6a 279842i bk11: 2a 279850i bk12: 4a 279848i bk13: 8a 279840i bk14: 6a 279851i bk15: 2a 279859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00174012

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12741, Miss = 198, Miss_rate = 0.016, Pending_hits = 38, Reservation_fails = 8
L2_cache_bank[1]: Access = 13683, Miss = 200, Miss_rate = 0.015, Pending_hits = 46, Reservation_fails = 18
L2_cache_bank[2]: Access = 7259, Miss = 200, Miss_rate = 0.028, Pending_hits = 46, Reservation_fails = 34
L2_cache_bank[3]: Access = 6709, Miss = 201, Miss_rate = 0.030, Pending_hits = 52, Reservation_fails = 47
L2_cache_bank[4]: Access = 7463, Miss = 201, Miss_rate = 0.027, Pending_hits = 40, Reservation_fails = 38
L2_cache_bank[5]: Access = 7589, Miss = 200, Miss_rate = 0.026, Pending_hits = 45, Reservation_fails = 41
L2_cache_bank[6]: Access = 6697, Miss = 200, Miss_rate = 0.030, Pending_hits = 40, Reservation_fails = 27
L2_cache_bank[7]: Access = 7547, Miss = 198, Miss_rate = 0.026, Pending_hits = 42, Reservation_fails = 8
L2_cache_bank[8]: Access = 7484, Miss = 198, Miss_rate = 0.026, Pending_hits = 41, Reservation_fails = 26
L2_cache_bank[9]: Access = 6591, Miss = 197, Miss_rate = 0.030, Pending_hits = 48, Reservation_fails = 62
L2_cache_bank[10]: Access = 8460, Miss = 199, Miss_rate = 0.024, Pending_hits = 49, Reservation_fails = 23
L2_cache_bank[11]: Access = 7642, Miss = 199, Miss_rate = 0.026, Pending_hits = 30, Reservation_fails = 27
L2_cache_bank[12]: Access = 7304, Miss = 202, Miss_rate = 0.028, Pending_hits = 39, Reservation_fails = 25
L2_cache_bank[13]: Access = 7778, Miss = 200, Miss_rate = 0.026, Pending_hits = 42, Reservation_fails = 11
L2_cache_bank[14]: Access = 7698, Miss = 198, Miss_rate = 0.026, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[15]: Access = 6561, Miss = 198, Miss_rate = 0.030, Pending_hits = 38, Reservation_fails = 9
L2_cache_bank[16]: Access = 12339, Miss = 199, Miss_rate = 0.016, Pending_hits = 48, Reservation_fails = 39
L2_cache_bank[17]: Access = 13262, Miss = 201, Miss_rate = 0.015, Pending_hits = 55, Reservation_fails = 80
L2_cache_bank[18]: Access = 12354, Miss = 204, Miss_rate = 0.017, Pending_hits = 49, Reservation_fails = 51
L2_cache_bank[19]: Access = 12878, Miss = 203, Miss_rate = 0.016, Pending_hits = 45, Reservation_fails = 12
L2_cache_bank[20]: Access = 13037, Miss = 200, Miss_rate = 0.015, Pending_hits = 45, Reservation_fails = 28
L2_cache_bank[21]: Access = 12143, Miss = 201, Miss_rate = 0.017, Pending_hits = 39, Reservation_fails = 18
L2_cache_bank[22]: Access = 11719, Miss = 201, Miss_rate = 0.017, Pending_hits = 52, Reservation_fails = 25
L2_cache_bank[23]: Access = 13774, Miss = 198, Miss_rate = 0.014, Pending_hits = 69, Reservation_fails = 62
L2_cache_bank[24]: Access = 12635, Miss = 199, Miss_rate = 0.016, Pending_hits = 52, Reservation_fails = 44
L2_cache_bank[25]: Access = 11756, Miss = 200, Miss_rate = 0.017, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[26]: Access = 13681, Miss = 198, Miss_rate = 0.014, Pending_hits = 33, Reservation_fails = 16
L2_cache_bank[27]: Access = 12681, Miss = 198, Miss_rate = 0.016, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[28]: Access = 11155, Miss = 198, Miss_rate = 0.018, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[29]: Access = 12670, Miss = 196, Miss_rate = 0.015, Pending_hits = 40, Reservation_fails = 7
L2_cache_bank[30]: Access = 13589, Miss = 197, Miss_rate = 0.014, Pending_hits = 33, Reservation_fails = 5
L2_cache_bank[31]: Access = 11640, Miss = 195, Miss_rate = 0.017, Pending_hits = 43, Reservation_fails = 0
L2_total_cache_accesses = 330519
L2_total_cache_misses = 6377
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 1413
L2_total_cache_reservation_fails = 791
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 685
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 106
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=472981
icnt_total_pkts_simt_to_mem=874247
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.39137
	minimum = 6
	maximum = 15
Network latency average = 7.39108
	minimum = 6
	maximum = 15
Slowest packet = 658191
Flit latency average = 6.12443
	minimum = 6
	maximum = 11
Slowest flit = 1340668
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00043014
	minimum = 0 (at node 0)
	maximum = 0.0101083 (at node 4)
Accepted packet rate average = 0.00043014
	minimum = 0 (at node 0)
	maximum = 0.0101083 (at node 4)
Injected flit rate average = 0.000991365
	minimum = 0 (at node 0)
	maximum = 0.0147935 (at node 4)
Accepted flit rate average= 0.000991365
	minimum = 0 (at node 0)
	maximum = 0.0318007 (at node 4)
Injected packet length average = 2.30475
Accepted packet length average = 2.30475
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.9735 (9 samples)
	minimum = 6 (9 samples)
	maximum = 110.889 (9 samples)
Network latency average = 13.6567 (9 samples)
	minimum = 6 (9 samples)
	maximum = 94.2222 (9 samples)
Flit latency average = 13.1897 (9 samples)
	minimum = 6 (9 samples)
	maximum = 90.6667 (9 samples)
Fragmentation average = 2.85595e-05 (9 samples)
	minimum = 0 (9 samples)
	maximum = 10.5556 (9 samples)
Injected packet rate average = 0.031211 (9 samples)
	minimum = 0.0149592 (9 samples)
	maximum = 0.0723999 (9 samples)
Accepted packet rate average = 0.031211 (9 samples)
	minimum = 0.0149592 (9 samples)
	maximum = 0.0723999 (9 samples)
Injected flit rate average = 0.0759813 (9 samples)
	minimum = 0.0307985 (9 samples)
	maximum = 0.222924 (9 samples)
Accepted flit rate average = 0.0759813 (9 samples)
	minimum = 0.038962 (9 samples)
	maximum = 0.169398 (9 samples)
Injected packet size average = 2.43444 (9 samples)
Accepted packet size average = 2.43444 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 17 sec (137 sec)
gpgpu_simulation_rate = 144763 (inst/sec)
gpgpu_simulation_rate = 2682 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,367557)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,367557)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,367557)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,367557)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,367557)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,367557)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,367557)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,367557)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,367557)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,367557)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,367557)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,367557)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,367557)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,367557)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,367557)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,367557)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,367557)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,367557)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,367557)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,367557)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,367557)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,367557)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,367557)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,367557)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,367557)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,367557)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,367557)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,367557)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,367557)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,367557)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,367557)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,367557)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,367557)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,367557)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,367557)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,367557)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,367557)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,367557)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,367557)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,367557)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,367557)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,367557)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,367557)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,367557)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,367557)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,367557)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,367557)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,367557)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,367557)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,367557)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,367557)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,367557)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,367557)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,367557)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,367557)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,367557)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,367557)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,367557)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,367557)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,367557)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,367557)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,367557)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,367557)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,49,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (109,367557), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (109,367557), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (109,367557), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (109,367557), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (112,367557), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (113,367557), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (113,367557), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (114,367557), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (114,367557), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (114,367557), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (115,367557), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (115,367557), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (116,367557), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (116,367557), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (116,367557), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (116,367557), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (116,367557), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (116,367557), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (116,367557), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (117,367557), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (117,367557), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (117,367557), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (117,367557), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (117,367557), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (117,367557), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (117,367557), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (117,367557), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (118,367557), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118,367557), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (118,367557), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118,367557), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (118,367557), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (118,367557), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (122,367557), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (123,367557), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (123,367557), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (123,367557), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (123,367557), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (123,367557), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (123,367557), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (123,367557), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (124,367557), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (124,367557), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (124,367557), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (125,367557), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (125,367557), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (125,367557), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (125,367557), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (125,367557), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (126,367557), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (126,367557), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (128,367557), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (129,367557), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (129,367557), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (129,367557), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (131,367557), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (137,367557), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (138,367557), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (143,367557), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (143,367557), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (146,367557), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (148,367557), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: cycles simulated: 368057  inst.: 19917317 (ipc=169.6) sim_rate=144328 (inst/sec) elapsed = 0:0:02:18 / Fri Jul 27 18:41:17 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (518,367557), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 7.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 519
gpu_sim_insn = 84776
gpu_ipc =     163.3449
gpu_tot_sim_cycle = 368076
gpu_tot_sim_insn = 19917317
gpu_tot_ipc =      54.1120
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1856
gpu_stall_icnt2sh    = 43887
gpu_total_sim_rate=144328

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394664
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 43812, Miss = 22376, Miss_rate = 0.511, Pending_hits = 3640, Reservation_fails = 49229
	L1D_cache_core[1]: Access = 45339, Miss = 23131, Miss_rate = 0.510, Pending_hits = 3301, Reservation_fails = 44814
	L1D_cache_core[2]: Access = 46916, Miss = 23616, Miss_rate = 0.503, Pending_hits = 3227, Reservation_fails = 46876
	L1D_cache_core[3]: Access = 45368, Miss = 23155, Miss_rate = 0.510, Pending_hits = 3263, Reservation_fails = 45314
	L1D_cache_core[4]: Access = 47733, Miss = 24798, Miss_rate = 0.520, Pending_hits = 3315, Reservation_fails = 44700
	L1D_cache_core[5]: Access = 44914, Miss = 22369, Miss_rate = 0.498, Pending_hits = 3717, Reservation_fails = 44037
	L1D_cache_core[6]: Access = 33794, Miss = 17043, Miss_rate = 0.504, Pending_hits = 2786, Reservation_fails = 30021
	L1D_cache_core[7]: Access = 35312, Miss = 17928, Miss_rate = 0.508, Pending_hits = 2799, Reservation_fails = 29577
	L1D_cache_core[8]: Access = 36036, Miss = 18442, Miss_rate = 0.512, Pending_hits = 2764, Reservation_fails = 25700
	L1D_cache_core[9]: Access = 36679, Miss = 18993, Miss_rate = 0.518, Pending_hits = 2767, Reservation_fails = 35330
	L1D_cache_core[10]: Access = 45362, Miss = 23131, Miss_rate = 0.510, Pending_hits = 3285, Reservation_fails = 43945
	L1D_cache_core[11]: Access = 45098, Miss = 23146, Miss_rate = 0.513, Pending_hits = 3293, Reservation_fails = 45437
	L1D_cache_core[12]: Access = 46018, Miss = 23136, Miss_rate = 0.503, Pending_hits = 3299, Reservation_fails = 44748
	L1D_cache_core[13]: Access = 45325, Miss = 22634, Miss_rate = 0.499, Pending_hits = 3745, Reservation_fails = 43593
	L1D_cache_core[14]: Access = 45153, Miss = 23159, Miss_rate = 0.513, Pending_hits = 3687, Reservation_fails = 47836
	L1D_total_cache_accesses = 642859
	L1D_total_cache_misses = 327057
	L1D_total_cache_miss_rate = 0.5088
	L1D_total_cache_pending_hits = 48888
	L1D_total_cache_reservation_fails = 621157
	L1D_cache_data_port_util = 0.101
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 7945
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0564
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 183660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7497
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 437497
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392197
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5238, 5238, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22758976
gpgpu_n_tot_w_icount = 711218
gpgpu_n_stall_shd_mem = 1055446
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35434
gpgpu_n_mem_write_global = 294897
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894104
gpgpu_n_store_insn = 1962888
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 237968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1055446
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1381771	W0_Idle:273158	W0_Scoreboard:2915329	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592494
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 283472 {8:35434,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758504 {40:162609,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4819024 {136:35434,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359176 {8:294897,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 644 
averagemflatency = 182 
max_icnt2mem_latency = 287 
max_icnt2sh_latency = 368075 
mrq_lat_table:3554 	1947 	1769 	400 	340 	47 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	328062 	2256 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23628 	47932 	192003 	66899 	58 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17274 	13180 	4227 	760 	8 	0 	0 	0 	178 	271 	10160 	21753 	45808 	122829 	93402 	496 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	730 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36         0         0         4         6         2         0         2         0         0         0         0         0         0         0 
dram[1]:        34        34        38        36         4         6         2         0         2         1         0         0         0         0         0         0 
dram[2]:        34        34        38        36         4         6         2         0         2         2         0         0         0         0         0         0 
dram[3]:        34        34        38         0         4         6         2         0         2         2         0         0         0         0         0         0 
dram[4]:        34        34        38        36         4         6         2         0         2         2         0         0         0         0         0         0 
dram[5]:        34        34        38         0         4         6         2         0         2         2         0         0         0         0         0         0 
dram[6]:        18        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[7]:        16        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[8]:        20        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[9]:        36        34        38        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[10]:        36        36         0        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[11]:        28        36        36         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[12]:        28        36        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[13]:        36        35         1         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[14]:        36        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[15]:        36        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[16]:        36        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[17]:        36        34        36         0         5         6         0         0         2         2         0         0         0         0         0         0 
dram[18]:        36        34        36        38         6         6         0         0         2         2         0         0         0         0         0         0 
dram[19]:        36        34        36        38         6         6         0         0         2         2         0         0         0         0         0         0 
dram[20]:        36        34        36         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[21]:        36        32         0         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[22]:        36        32         0         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[23]:        28        32         0         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[24]:        28        32         0         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[25]:        28        32        36         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[26]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[27]:        36        32         0        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[28]:        36        32        36         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[29]:        36        32         0         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[30]:        36        32         0         0         6         6         0         0         0         2         0         0         0         0         0         0 
dram[31]:        36        32         0         0         6         6         0         0         0         2         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:    160454    141438      1942      1904       930       901      1939      1756     25993     53428     71854     62304     89344     98908    117246    116374 
dram[1]:    141248    140629    167745    168659       951       870      1959      1770     33172     34074     61436     60567     98067     88478    115508    125115 
dram[2]:    139545    149449    167748    166914       950       869      1955      1802     41904     32329     59701     60566     87607     86741    132926    114636 
dram[3]:    157006    138871    165849      2056       982       882      1928      1901     31412     49762     68470     58827     85868     95525    113771    112899 
dram[4]:    137716    137122    164214    165136       900      2660      1926      1978     29655     30585     57960     57092     94683     85003    112032    121734 
dram[5]:    135953    146051    164215      1918       895       908      1935      1569     38504     28823     56225     57091     84132     83266    129556    111160 
dram[6]:    154750    144334      1960      1914       890       904      1327      1607     27919     46376     65087     55352     82392     92142    110296    128714 
dram[7]:    144302    161689      2242      2079       886       911      1364      1682     26185     27078     54484     72911     91300     90436    117463    118328 
dram[8]:    142531    142571      2170      2068       911       926      1352      1668     35132     34300     80697     62529     89561     99125    126174    116591 
dram[9]:    150022    140815    167748      2572       905       924      1387      1746     33382     43002     61654     60788     87825     88693    115725    125332 
dram[10]:    139469    158380      2146    166470       920       933      1383       358     50779     32558     59917     69528     87824     86958    113988    114853 
dram[11]:    137940    139135    165871      2607       933       891      1041     13679     31624     30808     77331     59051     86085     95743    122791    113116 
dram[12]:    146882    136746    164173    164658       932      5781      1035      3336     29879     39596     58177     57313     84350     85218    112249    121949 
dram[13]:    135938    153717      1309      2667       964       884      1109      1640     47397     29044     56442     66146     84349     83483    110513    111377 
dram[14]:    153560    143304      2206      2726       957       878      1105     10311     28115     27308     73961     55575     82608     92358    119409    118547 
dram[15]:    143141    141505      2308      2777       972       895      1056      8622     26369     36228     54702     81753    100182     90652    117678    118545 
dram[16]:    141339    150263      2295      2823       922       891      1050     17261     43995     34527     61871     62746     89786    107969    126391    116806 
dram[17]:    150458    139718    169767      2607       916       912      1079      6930     33320     43206     70578     61003     88046     88911    115942    115072 
dram[18]:    139535    137865      2253    166625       870       919      1075       367     31679     32734     60134     78387     96801     87175    114203    115070 
dram[19]:    137762    146648    166041    164902       869       916      1094     13894     40485     30986     58393     59268     86308    104604    123007    113331 
dram[20]:    146652    135941    164754      2674       859       943      1091      3553     30446     39800     67197     57528     84570     85435    112465    111595 
dram[21]:    135987    154398      1864      2720       855       937      1126      1855     28700     29265     56658     75017     93416     83700    110728    111593 
dram[22]:    143205    143401      1859      2777       869       951      1122     10528     37580     27521     54918     55792     82833    101233    119626    118767 
dram[23]:    143928    141621      1892      2833       874       878      1067      8838     26950     36438     63813     62962    109025     90868    117895    127448 
dram[24]:    142180    150309      1879      2885       886       874      1063     26080     44575     34718     62088     71637     90002     89128    135234    117031 
dram[25]:    140453    139801    168466      2558       886       890      1242      7148     34160     32972     70795     61220     88261     97851    116158    115292 
dram[26]:    140028    138011    166722    166882       897       863      1226      5453     32412     32976     60349     59485    105660     87391    114420    124065 
dram[27]:    137825    146754      1910    165116       911       862      1117     22724     41185     31232     58610     68254     86525     85651    131870    113555 
dram[28]:    136066    136081    164935      2607       916       895      1113      3770     30663     29489     67412     57745     84786     94466    112682    111815 
dram[29]:    136058    162291      1884      2684       924       891      1647      2072     28916     29491     56874     56008    102290     83916    110945    120683 
dram[30]:    143267    144114      1880      2794       887       928      1679     19361     37797     27726     55135     64871     83050    101448    128498    118983 
dram[31]:    151971    141702      2037      2825       884       924      1692       370     27167     45324     64029     63179     90219     91085    118111    136290 
average row accesses per activate:
dram[0]: 18.000000 19.500000 38.000000 36.000000 17.000000 19.000000  2.500000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000 
dram[1]: 18.500000 17.500000 19.500000 18.500000 17.000000 19.000000  3.500000  6.000000  1.500000  2.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000 
dram[2]: 18.000000 18.000000 19.500000 18.500000 17.000000 19.000000  3.500000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000 
dram[3]: 17.500000 18.500000 20.000000 36.000000 17.000000 19.000000  3.000000  7.000000  2.500000  1.500000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000 
dram[4]: 18.500000 17.500000 19.500000 18.500000 17.000000 19.000000  3.500000  6.000000  1.500000  2.500000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000 
dram[5]: 18.000000 18.500000 19.500000 36.000000 17.000000 19.000000  3.500000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000 
dram[6]:  9.500000 18.000000 38.000000 36.000000 17.000000 19.000000  4.000000  7.000000  2.500000  1.500000  2.000000  3.000000  2.000000  3.000000  3.000000  2.000000 
dram[7]:  9.250000 17.500000 38.000000 36.000000 17.000000 19.000000  5.000000  5.000000  1.500000  3.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000 
dram[8]:  9.750000 18.500000 38.000000 36.000000 17.000000 19.000000  4.000000  6.000000  2.500000  2.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000 
dram[9]: 19.500000 18.000000 19.500000 19.500000 17.000000 19.000000  4.000000  4.000000  2.000000  2.500000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000 
dram[10]: 19.500000 18.500000 36.000000 19.500000 17.000000 18.000000  6.000000  3.000000  1.500000  2.500000  2.000000  2.000000  3.000000  1.000000  2.000000  4.000000 
dram[11]:  9.750000 19.500000 18.500000 38.000000 17.000000 18.000000  4.000000  2.000000  2.500000  2.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000 
dram[12]: 10.250000 19.000000 12.666667 19.500000 17.000000 18.000000  4.000000  2.000000  2.000000  2.500000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000 
dram[13]: 13.333333 18.500000 18.500000 38.000000 17.000000 18.000000  6.000000  2.000000  1.500000  2.500000  2.000000  2.000000  3.000000  1.000000  2.000000  4.000000 
dram[14]: 13.333333 18.000000 36.000000 38.000000 17.000000 18.000000  4.000000  2.000000  2.500000  2.000000  1.000000  3.000000  3.000000  3.000000  3.000000  2.000000 
dram[15]: 14.000000 18.000000 36.000000 38.000000 17.000000 18.000000  4.000000  1.000000  2.000000  3.000000  4.000000  1.000000  2.000000  2.000000  1.000000  3.000000 
dram[16]: 13.333333 18.000000 36.000000 38.000000 17.000000 19.000000  5.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000 
dram[17]: 19.000000 18.000000 13.000000 38.000000 17.500000 19.000000  4.000000  3.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000 
dram[18]: 20.000000 18.000000 18.500000 19.500000 18.000000 19.000000  5.000000  3.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  1.000000  3.000000 
dram[19]: 19.000000 18.000000 18.500000 19.500000 18.000000 19.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000 
dram[20]: 19.000000 18.000000 18.500000 38.000000 18.000000 19.000000  4.000000  5.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000 
dram[21]: 20.000000 17.000000 36.000000 38.000000 18.000000 19.000000  5.000000  3.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  1.000000  4.000000 
dram[22]: 19.000000 17.500000 36.000000 38.000000 18.000000 19.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  3.000000  3.000000  1.000000 
dram[23]: 10.250000 16.500000 36.000000 36.000000 18.000000 19.000000  3.000000  4.000000  2.000000  2.500000  4.000000  2.000000  1.000000  3.000000  2.000000  2.000000 
dram[24]: 10.250000 17.000000 36.000000 36.000000 18.000000 19.000000  5.000000  3.000000  2.000000  2.500000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000 
dram[25]: 10.000000 17.500000 18.500000 36.000000 18.000000 19.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000 
dram[26]: 19.500000 16.500000 18.500000 18.500000 18.000000 19.000000  4.000000  4.000000  1.000000  2.500000  4.000000  2.000000  1.000000  3.000000  2.000000  2.000000 
dram[27]: 19.500000 17.000000 36.000000 18.500000 18.000000 19.000000  5.000000  3.000000  2.000000  2.500000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000 
dram[28]: 19.000000 17.500000 18.500000 36.000000 18.000000 19.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000 
dram[29]: 20.000000 16.500000 36.000000 36.000000 17.000000 19.000000  6.000000  4.000000  1.000000  2.500000  4.000000  2.000000  1.000000  3.000000  2.000000  3.000000 
dram[30]: 18.500000 17.500000 36.000000 36.000000 19.000000 19.000000  7.000000  2.000000  2.000000  2.500000  2.000000  3.000000  3.000000  2.000000  3.000000  2.000000 
dram[31]: 19.000000 17.000000 36.000000 36.000000 19.000000 19.000000  4.000000  4.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000  3.000000  1.000000 
average row locality = 8058/745 = 10.816108
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29        20        20        34        36         5         5         6         1         2         3         2         2         3         2 
dram[1]:        29        27        21        21        34        36         7         4         3         4         3         2         2         2         2         3 
dram[2]:        28        28        21        21        34        36         7         3         4         4         1         3         4         2         1         3 
dram[3]:        27        29        22        20        34        36         6         5         5         3         2         3         2         2         3         2 
dram[4]:        29        27        21        21        34        36         7         4         3         5         3         2         2         2         2         3 
dram[5]:        28        29        21        20        34        36         7         3         4         4         1         3         4         2         1         3 
dram[6]:        30        28        20        20        34        36         4         5         5         3         2         3         2         3         3         2 
dram[7]:        29        27        20        20        34        36         5         3         3         6         3         2         3         1         2         4 
dram[8]:        29        29        20        20        34        36         4         4         5         4         1         3         3         2         2         2 
dram[9]:        29        28        21        21        34        36         4         3         4         5         3         1         2         3         2         2 
dram[10]:        29        29        20        21        34        35         6         3         3         5         2         2         3         1         2         4 
dram[11]:        29        31        21        20        34        36         4         2         5         4         1         3         3         2         2         2 
dram[12]:        31        30        22        21        34        36         4         2         4         5         3         1         2         3         2         2 
dram[13]:        30        29        21        20        34        36         6         2         3         5         2         2         3         1         2         4 
dram[14]:        30        28        20        20        34        36         4         2         5         4         1         3         3         3         3         2 
dram[15]:        32        28        20        20        34        36         4         1         4         6         4         1         2         2         1         3 
dram[16]:        30        28        20        20        34        38         5         2         4         4         2         3         3         1         2         3 
dram[17]:        28        28        23        20        35        38         4         3         4         4         3         2         1         3         3         2 
dram[18]:        30        28        21        21        36        38         5         3         4         6         3         1         2         2         1         3 
dram[19]:        28        28        21        21        36        38         5         4         4         4         2         3         3         1         2         3 
dram[20]:        28        28        21        20        36        38         4         5         2         4         3         2         1         3         3         2 
dram[21]:        30        28        20        20        36        38         5         3         2         6         3         1         2         2         1         4 
dram[22]:        28        29        20        20        36        38         5         4         2         4         2         3         3         3         3         1 
dram[23]:        31        27        20        18        36        38         3         4         2         5         4         2         1         3         2         2 
dram[24]:        31        28        20        18        36        38         5         3         2         5         2         2         3         2         1         3 
dram[25]:        30        29        21        18        36        38         3         5         3         4         2         2         2         3         3         1 
dram[26]:        29        27        21        19        36        38         4         4         1         5         4         2         1         3         2         2 
dram[27]:        29        28        20        19        36        38         5         3         2         5         2         2         3         2         1         3 
dram[28]:        28        29        21        18        36        38         3         5         3         4         2         2         2         3         3         1 
dram[29]:        30        27        20        18        34        38         4         4         1         5         4         2         1         3         2         3 
dram[30]:        27        29        20        18        36        38         5         2         2         5         2         3         3         2         3         2 
dram[31]:        28        28        20        18        36        38         2         4         3         4         3         1         2         4         3         1 
total reads: 6378
bank skew: 38/1 = 38.00
chip skew: 204/195 = 1.05
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4731      2744        98        99     29851     28435       632       122       965       177       173       177       174       173       172       173
dram[1]:       4476      2954       101       109     35284     27801       466       115      1507       217       172       176       174       173       174       175
dram[2]:       4536      3107       101       109     28837      2002       485       103      1496       922       178       172       172       174       177       174
dram[3]:       4058      3548        97       104     24996      1868       561       123      1331      1433       173       176       174       173       171       174
dram[4]:       3747      2404        97        99     29712      1768       505       116      1463       936       171       176       173       173       173       174
dram[5]:       4008      2860       101       104     29120      1788       432       103      1599      1108       178       172       173       176       177       172
dram[6]:       4266      2648       102       103     26913      1939       180       124      1400      1686       173       176       173       171       172       173
dram[7]:       3631      2874        92       102     32042      1922       179       102      1721       883       172       173       172       177       176       173
dram[8]:       3335      2153        90       100     32041      1986       181       114      1190      1066       177       172       177       173       173       173
dram[9]:       3283      2873        99        93     25643      1859       178       128      1625      1014       172       177       175       172       173       173
dram[10]:       3200      3576       100        95     30647      2126       176     37599      1455       930       173       173       172       178       173       173
dram[11]:       3104      3293       100        90     30092      2093       201       173       871       914       178       172       177       174       173       173
dram[12]:       3230      3343       222        97     29383      2041       180       173      1339      1044       172       177       176       172       173       173
dram[13]:       3428      3839       217        94     32147      1996       187       176      1519      1041       173       173       172       178       176       172
dram[14]:       2765      3849       101        93     32033      2198       199       173      1123      1099       178       172       177       172       172       175
dram[15]:       2649      3477        97        90     26024      2153       197       178      1738       851       173       178       173       174       177       172
dram[16]:       4054      3882        96        92     31064     22382       196       173      1296      1160       173       172       172       177       173       177
dram[17]:       3763      3957       319        92     29802     26590       193       172      1234      1031       174       173       177       172       172       176
dram[18]:       3654      4163       155        94     24801     25683       190       172      1292       854       173       178       173       173       177       171
dram[19]:       3555      4499       103        96     30632     25963       206       175      1029      1408       173       172       171       177       173       176
dram[20]:       3314      3311       108        93     30493     28883       219       171       173      1199       174       173       177       172       172       176
dram[21]:       3575      3571       103        93     24641     28349       214       172       176       796       174       178       173       173       177       172
dram[22]:       3472      3873        99        94     26767     23026       218       171       173      1310       173       172       172       174       171       177
dram[23]:       3294      4082       102        86     31353     26489       223       171       173       842       173       176       177       173       173       173
dram[24]:       3162      3516       104        86     26501     25838       183       172       173       919       173       173       172       173       178       171
dram[25]:       3451      3904       104        85     27855     22621       197       171       172      1326       173       173       173       174       172       177
dram[26]:       3416      4283       112        88     32486     28457       192       171       178      1094       172       173       177       174       173       173
dram[27]:       3085      3721       101        89     27301     28452       206       172       173       873       174       173       172       173       177       172
dram[28]:       3118      3860       103        86     24350     22810       235       171       172      1310       173       173       173       174       172       177
dram[29]:       3278      3691        96        86     30757     25124       115       171       177       999       173       176       178       172       173       171
dram[30]:       2931      4022        98        85     26946     29032       123       174       173       843       174       171       172       173       175       174
dram[31]:       2578      4361       106        86     24101     25336        94       172       172      1277       172       178       176       173       174       178
maximum mf latency per bank:
dram[0]:        410       327       356       245       379       381       247       175       379       177       177       185       178       177       177       177
dram[1]:        350       403       370       414       308       309       257       183       344       199       178       182       178       177       178       178
dram[2]:        281       346       378       422       402       343       235       174       402       259       178       177       177       178       177       178
dram[3]:        343       353       238       301       308       305       252       185       459       285       178       184       178       177       177       178
dram[4]:        283       346       276       229       325       340       259       186       333       281       177       182       178       177       178       177
dram[5]:        285       328       368       304       320       318       223       174       434       336       178       177       177       178       177       177
dram[6]:        386       336       376       312       246       288       197       190       447       343       178       184       177       177       178       177
dram[7]:        369       407       234       267       277       319       197       173       418       314       177       178       177       177       177       178
dram[8]:        264       275       190       287       312       332       197       176       370       280       177       178       185       177       177       177
dram[9]:        293       268       289       199       466       332       191       174       417       321       179       177       182       177       178       178
dram[10]:        381       413       236       271       348       349       195       177       346       302       177       177       177       178       177       178
dram[11]:        322       315       247       202       373       358       251       177       271       250       178       178       184       179       177       177
dram[12]:        364       336       406       277       398       400       195       178       345       311       177       177       182       177       177       177
dram[13]:        396       407       413       277       408       361       252       177       356       348       177       177       177       178       177       177
dram[14]:        310       314       259       225       384       309       260       178       399       332       178       177       185       178       178       182
dram[15]:        287       324       229       189       328       317       253       178       415       323       179       178       177       178       177       177
dram[16]:        323       351       205       210       610       475       261       178       380       312       178       177       177       177       177       184
dram[17]:        403       343       457       222       475       434       241       177       336       280       178       177       177       179       177       182
dram[18]:        290       321       323       217       307       280       249       178       275       310       177       178       178       177       177       177
dram[19]:        396       349       275       235       343       340       280       185       222       339       178       178       177       177       178       183
dram[20]:        293       305       241       250       401       407       288       178       178       347       177       177       177       177       178       183
dram[21]:        279       312       277       232       424       397       292       177       177       293       178       178       177       177       177       178
dram[22]:        275       320       280       223       637       644       300       178       177       321       178       177       178       177       177       177
dram[23]:        365       415       286       187       548       538       282       177       178       247       178       178       177       177       177       177
dram[24]:        373       403       283       191       403       360       224       178       177       337       177       177       178       177       178       177
dram[25]:        288       330       367       195       450       379       211       179       178       348       178       177       177       177       178       177
dram[26]:        473       423       341       195       301       281       215       178       178       356       177       177       177       178       177       177
dram[27]:        316       364       247       195       300       317       284       177       178       349       178       177       177       178       177       178
dram[28]:        314       345       247       194       349       281       292       177       177       367       177       177       177       178       178       177
dram[29]:        303       349       236       192       503       377       182       177       177       308       177       178       178       178       177       177
dram[30]:        376       397       245       195       301       306       181       178       177       281       178       177       177       177       178       178
dram[31]:        455       532       308       199       402       389       196       183       177       341       177       178       178       177       178       178

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279723 n_act=23 n_pre=7 n_req=254 n_rd=396 n_write=112 bw_util=0.003625
n_activity=2427 dram_eff=0.4186
bk0: 56a 280007i bk1: 58a 279967i bk2: 40a 279899i bk3: 40a 279920i bk4: 68a 280106i bk5: 72a 280068i bk6: 10a 280221i bk7: 10a 280209i bk8: 12a 280218i bk9: 2a 280247i bk10: 4a 280241i bk11: 6a 280235i bk12: 4a 280241i bk13: 4a 280247i bk14: 6a 280242i bk15: 4a 280249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00140583
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279719 n_act=25 n_pre=9 n_req=254 n_rd=400 n_write=108 bw_util=0.003625
n_activity=2398 dram_eff=0.4237
bk0: 58a 279996i bk1: 54a 279968i bk2: 42a 279867i bk3: 42a 279848i bk4: 68a 280108i bk5: 72a 280069i bk6: 14a 280210i bk7: 8a 280206i bk8: 6a 280228i bk9: 8a 280227i bk10: 6a 280238i bk11: 4a 280244i bk12: 4a 280245i bk13: 4a 280246i bk14: 4a 280246i bk15: 6a 280244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00178405
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279719 n_act=25 n_pre=9 n_req=254 n_rd=400 n_write=108 bw_util=0.003625
n_activity=2409 dram_eff=0.4218
bk0: 56a 280004i bk1: 56a 279977i bk2: 42a 279857i bk3: 42a 279836i bk4: 68a 280106i bk5: 72a 280075i bk6: 14a 280216i bk7: 6a 280219i bk8: 8a 280226i bk9: 8a 280223i bk10: 2a 280244i bk11: 6a 280241i bk12: 8a 280237i bk13: 4a 280246i bk14: 2a 280250i bk15: 6a 280244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00164846
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279719 n_act=24 n_pre=8 n_req=255 n_rd=402 n_write=108 bw_util=0.003639
n_activity=2423 dram_eff=0.421
bk0: 54a 280014i bk1: 58a 279972i bk2: 44a 279904i bk3: 40a 279880i bk4: 68a 280105i bk5: 72a 280058i bk6: 12a 280218i bk7: 10a 280203i bk8: 10a 280224i bk9: 6a 280229i bk10: 4a 280239i bk11: 6a 280233i bk12: 4a 280243i bk13: 4a 280247i bk14: 6a 280244i bk15: 4a 280249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00171983
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279717 n_act=25 n_pre=9 n_req=255 n_rd=402 n_write=108 bw_util=0.003639
n_activity=2415 dram_eff=0.4224
bk0: 58a 280006i bk1: 54a 279991i bk2: 42a 279873i bk3: 42a 279925i bk4: 68a 280102i bk5: 72a 280071i bk6: 14a 280212i bk7: 8a 280206i bk8: 6a 280231i bk9: 10a 280222i bk10: 6a 280238i bk11: 4a 280242i bk12: 4a 280241i bk13: 4a 280245i bk14: 4a 280246i bk15: 6a 280243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0015771
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279721 n_act=24 n_pre=8 n_req=254 n_rd=400 n_write=108 bw_util=0.003625
n_activity=2417 dram_eff=0.4204
bk0: 56a 280015i bk1: 58a 279999i bk2: 42a 279895i bk3: 40a 279914i bk4: 68a 280107i bk5: 72a 280065i bk6: 14a 280215i bk7: 6a 280220i bk8: 8a 280227i bk9: 8a 280225i bk10: 2a 280245i bk11: 6a 280240i bk12: 8a 280236i bk13: 4a 280245i bk14: 2a 280250i bk15: 6a 280245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00125954
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279721 n_act=24 n_pre=8 n_req=254 n_rd=400 n_write=108 bw_util=0.003625
n_activity=2418 dram_eff=0.4202
bk0: 60a 280000i bk1: 56a 279991i bk2: 40a 279880i bk3: 40a 279931i bk4: 68a 280109i bk5: 72a 280061i bk6: 8a 280236i bk7: 10a 280191i bk8: 10a 280224i bk9: 6a 280231i bk10: 4a 280240i bk11: 6a 280236i bk12: 4a 280244i bk13: 6a 280243i bk14: 6a 280245i bk15: 4a 280252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0017341
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279725 n_act=24 n_pre=8 n_req=252 n_rd=396 n_write=108 bw_util=0.003597
n_activity=2381 dram_eff=0.4234
bk0: 58a 279996i bk1: 54a 279990i bk2: 40a 279906i bk3: 40a 279885i bk4: 68a 280101i bk5: 72a 280063i bk6: 10a 280228i bk7: 6a 280216i bk8: 6a 280230i bk9: 12a 280217i bk10: 6a 280238i bk11: 4a 280243i bk12: 6a 280240i bk13: 2a 280250i bk14: 4a 280249i bk15: 8a 280241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00158781
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279721 n_act=24 n_pre=8 n_req=254 n_rd=396 n_write=112 bw_util=0.003625
n_activity=2424 dram_eff=0.4191
bk0: 58a 279951i bk1: 58a 279998i bk2: 40a 279903i bk3: 40a 279914i bk4: 68a 280108i bk5: 72a 280057i bk6: 8a 280236i bk7: 8a 280207i bk8: 10a 280225i bk9: 8a 280227i bk10: 2a 280245i bk11: 6a 280240i bk12: 6a 280240i bk13: 4a 280246i bk14: 4a 280247i bk15: 4a 280247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00154142
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279719 n_act=24 n_pre=8 n_req=255 n_rd=396 n_write=114 bw_util=0.003639
n_activity=2421 dram_eff=0.4213
bk0: 58a 279974i bk1: 56a 279990i bk2: 42a 279852i bk3: 42a 279886i bk4: 68a 280106i bk5: 72a 280070i bk6: 8a 280238i bk7: 6a 280223i bk8: 8a 280229i bk9: 10a 280221i bk10: 6a 280237i bk11: 2a 280247i bk12: 4a 280244i bk13: 6a 280241i bk14: 4a 280248i bk15: 4a 280247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00178048
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279727 n_act=23 n_pre=7 n_req=252 n_rd=398 n_write=106 bw_util=0.003597
n_activity=2367 dram_eff=0.4259
bk0: 58a 279960i bk1: 58a 279982i bk2: 40a 279897i bk3: 42a 279890i bk4: 68a 280099i bk5: 70a 280087i bk6: 12a 280230i bk7: 6a 280246i bk8: 6a 280235i bk9: 10a 280222i bk10: 4a 280241i bk11: 4a 280243i bk12: 6a 280239i bk13: 2a 280249i bk14: 4a 280247i bk15: 8a 280238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00146292
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279725 n_act=25 n_pre=9 n_req=251 n_rd=398 n_write=104 bw_util=0.003582
n_activity=2369 dram_eff=0.4238
bk0: 58a 279961i bk1: 62a 279960i bk2: 42a 279906i bk3: 40a 279871i bk4: 68a 280103i bk5: 72a 280091i bk6: 8a 280228i bk7: 4a 280247i bk8: 10a 280225i bk9: 8a 280228i bk10: 2a 280247i bk11: 6a 280240i bk12: 6a 280240i bk13: 4a 280246i bk14: 4a 280246i bk15: 4a 280249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00163776
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279715 n_act=27 n_pre=11 n_req=254 n_rd=404 n_write=104 bw_util=0.003625
n_activity=2413 dram_eff=0.4211
bk0: 62a 279959i bk1: 60a 279996i bk2: 44a 279871i bk3: 42a 279896i bk4: 68a 280098i bk5: 72a 280091i bk6: 8a 280229i bk7: 4a 280246i bk8: 8a 280227i bk9: 10a 280221i bk10: 6a 280237i bk11: 2a 280247i bk12: 4a 280247i bk13: 6a 280245i bk14: 4a 280250i bk15: 4a 280251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161992
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279725 n_act=24 n_pre=8 n_req=252 n_rd=400 n_write=104 bw_util=0.003597
n_activity=2408 dram_eff=0.4186
bk0: 60a 279955i bk1: 58a 279994i bk2: 42a 279912i bk3: 40a 279902i bk4: 68a 280106i bk5: 72a 280099i bk6: 12a 280227i bk7: 4a 280249i bk8: 6a 280236i bk9: 10a 280223i bk10: 4a 280242i bk11: 4a 280242i bk12: 6a 280238i bk13: 2a 280249i bk14: 4a 280247i bk15: 8a 280239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150574
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279731 n_act=23 n_pre=7 n_req=250 n_rd=396 n_write=104 bw_util=0.003568
n_activity=2358 dram_eff=0.4241
bk0: 60a 279967i bk1: 56a 280000i bk2: 40a 279910i bk3: 40a 279886i bk4: 68a 280102i bk5: 72a 280093i bk6: 8a 280236i bk7: 4a 280247i bk8: 10a 280226i bk9: 8a 280229i bk10: 2a 280246i bk11: 6a 280239i bk12: 6a 280238i bk13: 6a 280241i bk14: 6a 280242i bk15: 4a 280248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00189109
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279731 n_act=23 n_pre=7 n_req=250 n_rd=396 n_write=104 bw_util=0.003568
n_activity=2350 dram_eff=0.4255
bk0: 64a 279951i bk1: 56a 279983i bk2: 40a 279909i bk3: 40a 279906i bk4: 68a 280111i bk5: 72a 280097i bk6: 8a 280231i bk7: 2a 280249i bk8: 8a 280228i bk9: 12a 280217i bk10: 8a 280236i bk11: 2a 280248i bk12: 4a 280245i bk13: 4a 280244i bk14: 2a 280248i bk15: 6a 280245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00125597
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279729 n_act=23 n_pre=7 n_req=251 n_rd=398 n_write=104 bw_util=0.003582
n_activity=2367 dram_eff=0.4242
bk0: 60a 279968i bk1: 56a 280000i bk2: 40a 279934i bk3: 40a 279897i bk4: 68a 280112i bk5: 76a 280078i bk6: 10a 280224i bk7: 4a 280243i bk8: 8a 280224i bk9: 8a 280223i bk10: 4a 280240i bk11: 6a 280239i bk12: 6a 280244i bk13: 2a 280252i bk14: 4a 280247i bk15: 6a 280241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150574
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279723 n_act=24 n_pre=8 n_req=253 n_rd=402 n_write=104 bw_util=0.003611
n_activity=2385 dram_eff=0.4243
bk0: 56a 279962i bk1: 56a 280017i bk2: 46a 279909i bk3: 40a 279885i bk4: 70a 280098i bk5: 76a 280063i bk6: 8a 280234i bk7: 6a 280240i bk8: 8a 280226i bk9: 8a 280226i bk10: 6a 280233i bk11: 4a 280241i bk12: 2a 280249i bk13: 6a 280243i bk14: 6a 280246i bk15: 4a 280251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00163776
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279717 n_act=24 n_pre=8 n_req=256 n_rd=408 n_write=104 bw_util=0.003654
n_activity=2401 dram_eff=0.4265
bk0: 60a 279960i bk1: 56a 279991i bk2: 42a 279930i bk3: 42a 279884i bk4: 72a 280093i bk5: 76a 280084i bk6: 10a 280231i bk7: 6a 280241i bk8: 8a 280227i bk9: 12a 280215i bk10: 6a 280240i bk11: 2a 280248i bk12: 4a 280243i bk13: 4a 280242i bk14: 2a 280249i bk15: 6a 280247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00179476
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279719 n_act=24 n_pre=8 n_req=255 n_rd=406 n_write=104 bw_util=0.003639
n_activity=2374 dram_eff=0.4297
bk0: 56a 279965i bk1: 56a 279992i bk2: 42a 279903i bk3: 42a 279830i bk4: 72a 280096i bk5: 76a 280086i bk6: 10a 280222i bk7: 8a 280235i bk8: 8a 280226i bk9: 8a 280225i bk10: 4a 280241i bk11: 6a 280239i bk12: 6a 280243i bk13: 2a 280249i bk14: 4a 280245i bk15: 6a 280240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00168058
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279729 n_act=22 n_pre=6 n_req=252 n_rd=400 n_write=104 bw_util=0.003597
n_activity=2358 dram_eff=0.4275
bk0: 56a 279971i bk1: 56a 280008i bk2: 42a 279890i bk3: 40a 279859i bk4: 72a 280100i bk5: 76a 280087i bk6: 8a 280227i bk7: 10a 280233i bk8: 4a 280246i bk9: 8a 280227i bk10: 6a 280235i bk11: 4a 280240i bk12: 2a 280247i bk13: 6a 280241i bk14: 6a 280244i bk15: 4a 280250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00181973
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279733 n_act=21 n_pre=5 n_req=251 n_rd=402 n_write=100 bw_util=0.003582
n_activity=2285 dram_eff=0.4394
bk0: 60a 279959i bk1: 56a 280007i bk2: 40a 279897i bk3: 40a 279886i bk4: 72a 280087i bk5: 76a 280078i bk6: 10a 280221i bk7: 6a 280241i bk8: 4a 280243i bk9: 12a 280219i bk10: 6a 280240i bk11: 2a 280247i bk12: 4a 280244i bk13: 4a 280243i bk14: 2a 280249i bk15: 8a 280240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00184114
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279733 n_act=21 n_pre=5 n_req=251 n_rd=402 n_write=100 bw_util=0.003582
n_activity=2299 dram_eff=0.4367
bk0: 56a 279970i bk1: 58a 280002i bk2: 40a 279936i bk3: 40a 279860i bk4: 72a 280089i bk5: 76a 280058i bk6: 10a 280217i bk7: 8a 280235i bk8: 4a 280243i bk9: 8a 280227i bk10: 4a 280243i bk11: 6a 280238i bk12: 6a 280242i bk13: 6a 280239i bk14: 6a 280241i bk15: 2a 280251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0021587
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279735 n_act=23 n_pre=7 n_req=248 n_rd=396 n_write=100 bw_util=0.00354
n_activity=2308 dram_eff=0.4298
bk0: 62a 279947i bk1: 54a 280017i bk2: 40a 279926i bk3: 36a 279893i bk4: 72a 280091i bk5: 76a 280080i bk6: 6a 280240i bk7: 8a 280237i bk8: 4a 280243i bk9: 10a 280226i bk10: 8a 280233i bk11: 4a 280245i bk12: 2a 280249i bk13: 6a 280241i bk14: 4a 280247i bk15: 4a 280249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177335
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279733 n_act=23 n_pre=7 n_req=249 n_rd=398 n_write=100 bw_util=0.003554
n_activity=2320 dram_eff=0.4293
bk0: 62a 279940i bk1: 56a 280002i bk2: 40a 279921i bk3: 36a 279891i bk4: 72a 280094i bk5: 76a 280075i bk6: 10a 280230i bk7: 6a 280240i bk8: 4a 280244i bk9: 10a 280221i bk10: 4a 280241i bk11: 4a 280245i bk12: 6a 280243i bk13: 4a 280247i bk14: 2a 280250i bk15: 6a 280244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00156283
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279729 n_act=24 n_pre=8 n_req=250 n_rd=400 n_write=100 bw_util=0.003568
n_activity=2352 dram_eff=0.4252
bk0: 60a 279962i bk1: 58a 280007i bk2: 42a 279871i bk3: 36a 279909i bk4: 72a 280094i bk5: 76a 280074i bk6: 6a 280231i bk7: 10a 280231i bk8: 6a 280238i bk9: 8a 280227i bk10: 4a 280241i bk11: 4a 280243i bk12: 4a 280246i bk13: 6a 280241i bk14: 6a 280247i bk15: 2a 280253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0017448
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279735 n_act=23 n_pre=7 n_req=248 n_rd=396 n_write=100 bw_util=0.00354
n_activity=2315 dram_eff=0.4285
bk0: 58a 279959i bk1: 54a 279990i bk2: 42a 279867i bk3: 38a 279905i bk4: 72a 280097i bk5: 76a 280085i bk6: 8a 280223i bk7: 8a 280235i bk8: 2a 280248i bk9: 10a 280224i bk10: 8a 280233i bk11: 4a 280243i bk12: 2a 280248i bk13: 6a 280240i bk14: 4a 280246i bk15: 4a 280250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00234068
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279737 n_act=22 n_pre=6 n_req=248 n_rd=396 n_write=100 bw_util=0.00354
n_activity=2343 dram_eff=0.4234
bk0: 58a 279968i bk1: 56a 280022i bk2: 40a 279931i bk3: 38a 279902i bk4: 72a 280101i bk5: 76a 280087i bk6: 10a 280219i bk7: 6a 280240i bk8: 4a 280244i bk9: 10a 280221i bk10: 4a 280242i bk11: 4a 280244i bk12: 6a 280239i bk13: 4a 280244i bk14: 2a 280250i bk15: 6a 280245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00199457
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279737 n_act=22 n_pre=6 n_req=248 n_rd=396 n_write=100 bw_util=0.00354
n_activity=2290 dram_eff=0.4332
bk0: 56a 279971i bk1: 58a 280020i bk2: 42a 279902i bk3: 36a 279876i bk4: 72a 280097i bk5: 76a 280076i bk6: 6a 280225i bk7: 10a 280231i bk8: 6a 280241i bk9: 8a 280226i bk10: 4a 280241i bk11: 4a 280242i bk12: 4a 280243i bk13: 6a 280239i bk14: 6a 280243i bk15: 2a 280255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00168771
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279739 n_act=21 n_pre=5 n_req=248 n_rd=392 n_write=104 bw_util=0.00354
n_activity=2330 dram_eff=0.4258
bk0: 60a 279975i bk1: 54a 280022i bk2: 40a 279933i bk3: 36a 279911i bk4: 68a 280099i bk5: 76a 280088i bk6: 8a 280207i bk7: 8a 280235i bk8: 2a 280248i bk9: 10a 280226i bk10: 8a 280233i bk11: 4a 280243i bk12: 2a 280247i bk13: 6a 280241i bk14: 4a 280247i bk15: 6a 280246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00162705
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279733 n_act=21 n_pre=5 n_req=251 n_rd=394 n_write=108 bw_util=0.003582
n_activity=2340 dram_eff=0.4291
bk0: 54a 279984i bk1: 58a 279984i bk2: 40a 279934i bk3: 36a 279911i bk4: 72a 280059i bk5: 76a 280084i bk6: 10a 280204i bk7: 4a 280245i bk8: 4a 280244i bk9: 10a 280220i bk10: 4a 280241i bk11: 6a 280239i bk12: 6a 280240i bk13: 4a 280245i bk14: 6a 280240i bk15: 4a 280247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016663
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280261 n_nop=279737 n_act=21 n_pre=5 n_req=249 n_rd=390 n_write=108 bw_util=0.003554
n_activity=2334 dram_eff=0.4267
bk0: 56a 279985i bk1: 56a 279994i bk2: 40a 279929i bk3: 36a 279924i bk4: 72a 280069i bk5: 76a 280081i bk6: 4a 280199i bk7: 8a 280236i bk8: 6a 280241i bk9: 8a 280227i bk10: 6a 280237i bk11: 2a 280245i bk12: 4a 280243i bk13: 8a 280235i bk14: 6a 280246i bk15: 2a 280254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00173767

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12741, Miss = 198, Miss_rate = 0.016, Pending_hits = 38, Reservation_fails = 8
L2_cache_bank[1]: Access = 13683, Miss = 200, Miss_rate = 0.015, Pending_hits = 46, Reservation_fails = 18
L2_cache_bank[2]: Access = 7259, Miss = 200, Miss_rate = 0.028, Pending_hits = 46, Reservation_fails = 34
L2_cache_bank[3]: Access = 6709, Miss = 201, Miss_rate = 0.030, Pending_hits = 52, Reservation_fails = 47
L2_cache_bank[4]: Access = 7463, Miss = 201, Miss_rate = 0.027, Pending_hits = 40, Reservation_fails = 38
L2_cache_bank[5]: Access = 7589, Miss = 200, Miss_rate = 0.026, Pending_hits = 45, Reservation_fails = 41
L2_cache_bank[6]: Access = 6697, Miss = 200, Miss_rate = 0.030, Pending_hits = 40, Reservation_fails = 27
L2_cache_bank[7]: Access = 7547, Miss = 198, Miss_rate = 0.026, Pending_hits = 42, Reservation_fails = 8
L2_cache_bank[8]: Access = 7484, Miss = 198, Miss_rate = 0.026, Pending_hits = 41, Reservation_fails = 26
L2_cache_bank[9]: Access = 6592, Miss = 198, Miss_rate = 0.030, Pending_hits = 48, Reservation_fails = 62
L2_cache_bank[10]: Access = 8462, Miss = 199, Miss_rate = 0.024, Pending_hits = 49, Reservation_fails = 23
L2_cache_bank[11]: Access = 7642, Miss = 199, Miss_rate = 0.026, Pending_hits = 30, Reservation_fails = 27
L2_cache_bank[12]: Access = 7304, Miss = 202, Miss_rate = 0.028, Pending_hits = 39, Reservation_fails = 25
L2_cache_bank[13]: Access = 7778, Miss = 200, Miss_rate = 0.026, Pending_hits = 42, Reservation_fails = 11
L2_cache_bank[14]: Access = 7698, Miss = 198, Miss_rate = 0.026, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[15]: Access = 6561, Miss = 198, Miss_rate = 0.030, Pending_hits = 38, Reservation_fails = 9
L2_cache_bank[16]: Access = 12339, Miss = 199, Miss_rate = 0.016, Pending_hits = 48, Reservation_fails = 39
L2_cache_bank[17]: Access = 13262, Miss = 201, Miss_rate = 0.015, Pending_hits = 55, Reservation_fails = 80
L2_cache_bank[18]: Access = 12354, Miss = 204, Miss_rate = 0.017, Pending_hits = 49, Reservation_fails = 51
L2_cache_bank[19]: Access = 12878, Miss = 203, Miss_rate = 0.016, Pending_hits = 45, Reservation_fails = 12
L2_cache_bank[20]: Access = 13037, Miss = 200, Miss_rate = 0.015, Pending_hits = 45, Reservation_fails = 28
L2_cache_bank[21]: Access = 12143, Miss = 201, Miss_rate = 0.017, Pending_hits = 39, Reservation_fails = 18
L2_cache_bank[22]: Access = 11719, Miss = 201, Miss_rate = 0.017, Pending_hits = 52, Reservation_fails = 25
L2_cache_bank[23]: Access = 13774, Miss = 198, Miss_rate = 0.014, Pending_hits = 69, Reservation_fails = 62
L2_cache_bank[24]: Access = 12635, Miss = 199, Miss_rate = 0.016, Pending_hits = 52, Reservation_fails = 44
L2_cache_bank[25]: Access = 11756, Miss = 200, Miss_rate = 0.017, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[26]: Access = 13681, Miss = 198, Miss_rate = 0.014, Pending_hits = 33, Reservation_fails = 16
L2_cache_bank[27]: Access = 12681, Miss = 198, Miss_rate = 0.016, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[28]: Access = 11155, Miss = 198, Miss_rate = 0.018, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[29]: Access = 12670, Miss = 196, Miss_rate = 0.015, Pending_hits = 40, Reservation_fails = 7
L2_cache_bank[30]: Access = 13589, Miss = 197, Miss_rate = 0.014, Pending_hits = 33, Reservation_fails = 5
L2_cache_bank[31]: Access = 11640, Miss = 195, Miss_rate = 0.017, Pending_hits = 43, Reservation_fails = 0
L2_total_cache_accesses = 330522
L2_total_cache_misses = 6378
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 1413
L2_total_cache_reservation_fails = 791
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 685
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 106
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=472992
icnt_total_pkts_simt_to_mem=874251
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 661040
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1347228
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000245972
	minimum = 0 (at node 0)
	maximum = 0.00578035 (at node 7)
Accepted packet rate average = 0.000245972
	minimum = 0 (at node 0)
	maximum = 0.00578035 (at node 7)
Injected flit rate average = 0.000614931
	minimum = 0 (at node 0)
	maximum = 0.0115607 (at node 25)
Accepted flit rate average= 0.000614931
	minimum = 0 (at node 0)
	maximum = 0.0211946 (at node 7)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.0262 (10 samples)
	minimum = 6 (10 samples)
	maximum = 100.8 (10 samples)
Network latency average = 13.041 (10 samples)
	minimum = 6 (10 samples)
	maximum = 85.8 (10 samples)
Flit latency average = 12.4708 (10 samples)
	minimum = 6 (10 samples)
	maximum = 82.2 (10 samples)
Fragmentation average = 2.57036e-05 (10 samples)
	minimum = 0 (10 samples)
	maximum = 9.5 (10 samples)
Injected packet rate average = 0.0281145 (10 samples)
	minimum = 0.0134632 (10 samples)
	maximum = 0.0657379 (10 samples)
Accepted packet rate average = 0.0281145 (10 samples)
	minimum = 0.0134632 (10 samples)
	maximum = 0.0657379 (10 samples)
Injected flit rate average = 0.0684446 (10 samples)
	minimum = 0.0277187 (10 samples)
	maximum = 0.201788 (10 samples)
Accepted flit rate average = 0.0684446 (10 samples)
	minimum = 0.0350658 (10 samples)
	maximum = 0.154578 (10 samples)
Injected packet size average = 2.43449 (10 samples)
Accepted packet size average = 2.43449 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 18 sec (138 sec)
gpgpu_simulation_rate = 144328 (inst/sec)
gpgpu_simulation_rate = 2667 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success

GPGPU-Sim PTX: cudaLaunch for 0x0x406510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11ReLUForwardIfEviPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z11ReLUForwardIfEviPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,368076)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (925,368076), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z11ReLUForwardIfEviPKT_PS0_' finished on shader 10.
kernel_name = _Z11ReLUForwardIfEviPKT_PS0_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 926
gpu_sim_insn = 13620
gpu_ipc =      14.7084
gpu_tot_sim_cycle = 369002
gpu_tot_sim_insn = 19930937
gpu_tot_ipc =      54.0131
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1856
gpu_stall_icnt2sh    = 43887
gpu_total_sim_rate=144427

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394936
	L1I_total_cache_misses = 2499
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 43812, Miss = 22376, Miss_rate = 0.511, Pending_hits = 3640, Reservation_fails = 49229
	L1D_cache_core[1]: Access = 45339, Miss = 23131, Miss_rate = 0.510, Pending_hits = 3301, Reservation_fails = 44814
	L1D_cache_core[2]: Access = 46916, Miss = 23616, Miss_rate = 0.503, Pending_hits = 3227, Reservation_fails = 46876
	L1D_cache_core[3]: Access = 45368, Miss = 23155, Miss_rate = 0.510, Pending_hits = 3263, Reservation_fails = 45314
	L1D_cache_core[4]: Access = 47733, Miss = 24798, Miss_rate = 0.520, Pending_hits = 3315, Reservation_fails = 44700
	L1D_cache_core[5]: Access = 44914, Miss = 22369, Miss_rate = 0.498, Pending_hits = 3717, Reservation_fails = 44037
	L1D_cache_core[6]: Access = 33794, Miss = 17043, Miss_rate = 0.504, Pending_hits = 2786, Reservation_fails = 30021
	L1D_cache_core[7]: Access = 35312, Miss = 17928, Miss_rate = 0.508, Pending_hits = 2799, Reservation_fails = 29577
	L1D_cache_core[8]: Access = 36036, Miss = 18442, Miss_rate = 0.512, Pending_hits = 2764, Reservation_fails = 25700
	L1D_cache_core[9]: Access = 36679, Miss = 18993, Miss_rate = 0.518, Pending_hits = 2767, Reservation_fails = 35330
	L1D_cache_core[10]: Access = 45394, Miss = 23163, Miss_rate = 0.510, Pending_hits = 3285, Reservation_fails = 43945
	L1D_cache_core[11]: Access = 45098, Miss = 23146, Miss_rate = 0.513, Pending_hits = 3293, Reservation_fails = 45437
	L1D_cache_core[12]: Access = 46018, Miss = 23136, Miss_rate = 0.503, Pending_hits = 3299, Reservation_fails = 44748
	L1D_cache_core[13]: Access = 45325, Miss = 22634, Miss_rate = 0.499, Pending_hits = 3745, Reservation_fails = 43593
	L1D_cache_core[14]: Access = 45153, Miss = 23159, Miss_rate = 0.513, Pending_hits = 3687, Reservation_fails = 47836
	L1D_total_cache_accesses = 642891
	L1D_total_cache_misses = 327089
	L1D_total_cache_miss_rate = 0.5088
	L1D_total_cache_pending_hits = 48888
	L1D_total_cache_reservation_fails = 621157
	L1D_cache_data_port_util = 0.101
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 7993
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 183660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7545
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 437497
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392437
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2499
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5238, 5238, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22773824
gpgpu_n_tot_w_icount = 711682
gpgpu_n_stall_shd_mem = 1055446
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35450
gpgpu_n_mem_write_global = 294913
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894604
gpgpu_n_store_insn = 1963388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1055446
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1381773	W0_Idle:274121	W0_Scoreboard:2915780	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592939
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 283600 {8:35450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19760680 {40:162609,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4821200 {136:35450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359304 {8:294913,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 644 
averagemflatency = 182 
max_icnt2mem_latency = 287 
max_icnt2sh_latency = 369001 
mrq_lat_table:3572 	1957 	1779 	411 	341 	47 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	328094 	2256 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23656 	47938 	192003 	66899 	58 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17276 	13187 	4234 	760 	8 	0 	0 	0 	178 	271 	10160 	21753 	45808 	122829 	93402 	512 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	731 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38         0         4         6         2         0         2         0         0         0         0         0         0         0 
dram[1]:        34        34        38        36         4         6         2         0         2         1         0         0         0         0         0         0 
dram[2]:        34        34        38        36         4         6         2         0         2         2         0         0         0         0         0         0 
dram[3]:        34        34        38         0         4         6         2         0         2         2         0         0         0         0         0         0 
dram[4]:        34        34        38        36         4         6         2         0         2         2         0         0         0         0         0         0 
dram[5]:        34        34        38         0         4         6         2         0         2         2         0         0         0         0         0         0 
dram[6]:        18        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[7]:        16        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[8]:        20        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[9]:        36        34        38        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[10]:        36        36         0        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[11]:        28        36        36         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[12]:        28        36        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[13]:        36        35         1         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[14]:        36        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[15]:        36        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[16]:        36        34         0         0         4         6         0         0         2         2         0         0         0         0         0         0 
dram[17]:        36        34        36        38         5         6         0         0         2         2         0         0         0         0         0         0 
dram[18]:        36        34        36        38         6         6         0         0         2         2         0         0         0         0         0         0 
dram[19]:        36        34        36        38         6         6         0         0         2         2         0         0         0         0         0         0 
dram[20]:        36        34        36        38         6         6         0         0         0         2         0         0         0         0         0         0 
dram[21]:        36        32         0        38         6         6         0         0         0         2         0         0         0         0         0         0 
dram[22]:        36        32         0        38         6         6         0         0         0         2         0         0         0         0         0         0 
dram[23]:        28        32         0        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[24]:        28        32         0        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[25]:        28        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[26]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[27]:        36        32         0        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[28]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[29]:        36        32         0        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[30]:        36        32         0        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[31]:        36        32         0        36         6         6         0         0         0         2         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:    160454    141438      1942      1904       930       901      1939      1756     25993     53428     71854     62304     89344     98908    117246    116374 
dram[1]:    141248    140629    167745    168659       951       870      1959      1770     33172     34074     61436     60567     98067     88478    115508    125115 
dram[2]:    139545    149449    167748    166914       950       869      1955      1802     41904     32329     59701     60566     87607     86741    132926    114636 
dram[3]:    157006    138871    165849      2056       982       882      1928      1901     31412     49762     68470     58827     85868     95525    113771    112899 
dram[4]:    137716    137122    164214    165136       900      2660      1926      1978     29655     30585     57960     57092     94683     85003    112032    121734 
dram[5]:    135953    146051    164215      1918       895       908      1935      1569     38504     28823     56225     57091     84132     83266    129556    111160 
dram[6]:    154750    144334      1960      1914       890       904      1327      1607     27919     46376     65087     55352     82392     92142    110296    128714 
dram[7]:    144302    161689      2242      2079       886       911      1364      1682     26185     27078     54484     72911     91300     90436    117463    118328 
dram[8]:    142531    142571      2170      2068       911       926      1352      1668     35132     34300     80697     62529     89561     99125    126174    116591 
dram[9]:    150022    140815    167748      2572       905       924      1387      1746     33382     43002     61654     60788     87825     88693    115725    125332 
dram[10]:    139469    158380      2146    166470       920       933      1383       358     50779     32558     59917     69528     87824     86958    113988    114853 
dram[11]:    137940    139135    165871      2607       933       891      1041     13679     31624     30808     77331     59051     86085     95743    122791    113116 
dram[12]:    146882    136746    164173    164658       932      5781      1035      3336     29879     39596     58177     57313     84350     85218    112249    121949 
dram[13]:    135938    153717      1309      2667       964       884      1109      1640     47397     29044     56442     66146     84349     83483    110513    111377 
dram[14]:    153560    143304      2206      2726       957       878      1105     10311     28115     27308     73961     55575     82608     92358    119409    118547 
dram[15]:    143141    141505      2308      2777       972       895      1056      8622     26369     36228     54702     81753    100182     90652    117678    118545 
dram[16]:    141339    150263      2295      2823       922       891      1050     17261     43995     34527     61871     62746     89786    107969    126391    116806 
dram[17]:    150458    139718    169767      2607       916       912      1079      6930     33320     43206     70578     61003     88046     88911    115942    115072 
dram[18]:    139535    137865      2253    166625       870       919      1075       367     31679     32734     60134     78387     96801     87175    114203    115070 
dram[19]:    137762    146648    166041    164902       869       916      1094     13894     40485     30986     58393     59268     86308    104604    123007    113331 
dram[20]:    146652    135941    164754      2674       859       943      1091      3553     30446     39800     67197     57528     84570     85435    112465    111595 
dram[21]:    135987    154398      1864      2720       855       937      1126      1855     28700     29265     56658     75017     93416     83700    110728    111593 
dram[22]:    143205    143401      1859      2777       869       951      1122     10528     37580     27521     54918     55792     82833    101233    119626    118767 
dram[23]:    143928    141621      1892      2833       874       878      1067      8838     26950     36438     63813     62962    109025     90868    117895    127448 
dram[24]:    142180    150309      1879      2885       886       874      1063     26080     44575     34718     62088     71637     90002     89128    135234    117031 
dram[25]:    140453    139801    168466      2558       886       890      1242      7148     34160     32972     70795     61220     88261     97851    116158    115292 
dram[26]:    140028    138011    166722    166882       897       863      1226      5453     32412     32976     60349     59485    105660     87391    114420    124065 
dram[27]:    137825    146754      1910    165116       911       862      1117     22724     41185     31232     58610     68254     86525     85651    131870    113555 
dram[28]:    136066    136081    164935      2607       916       895      1113      3770     30663     29489     67412     57745     84786     94466    112682    111815 
dram[29]:    136058    162291      1884      2684       924       891      1647      2072     28916     29491     56874     56008    102290     83916    110945    120683 
dram[30]:    143267    144114      1880      2794       887       928      1679     19361     37797     27726     55135     64871     83050    101448    128498    118983 
dram[31]:    151971    141702      2037      2825       884       924      1692       370     27167     45324     64029     63179     90219     91085    118111    136290 
average row accesses per activate:
dram[0]: 18.000000 19.500000 20.000000 36.000000 17.000000 19.000000  2.500000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000 
dram[1]: 18.500000 17.500000 19.500000 18.500000 17.000000 19.000000  3.500000  6.000000  1.500000  2.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000 
dram[2]: 18.000000 18.000000 19.500000 18.500000 17.000000 19.000000  3.500000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000 
dram[3]: 17.500000 18.500000 20.000000 36.000000 17.000000 19.000000  3.000000  7.000000  2.500000  1.500000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000 
dram[4]: 18.500000 17.500000 19.500000 18.500000 17.000000 19.000000  3.500000  6.000000  1.500000  2.500000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000 
dram[5]: 18.000000 18.500000 19.500000 36.000000 17.000000 19.000000  3.500000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000 
dram[6]:  9.500000 18.000000 38.000000 36.000000 17.000000 19.000000  4.000000  7.000000  2.500000  1.500000  2.000000  3.000000  2.000000  3.000000  3.000000  2.000000 
dram[7]:  9.250000 17.500000 38.000000 36.000000 17.000000 19.000000  5.000000  5.000000  1.500000  3.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000 
dram[8]:  9.750000 18.500000 38.000000 36.000000 17.000000 19.000000  4.000000  6.000000  2.500000  2.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000 
dram[9]: 19.500000 18.000000 19.500000 19.500000 17.000000 19.000000  4.000000  4.000000  2.000000  2.500000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000 
dram[10]: 19.500000 18.500000 36.000000 19.500000 17.000000 18.000000  6.000000  3.000000  1.500000  2.500000  2.000000  2.000000  3.000000  1.000000  2.000000  4.000000 
dram[11]:  9.750000 19.500000 18.500000 38.000000 17.000000 18.000000  4.000000  2.000000  2.500000  2.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000 
dram[12]: 10.250000 19.000000 12.666667 19.500000 17.000000 18.000000  4.000000  2.000000  2.000000  2.500000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000 
dram[13]: 13.333333 18.500000 18.500000 38.000000 17.000000 18.000000  6.000000  2.000000  1.500000  2.500000  2.000000  2.000000  3.000000  1.000000  2.000000  4.000000 
dram[14]: 13.333333 18.000000 36.000000 38.000000 17.000000 18.000000  4.000000  2.000000  2.500000  2.000000  1.000000  3.000000  3.000000  3.000000  3.000000  2.000000 
dram[15]: 14.000000 18.000000 36.000000 38.000000 17.000000 18.000000  4.000000  1.000000  2.000000  3.000000  4.000000  1.000000  2.000000  2.000000  1.000000  3.000000 
dram[16]: 13.333333 18.000000 36.000000 38.000000 17.000000 19.000000  5.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000 
dram[17]: 19.000000 18.000000 13.000000 21.000000 17.500000 19.000000  4.000000  3.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000 
dram[18]: 20.000000 18.000000 18.500000 21.500000 18.000000 19.000000  5.000000  3.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  1.000000  3.000000 
dram[19]: 19.000000 18.000000 18.500000 21.500000 18.000000 19.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000 
dram[20]: 19.000000 18.000000 18.500000 21.000000 18.000000 19.000000  4.000000  5.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000 
dram[21]: 20.000000 17.000000 36.000000 21.000000 18.000000 19.000000  5.000000  3.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  1.000000  4.000000 
dram[22]: 19.000000 17.500000 36.000000 21.000000 18.000000 19.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  3.000000  3.000000  1.000000 
dram[23]: 10.250000 16.500000 36.000000 20.000000 18.000000 19.000000  3.000000  4.000000  2.000000  2.500000  4.000000  2.000000  1.000000  3.000000  2.000000  2.000000 
dram[24]: 10.250000 17.000000 36.000000 20.000000 18.000000 19.000000  5.000000  3.000000  2.000000  2.500000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000 
dram[25]: 10.000000 17.500000 18.500000 19.000000 18.000000 19.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000 
dram[26]: 19.500000 16.500000 18.500000 19.500000 18.000000 19.000000  4.000000  4.000000  1.000000  2.500000  4.000000  2.000000  1.000000  3.000000  2.000000  2.000000 
dram[27]: 13.666667 17.000000 36.000000 19.500000 18.000000 19.000000  5.000000  3.000000  2.000000  2.500000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000 
dram[28]: 19.000000 17.500000 18.500000 19.000000 18.000000 19.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000 
dram[29]: 20.000000 16.500000 36.000000 19.000000 17.000000 19.000000  6.000000  4.000000  1.000000  2.500000  4.000000  2.000000  1.000000  3.000000  2.000000  3.000000 
dram[30]: 18.500000 17.500000 36.000000 19.000000 19.000000 19.000000  7.000000  2.000000  2.000000  2.500000  2.000000  3.000000  3.000000  2.000000  3.000000  2.000000 
dram[31]: 19.000000 17.000000 36.000000 19.000000 19.000000 19.000000  4.000000  4.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000  3.000000  1.000000 
average row locality = 8108/758 = 10.696570
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29        22        20        34        36         5         5         6         1         2         3         2         2         3         2 
dram[1]:        29        27        21        21        34        36         7         4         3         4         3         2         2         2         2         3 
dram[2]:        28        28        21        21        34        36         7         3         4         4         1         3         4         2         1         3 
dram[3]:        27        29        22        20        34        36         6         5         5         3         2         3         2         2         3         2 
dram[4]:        29        27        21        21        34        36         7         4         3         5         3         2         2         2         2         3 
dram[5]:        28        29        21        20        34        36         7         3         4         4         1         3         4         2         1         3 
dram[6]:        30        28        20        20        34        36         4         5         5         3         2         3         2         3         3         2 
dram[7]:        29        27        20        20        34        36         5         3         3         6         3         2         3         1         2         4 
dram[8]:        29        29        20        20        34        36         4         4         5         4         1         3         3         2         2         2 
dram[9]:        29        28        21        21        34        36         4         3         4         5         3         1         2         3         2         2 
dram[10]:        29        29        20        21        34        35         6         3         3         5         2         2         3         1         2         4 
dram[11]:        29        31        21        20        34        36         4         2         5         4         1         3         3         2         2         2 
dram[12]:        31        30        22        21        34        36         4         2         4         5         3         1         2         3         2         2 
dram[13]:        30        29        21        20        34        36         6         2         3         5         2         2         3         1         2         4 
dram[14]:        30        28        20        20        34        36         4         2         5         4         1         3         3         3         3         2 
dram[15]:        32        28        20        20        34        36         4         1         4         6         4         1         2         2         1         3 
dram[16]:        30        28        20        20        34        38         5         2         4         4         2         3         3         1         2         3 
dram[17]:        28        28        23        22        35        38         4         3         4         4         3         2         1         3         3         2 
dram[18]:        30        28        21        23        36        38         5         3         4         6         3         1         2         2         1         3 
dram[19]:        28        28        21        23        36        38         5         4         4         4         2         3         3         1         2         3 
dram[20]:        28        28        21        22        36        38         4         5         2         4         3         2         1         3         3         2 
dram[21]:        30        28        20        22        36        38         5         3         2         6         3         1         2         2         1         4 
dram[22]:        28        29        20        22        36        38         5         4         2         4         2         3         3         3         3         1 
dram[23]:        31        27        20        20        36        38         3         4         2         5         4         2         1         3         2         2 
dram[24]:        31        28        20        20        36        38         5         3         2         5         2         2         3         2         1         3 
dram[25]:        30        29        21        20        36        38         3         5         3         4         2         2         2         3         3         1 
dram[26]:        29        27        21        21        36        38         4         4         1         5         4         2         1         3         2         2 
dram[27]:        31        28        20        21        36        38         5         3         2         5         2         2         3         2         1         3 
dram[28]:        28        29        21        20        36        38         3         5         3         4         2         2         2         3         3         1 
dram[29]:        30        27        20        20        34        38         4         4         1         5         4         2         1         3         2         3 
dram[30]:        27        29        20        20        36        38         5         2         2         5         2         3         3         2         3         2 
dram[31]:        28        28        20        20        36        38         2         4         3         4         3         1         2         4         3         1 
total reads: 6412
bank skew: 38/1 = 38.00
chip skew: 206/197 = 1.05
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4731      2744       104        99     29851     28435       632       122       965       177       173       177       174       173       172       173
dram[1]:       4476      2954       101       109     35284     27801       466       115      1507       217       172       176       174       173       174       175
dram[2]:       4536      3107       101       109     28837      2002       485       103      1496       922       178       172       172       174       177       174
dram[3]:       4058      3548        97       104     24996      1868       561       123      1331      1433       173       176       174       173       171       174
dram[4]:       3747      2404        97        99     29712      1768       505       116      1463       936       171       176       173       173       173       174
dram[5]:       4008      2860       101       104     29120      1788       432       103      1599      1108       178       172       173       176       177       172
dram[6]:       4266      2648       102       103     26913      1939       180       124      1400      1686       173       176       173       171       172       173
dram[7]:       3631      2874        92       102     32042      1922       179       102      1721       883       172       173       172       177       176       173
dram[8]:       3335      2153        90       100     32041      1986       181       114      1190      1066       177       172       177       173       173       173
dram[9]:       3283      2873        99        93     25643      1859       178       128      1625      1014       172       177       175       172       173       173
dram[10]:       3200      3576       100        95     30647      2126       176     37599      1455       930       173       173       172       178       173       173
dram[11]:       3104      3293       100        90     30092      2093       201       173       871       914       178       172       177       174       173       173
dram[12]:       3230      3343       222        97     29383      2041       180       173      1339      1044       172       177       176       172       173       173
dram[13]:       3428      3839       217        94     32147      1996       187       176      1519      1041       173       173       172       178       176       172
dram[14]:       2765      3849       101        93     32033      2198       199       173      1123      1099       178       172       177       172       172       175
dram[15]:       2649      3477        97        90     26024      2153       197       178      1738       851       173       178       173       174       177       172
dram[16]:       4054      3882        96        92     31064     22382       196       173      1296      1160       173       172       172       177       173       177
dram[17]:       3763      3957       319        91     29802     26590       193       172      1234      1031       174       173       177       172       172       176
dram[18]:       3654      4163       155        93     24801     25683       190       172      1292       854       173       178       173       173       177       171
dram[19]:       3555      4499       103        95     30632     25963       206       175      1029      1408       173       172       171       177       173       176
dram[20]:       3314      3311       108        92     30493     28883       219       171       173      1199       174       173       177       172       172       176
dram[21]:       3575      3571       103        93     24641     28349       214       172       176       796       174       178       173       173       177       172
dram[22]:       3472      3873        99        93     26767     23026       218       171       173      1310       173       172       172       174       171       177
dram[23]:       3294      4082       102        86     31353     26489       223       171       173       842       173       176       177       173       173       173
dram[24]:       3162      3516       104        86     26501     25838       183       172       173       919       173       173       172       173       178       171
dram[25]:       3451      3904       104        91     27855     22621       197       171       172      1326       173       173       173       174       172       177
dram[26]:       3416      4283       112        92     32486     28457       192       171       178      1094       172       173       177       174       173       173
dram[27]:       2934      3721       101        93     27301     28452       206       172       173       873       174       173       172       173       177       172
dram[28]:       3118      3860       103        92     24350     22810       235       171       172      1310       173       173       173       174       172       177
dram[29]:       3278      3691        96        92     30757     25124       115       171       177       999       173       176       178       172       173       171
dram[30]:       2931      4022        98        92     26946     29032       123       174       173       843       174       171       172       173       175       174
dram[31]:       2578      4361       106        93     24101     25336        94       172       172      1277       172       178       176       173       174       178
maximum mf latency per bank:
dram[0]:        410       327       356       245       379       381       247       175       379       177       177       185       178       177       177       177
dram[1]:        350       403       370       414       308       309       257       183       344       199       178       182       178       177       178       178
dram[2]:        281       346       378       422       402       343       235       174       402       259       178       177       177       178       177       178
dram[3]:        343       353       238       301       308       305       252       185       459       285       178       184       178       177       177       178
dram[4]:        283       346       276       229       325       340       259       186       333       281       177       182       178       177       178       177
dram[5]:        285       328       368       304       320       318       223       174       434       336       178       177       177       178       177       177
dram[6]:        386       336       376       312       246       288       197       190       447       343       178       184       177       177       178       177
dram[7]:        369       407       234       267       277       319       197       173       418       314       177       178       177       177       177       178
dram[8]:        264       275       190       287       312       332       197       176       370       280       177       178       185       177       177       177
dram[9]:        293       268       289       199       466       332       191       174       417       321       179       177       182       177       178       178
dram[10]:        381       413       236       271       348       349       195       177       346       302       177       177       177       178       177       178
dram[11]:        322       315       247       202       373       358       251       177       271       250       178       178       184       179       177       177
dram[12]:        364       336       406       277       398       400       195       178       345       311       177       177       182       177       177       177
dram[13]:        396       407       413       277       408       361       252       177       356       348       177       177       177       178       177       177
dram[14]:        310       314       259       225       384       309       260       178       399       332       178       177       185       178       178       182
dram[15]:        287       324       229       189       328       317       253       178       415       323       179       178       177       178       177       177
dram[16]:        323       351       205       210       610       475       261       178       380       312       178       177       177       177       177       184
dram[17]:        403       343       457       222       475       434       241       177       336       280       178       177       177       179       177       182
dram[18]:        290       321       323       217       307       280       249       178       275       310       177       178       178       177       177       177
dram[19]:        396       349       275       235       343       340       280       185       222       339       178       178       177       177       178       183
dram[20]:        293       305       241       250       401       407       288       178       178       347       177       177       177       177       178       183
dram[21]:        279       312       277       232       424       397       292       177       177       293       178       178       177       177       177       178
dram[22]:        275       320       280       223       637       644       300       178       177       321       178       177       178       177       177       177
dram[23]:        365       415       286       187       548       538       282       177       178       247       178       178       177       177       177       177
dram[24]:        373       403       283       191       403       360       224       178       177       337       177       177       178       177       178       177
dram[25]:        288       330       367       218       450       379       211       179       178       348       178       177       177       177       178       177
dram[26]:        473       423       341       195       301       281       215       178       178       356       177       177       177       178       177       177
dram[27]:        316       364       247       195       300       317       284       177       178       349       178       177       177       178       177       178
dram[28]:        314       345       247       217       349       281       292       177       177       367       177       177       177       178       178       177
dram[29]:        303       349       236       215       503       377       182       177       177       308       177       178       178       178       177       177
dram[30]:        376       397       245       226       301       306       181       178       177       281       178       177       177       177       178       178
dram[31]:        455       532       308       230       402       389       196       183       177       341       177       178       178       177       178       178

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280422 n_act=24 n_pre=8 n_req=256 n_rd=400 n_write=112 bw_util=0.003645
n_activity=2448 dram_eff=0.4183
bk0: 56a 280712i bk1: 58a 280672i bk2: 44a 280587i bk3: 40a 280624i bk4: 68a 280811i bk5: 72a 280773i bk6: 10a 280926i bk7: 10a 280914i bk8: 12a 280923i bk9: 2a 280952i bk10: 4a 280946i bk11: 6a 280940i bk12: 4a 280946i bk13: 4a 280952i bk14: 6a 280947i bk15: 4a 280954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00143434
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280424 n_act=25 n_pre=9 n_req=254 n_rd=400 n_write=108 bw_util=0.003616
n_activity=2398 dram_eff=0.4237
bk0: 58a 280701i bk1: 54a 280673i bk2: 42a 280572i bk3: 42a 280553i bk4: 68a 280813i bk5: 72a 280774i bk6: 14a 280915i bk7: 8a 280911i bk8: 6a 280933i bk9: 8a 280932i bk10: 6a 280943i bk11: 4a 280949i bk12: 4a 280950i bk13: 4a 280951i bk14: 4a 280951i bk15: 6a 280949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177957
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280424 n_act=25 n_pre=9 n_req=254 n_rd=400 n_write=108 bw_util=0.003616
n_activity=2409 dram_eff=0.4218
bk0: 56a 280709i bk1: 56a 280682i bk2: 42a 280562i bk3: 42a 280541i bk4: 68a 280811i bk5: 72a 280780i bk6: 14a 280921i bk7: 6a 280924i bk8: 8a 280931i bk9: 8a 280928i bk10: 2a 280949i bk11: 6a 280946i bk12: 8a 280942i bk13: 4a 280951i bk14: 2a 280955i bk15: 6a 280949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00164433
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280424 n_act=24 n_pre=8 n_req=255 n_rd=402 n_write=108 bw_util=0.00363
n_activity=2423 dram_eff=0.421
bk0: 54a 280719i bk1: 58a 280677i bk2: 44a 280609i bk3: 40a 280585i bk4: 68a 280810i bk5: 72a 280763i bk6: 12a 280923i bk7: 10a 280908i bk8: 10a 280929i bk9: 6a 280934i bk10: 4a 280944i bk11: 6a 280938i bk12: 4a 280948i bk13: 4a 280952i bk14: 6a 280949i bk15: 4a 280954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00171551
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280422 n_act=25 n_pre=9 n_req=255 n_rd=402 n_write=108 bw_util=0.00363
n_activity=2415 dram_eff=0.4224
bk0: 58a 280711i bk1: 54a 280696i bk2: 42a 280578i bk3: 42a 280630i bk4: 68a 280807i bk5: 72a 280776i bk6: 14a 280917i bk7: 8a 280911i bk8: 6a 280936i bk9: 10a 280927i bk10: 6a 280943i bk11: 4a 280947i bk12: 4a 280946i bk13: 4a 280950i bk14: 4a 280951i bk15: 6a 280948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00157314
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280426 n_act=24 n_pre=8 n_req=254 n_rd=400 n_write=108 bw_util=0.003616
n_activity=2417 dram_eff=0.4204
bk0: 56a 280720i bk1: 58a 280704i bk2: 42a 280600i bk3: 40a 280619i bk4: 68a 280812i bk5: 72a 280770i bk6: 14a 280920i bk7: 6a 280925i bk8: 8a 280932i bk9: 8a 280930i bk10: 2a 280950i bk11: 6a 280945i bk12: 8a 280941i bk13: 4a 280950i bk14: 2a 280955i bk15: 6a 280950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00125638
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280426 n_act=24 n_pre=8 n_req=254 n_rd=400 n_write=108 bw_util=0.003616
n_activity=2418 dram_eff=0.4202
bk0: 60a 280705i bk1: 56a 280696i bk2: 40a 280585i bk3: 40a 280636i bk4: 68a 280814i bk5: 72a 280766i bk6: 8a 280941i bk7: 10a 280896i bk8: 10a 280929i bk9: 6a 280936i bk10: 4a 280945i bk11: 6a 280941i bk12: 4a 280949i bk13: 6a 280948i bk14: 6a 280950i bk15: 4a 280957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00172975
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280430 n_act=24 n_pre=8 n_req=252 n_rd=396 n_write=108 bw_util=0.003588
n_activity=2381 dram_eff=0.4234
bk0: 58a 280701i bk1: 54a 280695i bk2: 40a 280611i bk3: 40a 280590i bk4: 68a 280806i bk5: 72a 280768i bk6: 10a 280933i bk7: 6a 280921i bk8: 6a 280935i bk9: 12a 280922i bk10: 6a 280943i bk11: 4a 280948i bk12: 6a 280945i bk13: 2a 280955i bk14: 4a 280954i bk15: 8a 280946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00158382
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280426 n_act=24 n_pre=8 n_req=254 n_rd=396 n_write=112 bw_util=0.003616
n_activity=2424 dram_eff=0.4191
bk0: 58a 280656i bk1: 58a 280703i bk2: 40a 280608i bk3: 40a 280619i bk4: 68a 280813i bk5: 72a 280762i bk6: 8a 280941i bk7: 8a 280912i bk8: 10a 280930i bk9: 8a 280932i bk10: 2a 280950i bk11: 6a 280945i bk12: 6a 280945i bk13: 4a 280951i bk14: 4a 280952i bk15: 4a 280952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153755
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280424 n_act=24 n_pre=8 n_req=255 n_rd=396 n_write=114 bw_util=0.00363
n_activity=2421 dram_eff=0.4213
bk0: 58a 280679i bk1: 56a 280695i bk2: 42a 280557i bk3: 42a 280591i bk4: 68a 280811i bk5: 72a 280775i bk6: 8a 280943i bk7: 6a 280928i bk8: 8a 280934i bk9: 10a 280926i bk10: 6a 280942i bk11: 2a 280952i bk12: 4a 280949i bk13: 6a 280946i bk14: 4a 280953i bk15: 4a 280952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00177602
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280432 n_act=23 n_pre=7 n_req=252 n_rd=398 n_write=106 bw_util=0.003588
n_activity=2367 dram_eff=0.4259
bk0: 58a 280665i bk1: 58a 280687i bk2: 40a 280602i bk3: 42a 280595i bk4: 68a 280804i bk5: 70a 280792i bk6: 12a 280935i bk7: 6a 280951i bk8: 6a 280940i bk9: 10a 280927i bk10: 4a 280946i bk11: 4a 280948i bk12: 6a 280944i bk13: 2a 280954i bk14: 4a 280952i bk15: 8a 280943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00145925
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280430 n_act=25 n_pre=9 n_req=251 n_rd=398 n_write=104 bw_util=0.003573
n_activity=2369 dram_eff=0.4238
bk0: 58a 280666i bk1: 62a 280665i bk2: 42a 280611i bk3: 40a 280576i bk4: 68a 280808i bk5: 72a 280796i bk6: 8a 280933i bk7: 4a 280952i bk8: 10a 280930i bk9: 8a 280933i bk10: 2a 280952i bk11: 6a 280945i bk12: 6a 280945i bk13: 4a 280951i bk14: 4a 280951i bk15: 4a 280954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00163365
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280420 n_act=27 n_pre=11 n_req=254 n_rd=404 n_write=104 bw_util=0.003616
n_activity=2413 dram_eff=0.4211
bk0: 62a 280664i bk1: 60a 280701i bk2: 44a 280576i bk3: 42a 280601i bk4: 68a 280803i bk5: 72a 280796i bk6: 8a 280934i bk7: 4a 280951i bk8: 8a 280932i bk9: 10a 280926i bk10: 6a 280942i bk11: 2a 280952i bk12: 4a 280952i bk13: 6a 280950i bk14: 4a 280955i bk15: 4a 280956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161585
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280430 n_act=24 n_pre=8 n_req=252 n_rd=400 n_write=104 bw_util=0.003588
n_activity=2408 dram_eff=0.4186
bk0: 60a 280660i bk1: 58a 280699i bk2: 42a 280617i bk3: 40a 280607i bk4: 68a 280811i bk5: 72a 280804i bk6: 12a 280932i bk7: 4a 280954i bk8: 6a 280941i bk9: 10a 280928i bk10: 4a 280947i bk11: 4a 280947i bk12: 6a 280943i bk13: 2a 280954i bk14: 4a 280952i bk15: 8a 280944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150196
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280436 n_act=23 n_pre=7 n_req=250 n_rd=396 n_write=104 bw_util=0.003559
n_activity=2358 dram_eff=0.4241
bk0: 60a 280672i bk1: 56a 280705i bk2: 40a 280615i bk3: 40a 280591i bk4: 68a 280807i bk5: 72a 280798i bk6: 8a 280941i bk7: 4a 280952i bk8: 10a 280931i bk9: 8a 280934i bk10: 2a 280951i bk11: 6a 280944i bk12: 6a 280943i bk13: 6a 280946i bk14: 6a 280947i bk15: 4a 280953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00188635
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280436 n_act=23 n_pre=7 n_req=250 n_rd=396 n_write=104 bw_util=0.003559
n_activity=2350 dram_eff=0.4255
bk0: 64a 280656i bk1: 56a 280688i bk2: 40a 280614i bk3: 40a 280611i bk4: 68a 280816i bk5: 72a 280802i bk6: 8a 280936i bk7: 2a 280954i bk8: 8a 280933i bk9: 12a 280922i bk10: 8a 280941i bk11: 2a 280953i bk12: 4a 280950i bk13: 4a 280949i bk14: 2a 280953i bk15: 6a 280950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00125282
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280434 n_act=23 n_pre=7 n_req=251 n_rd=398 n_write=104 bw_util=0.003573
n_activity=2367 dram_eff=0.4242
bk0: 60a 280673i bk1: 56a 280705i bk2: 40a 280639i bk3: 40a 280602i bk4: 68a 280817i bk5: 76a 280783i bk6: 10a 280929i bk7: 4a 280948i bk8: 8a 280929i bk9: 8a 280928i bk10: 4a 280945i bk11: 6a 280944i bk12: 6a 280949i bk13: 2a 280957i bk14: 4a 280952i bk15: 6a 280946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150196
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280418 n_act=25 n_pre=9 n_req=257 n_rd=406 n_write=108 bw_util=0.003659
n_activity=2431 dram_eff=0.4229
bk0: 56a 280667i bk1: 56a 280722i bk2: 46a 280614i bk3: 44a 280552i bk4: 70a 280803i bk5: 76a 280768i bk6: 8a 280939i bk7: 6a 280945i bk8: 8a 280931i bk9: 8a 280931i bk10: 6a 280938i bk11: 4a 280946i bk12: 2a 280954i bk13: 6a 280948i bk14: 6a 280951i bk15: 4a 280956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00166212
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280414 n_act=24 n_pre=8 n_req=260 n_rd=412 n_write=108 bw_util=0.003702
n_activity=2445 dram_eff=0.4254
bk0: 60a 280665i bk1: 56a 280696i bk2: 42a 280635i bk3: 46a 280549i bk4: 72a 280798i bk5: 76a 280789i bk6: 10a 280936i bk7: 6a 280946i bk8: 8a 280932i bk9: 12a 280920i bk10: 6a 280945i bk11: 2a 280953i bk12: 4a 280948i bk13: 4a 280947i bk14: 2a 280954i bk15: 6a 280952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00185788
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280416 n_act=24 n_pre=8 n_req=259 n_rd=410 n_write=108 bw_util=0.003687
n_activity=2418 dram_eff=0.4285
bk0: 56a 280670i bk1: 56a 280697i bk2: 42a 280608i bk3: 46a 280495i bk4: 72a 280801i bk5: 76a 280791i bk6: 10a 280927i bk7: 8a 280940i bk8: 8a 280931i bk9: 8a 280930i bk10: 4a 280946i bk11: 6a 280944i bk12: 6a 280948i bk13: 2a 280954i bk14: 4a 280950i bk15: 6a 280945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00173686
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280424 n_act=23 n_pre=7 n_req=256 n_rd=404 n_write=108 bw_util=0.003645
n_activity=2404 dram_eff=0.426
bk0: 56a 280676i bk1: 56a 280713i bk2: 42a 280595i bk3: 44a 280526i bk4: 72a 280805i bk5: 76a 280792i bk6: 8a 280932i bk7: 10a 280938i bk8: 4a 280951i bk9: 8a 280932i bk10: 6a 280940i bk11: 4a 280945i bk12: 2a 280952i bk13: 6a 280946i bk14: 6a 280949i bk15: 4a 280955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00184364
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280428 n_act=22 n_pre=6 n_req=255 n_rd=406 n_write=104 bw_util=0.00363
n_activity=2331 dram_eff=0.4376
bk0: 60a 280664i bk1: 56a 280712i bk2: 40a 280602i bk3: 44a 280553i bk4: 72a 280792i bk5: 76a 280783i bk6: 10a 280926i bk7: 6a 280946i bk8: 4a 280948i bk9: 12a 280924i bk10: 6a 280945i bk11: 2a 280952i bk12: 4a 280949i bk13: 4a 280948i bk14: 2a 280954i bk15: 8a 280945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00186499
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280428 n_act=22 n_pre=6 n_req=255 n_rd=406 n_write=104 bw_util=0.00363
n_activity=2345 dram_eff=0.435
bk0: 56a 280675i bk1: 58a 280707i bk2: 40a 280642i bk3: 44a 280527i bk4: 72a 280793i bk5: 76a 280762i bk6: 10a 280922i bk7: 8a 280940i bk8: 4a 280948i bk9: 8a 280932i bk10: 4a 280948i bk11: 6a 280943i bk12: 6a 280947i bk13: 6a 280944i bk14: 6a 280946i bk15: 2a 280956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00218176
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents
MSHR: tag=0x8024b780, atomic=0 1 entries : 0x7fb0c9d62260 :  mf: uid=1668672, sid10:w13, part=23, addr=0x8024b780, load , size=128, unknown  status = IN_PARTITION_DRAM (368997), 

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280430 n_act=24 n_pre=8 n_req=252 n_rd=400 n_write=104 bw_util=0.003588
n_activity=2353 dram_eff=0.4284
bk0: 62a 280652i bk1: 54a 280722i bk2: 40a 280631i bk3: 40a 280560i bk4: 72a 280796i bk5: 76a 280785i bk6: 6a 280945i bk7: 8a 280942i bk8: 4a 280948i bk9: 10a 280931i bk10: 8a 280938i bk11: 4a 280950i bk12: 2a 280954i bk13: 6a 280946i bk14: 4a 280952i bk15: 4a 280954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00179737
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents
MSHR: tag=0x8024b880, atomic=0 1 entries : 0x7fb0c9029f20 :  mf: uid=1668673, sid10:w15, part=24, addr=0x8024b880, load , size=128, unknown  status = IN_PARTITION_DRAM (369001), 

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280429 n_act=24 n_pre=8 n_req=253 n_rd=401 n_write=104 bw_util=0.003595
n_activity=2360 dram_eff=0.428
bk0: 62a 280645i bk1: 56a 280707i bk2: 40a 280626i bk3: 39a 280560i bk4: 72a 280799i bk5: 76a 280780i bk6: 10a 280935i bk7: 6a 280945i bk8: 4a 280949i bk9: 10a 280926i bk10: 4a 280946i bk11: 4a 280950i bk12: 6a 280948i bk13: 4a 280952i bk14: 2a 280955i bk15: 6a 280949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158382
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280428 n_act=25 n_pre=9 n_req=252 n_rd=404 n_write=100 bw_util=0.003588
n_activity=2373 dram_eff=0.4248
bk0: 60a 280667i bk1: 58a 280712i bk2: 42a 280576i bk3: 40a 280597i bk4: 72a 280799i bk5: 76a 280779i bk6: 6a 280936i bk7: 10a 280936i bk8: 6a 280943i bk9: 8a 280932i bk10: 4a 280946i bk11: 4a 280948i bk12: 4a 280951i bk13: 6a 280946i bk14: 6a 280952i bk15: 2a 280958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00174398
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280436 n_act=23 n_pre=7 n_req=250 n_rd=400 n_write=100 bw_util=0.003559
n_activity=2331 dram_eff=0.429
bk0: 58a 280664i bk1: 54a 280695i bk2: 42a 280572i bk3: 42a 280602i bk4: 72a 280802i bk5: 76a 280790i bk6: 8a 280928i bk7: 8a 280940i bk8: 2a 280953i bk9: 10a 280929i bk10: 8a 280938i bk11: 4a 280948i bk12: 2a 280953i bk13: 6a 280945i bk14: 4a 280951i bk15: 4a 280955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0023348
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280432 n_act=23 n_pre=7 n_req=252 n_rd=404 n_write=100 bw_util=0.003588
n_activity=2382 dram_eff=0.4232
bk0: 62a 280658i bk1: 56a 280726i bk2: 40a 280635i bk3: 42a 280598i bk4: 72a 280805i bk5: 76a 280792i bk6: 10a 280924i bk7: 6a 280945i bk8: 4a 280949i bk9: 10a 280926i bk10: 4a 280947i bk11: 4a 280949i bk12: 6a 280944i bk13: 4a 280950i bk14: 2a 280956i bk15: 6a 280951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00198956
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280436 n_act=23 n_pre=7 n_req=250 n_rd=400 n_write=100 bw_util=0.003559
n_activity=2311 dram_eff=0.4327
bk0: 56a 280676i bk1: 58a 280725i bk2: 42a 280607i bk3: 40a 280564i bk4: 72a 280802i bk5: 76a 280781i bk6: 6a 280930i bk7: 10a 280936i bk8: 6a 280946i bk9: 8a 280931i bk10: 4a 280946i bk11: 4a 280947i bk12: 4a 280948i bk13: 6a 280944i bk14: 6a 280948i bk15: 2a 280960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00171907
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280438 n_act=22 n_pre=6 n_req=250 n_rd=396 n_write=104 bw_util=0.003559
n_activity=2353 dram_eff=0.425
bk0: 60a 280680i bk1: 54a 280727i bk2: 40a 280638i bk3: 40a 280601i bk4: 68a 280803i bk5: 76a 280793i bk6: 8a 280912i bk7: 8a 280940i bk8: 2a 280953i bk9: 10a 280931i bk10: 8a 280938i bk11: 4a 280948i bk12: 2a 280952i bk13: 6a 280946i bk14: 4a 280952i bk15: 6a 280951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00162297
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280432 n_act=22 n_pre=6 n_req=253 n_rd=398 n_write=108 bw_util=0.003602
n_activity=2361 dram_eff=0.4286
bk0: 54a 280689i bk1: 58a 280689i bk2: 40a 280640i bk3: 40a 280599i bk4: 72a 280763i bk5: 76a 280788i bk6: 10a 280909i bk7: 4a 280950i bk8: 4a 280949i bk9: 10a 280925i bk10: 4a 280946i bk11: 6a 280944i bk12: 6a 280945i bk13: 4a 280950i bk14: 6a 280945i bk15: 4a 280952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00169416
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280966 n_nop=280436 n_act=22 n_pre=6 n_req=251 n_rd=394 n_write=108 bw_util=0.003573
n_activity=2355 dram_eff=0.4263
bk0: 56a 280690i bk1: 56a 280699i bk2: 40a 280634i bk3: 40a 280612i bk4: 72a 280773i bk5: 76a 280786i bk6: 4a 280904i bk7: 8a 280941i bk8: 6a 280946i bk9: 8a 280932i bk10: 6a 280942i bk11: 2a 280950i bk12: 4a 280948i bk13: 8a 280940i bk14: 6a 280951i bk15: 2a 280959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00176534

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12743, Miss = 200, Miss_rate = 0.016, Pending_hits = 38, Reservation_fails = 8
L2_cache_bank[1]: Access = 13683, Miss = 200, Miss_rate = 0.015, Pending_hits = 46, Reservation_fails = 18
L2_cache_bank[2]: Access = 7259, Miss = 200, Miss_rate = 0.028, Pending_hits = 46, Reservation_fails = 34
L2_cache_bank[3]: Access = 6709, Miss = 201, Miss_rate = 0.030, Pending_hits = 52, Reservation_fails = 47
L2_cache_bank[4]: Access = 7463, Miss = 201, Miss_rate = 0.027, Pending_hits = 40, Reservation_fails = 38
L2_cache_bank[5]: Access = 7589, Miss = 200, Miss_rate = 0.026, Pending_hits = 45, Reservation_fails = 41
L2_cache_bank[6]: Access = 6697, Miss = 200, Miss_rate = 0.030, Pending_hits = 40, Reservation_fails = 27
L2_cache_bank[7]: Access = 7547, Miss = 198, Miss_rate = 0.026, Pending_hits = 42, Reservation_fails = 8
L2_cache_bank[8]: Access = 7484, Miss = 198, Miss_rate = 0.026, Pending_hits = 41, Reservation_fails = 26
L2_cache_bank[9]: Access = 6592, Miss = 198, Miss_rate = 0.030, Pending_hits = 48, Reservation_fails = 62
L2_cache_bank[10]: Access = 8462, Miss = 199, Miss_rate = 0.024, Pending_hits = 49, Reservation_fails = 23
L2_cache_bank[11]: Access = 7642, Miss = 199, Miss_rate = 0.026, Pending_hits = 30, Reservation_fails = 27
L2_cache_bank[12]: Access = 7304, Miss = 202, Miss_rate = 0.028, Pending_hits = 39, Reservation_fails = 25
L2_cache_bank[13]: Access = 7778, Miss = 200, Miss_rate = 0.026, Pending_hits = 42, Reservation_fails = 11
L2_cache_bank[14]: Access = 7698, Miss = 198, Miss_rate = 0.026, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[15]: Access = 6561, Miss = 198, Miss_rate = 0.030, Pending_hits = 38, Reservation_fails = 9
L2_cache_bank[16]: Access = 12339, Miss = 199, Miss_rate = 0.016, Pending_hits = 48, Reservation_fails = 39
L2_cache_bank[17]: Access = 13264, Miss = 203, Miss_rate = 0.015, Pending_hits = 55, Reservation_fails = 80
L2_cache_bank[18]: Access = 12356, Miss = 206, Miss_rate = 0.017, Pending_hits = 49, Reservation_fails = 51
L2_cache_bank[19]: Access = 12880, Miss = 205, Miss_rate = 0.016, Pending_hits = 45, Reservation_fails = 12
L2_cache_bank[20]: Access = 13039, Miss = 202, Miss_rate = 0.015, Pending_hits = 45, Reservation_fails = 28
L2_cache_bank[21]: Access = 12145, Miss = 203, Miss_rate = 0.017, Pending_hits = 39, Reservation_fails = 18
L2_cache_bank[22]: Access = 11721, Miss = 203, Miss_rate = 0.017, Pending_hits = 52, Reservation_fails = 25
L2_cache_bank[23]: Access = 13776, Miss = 200, Miss_rate = 0.015, Pending_hits = 69, Reservation_fails = 62
L2_cache_bank[24]: Access = 12637, Miss = 201, Miss_rate = 0.016, Pending_hits = 52, Reservation_fails = 44
L2_cache_bank[25]: Access = 11758, Miss = 202, Miss_rate = 0.017, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[26]: Access = 13683, Miss = 200, Miss_rate = 0.015, Pending_hits = 33, Reservation_fails = 16
L2_cache_bank[27]: Access = 12685, Miss = 202, Miss_rate = 0.016, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[28]: Access = 11157, Miss = 200, Miss_rate = 0.018, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[29]: Access = 12672, Miss = 198, Miss_rate = 0.016, Pending_hits = 40, Reservation_fails = 7
L2_cache_bank[30]: Access = 13591, Miss = 199, Miss_rate = 0.015, Pending_hits = 33, Reservation_fails = 5
L2_cache_bank[31]: Access = 11642, Miss = 197, Miss_rate = 0.017, Pending_hits = 43, Reservation_fails = 0
L2_total_cache_accesses = 330556
L2_total_cache_misses = 6412
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 1413
L2_total_cache_reservation_fails = 791
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 685
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 106
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=473098
icnt_total_pkts_simt_to_mem=874349
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8382
	minimum = 6
	maximum = 54
Network latency average = 13.5735
	minimum = 6
	maximum = 54
Slowest packet = 661069
Flit latency average = 14.3775
	minimum = 6
	maximum = 50
Slowest flit = 1347296
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00156243
	minimum = 0 (at node 0)
	maximum = 0.0367171 (at node 10)
Accepted packet rate average = 0.00156243
	minimum = 0 (at node 0)
	maximum = 0.0367171 (at node 10)
Injected flit rate average = 0.00468728
	minimum = 0 (at node 0)
	maximum = 0.105832 (at node 10)
Accepted flit rate average= 0.00468728
	minimum = 0 (at node 0)
	maximum = 0.114471 (at node 10)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8273 (11 samples)
	minimum = 6 (11 samples)
	maximum = 96.5455 (11 samples)
Network latency average = 13.0894 (11 samples)
	minimum = 6 (11 samples)
	maximum = 82.9091 (11 samples)
Flit latency average = 12.6441 (11 samples)
	minimum = 6 (11 samples)
	maximum = 79.2727 (11 samples)
Fragmentation average = 2.33669e-05 (11 samples)
	minimum = 0 (11 samples)
	maximum = 8.63636 (11 samples)
Injected packet rate average = 0.0257007 (11 samples)
	minimum = 0.0122393 (11 samples)
	maximum = 0.0630997 (11 samples)
Accepted packet rate average = 0.0257007 (11 samples)
	minimum = 0.0122393 (11 samples)
	maximum = 0.0630997 (11 samples)
Injected flit rate average = 0.0626485 (11 samples)
	minimum = 0.0251988 (11 samples)
	maximum = 0.193064 (11 samples)
Accepted flit rate average = 0.0626485 (11 samples)
	minimum = 0.031878 (11 samples)
	maximum = 0.150932 (11 samples)
Injected packet size average = 2.43762 (11 samples)
Accepted packet size average = 2.43762 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 18 sec (138 sec)
gpgpu_simulation_rate = 144427 (inst/sec)
gpgpu_simulation_rate = 2673 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,369002)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,369002)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (98,369002), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 375002  inst.: 19938273 (ipc= 1.2) sim_rate=143440 (inst/sec) elapsed = 0:0:02:19 / Fri Jul 27 18:41:18 2018
GPGPU-Sim uArch: cycles simulated: 386002  inst.: 19946897 (ipc= 0.9) sim_rate=142477 (inst/sec) elapsed = 0:0:02:20 / Fri Jul 27 18:41:19 2018
GPGPU-Sim uArch: cycles simulated: 397002  inst.: 19955625 (ipc= 0.9) sim_rate=141529 (inst/sec) elapsed = 0:0:02:21 / Fri Jul 27 18:41:20 2018
GPGPU-Sim uArch: cycles simulated: 408002  inst.: 19964281 (ipc= 0.9) sim_rate=140593 (inst/sec) elapsed = 0:0:02:22 / Fri Jul 27 18:41:21 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (46078,369002), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 11.

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 46079
gpu_sim_insn = 38872
gpu_ipc =       0.8436
gpu_tot_sim_cycle = 415081
gpu_tot_sim_insn = 19969809
gpu_tot_ipc =      48.1106
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1856
gpu_stall_icnt2sh    = 43887
gpu_total_sim_rate=140632

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397495
	L1I_total_cache_misses = 2499
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 43812, Miss = 22376, Miss_rate = 0.511, Pending_hits = 3640, Reservation_fails = 49229
	L1D_cache_core[1]: Access = 45339, Miss = 23131, Miss_rate = 0.510, Pending_hits = 3301, Reservation_fails = 44814
	L1D_cache_core[2]: Access = 46916, Miss = 23616, Miss_rate = 0.503, Pending_hits = 3227, Reservation_fails = 46876
	L1D_cache_core[3]: Access = 45368, Miss = 23155, Miss_rate = 0.510, Pending_hits = 3263, Reservation_fails = 45314
	L1D_cache_core[4]: Access = 47733, Miss = 24798, Miss_rate = 0.520, Pending_hits = 3315, Reservation_fails = 44700
	L1D_cache_core[5]: Access = 44914, Miss = 22369, Miss_rate = 0.498, Pending_hits = 3717, Reservation_fails = 44037
	L1D_cache_core[6]: Access = 33794, Miss = 17043, Miss_rate = 0.504, Pending_hits = 2786, Reservation_fails = 30021
	L1D_cache_core[7]: Access = 35312, Miss = 17928, Miss_rate = 0.508, Pending_hits = 2799, Reservation_fails = 29577
	L1D_cache_core[8]: Access = 36036, Miss = 18442, Miss_rate = 0.512, Pending_hits = 2764, Reservation_fails = 25700
	L1D_cache_core[9]: Access = 36679, Miss = 18993, Miss_rate = 0.518, Pending_hits = 2767, Reservation_fails = 35330
	L1D_cache_core[10]: Access = 45394, Miss = 23163, Miss_rate = 0.510, Pending_hits = 3285, Reservation_fails = 43945
	L1D_cache_core[11]: Access = 46693, Miss = 23819, Miss_rate = 0.510, Pending_hits = 3293, Reservation_fails = 45437
	L1D_cache_core[12]: Access = 46018, Miss = 23136, Miss_rate = 0.503, Pending_hits = 3299, Reservation_fails = 44748
	L1D_cache_core[13]: Access = 45325, Miss = 22634, Miss_rate = 0.499, Pending_hits = 3745, Reservation_fails = 43593
	L1D_cache_core[14]: Access = 45153, Miss = 23159, Miss_rate = 0.513, Pending_hits = 3687, Reservation_fails = 47836
	L1D_total_cache_accesses = 644486
	L1D_total_cache_misses = 327762
	L1D_total_cache_miss_rate = 0.5086
	L1D_total_cache_pending_hits = 48888
	L1D_total_cache_reservation_fails = 621157
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 8005
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 183660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 437497
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 394996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2499
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5238, 5238, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22921344
gpgpu_n_tot_w_icount = 716292
gpgpu_n_stall_shd_mem = 1055540
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35624
gpgpu_n_mem_write_global = 295413
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902612
gpgpu_n_store_insn = 1967388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1055540
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1381775	W0_Idle:323341	W0_Scoreboard:2954330	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84468	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593023
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 284992 {8:35624,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780680 {40:163109,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4844864 {136:35624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363304 {8:295413,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 644 
averagemflatency = 182 
max_icnt2mem_latency = 287 
max_icnt2sh_latency = 415080 
mrq_lat_table:3674 	2029 	1779 	411 	341 	47 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	328768 	2256 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24330 	47938 	192003 	66899 	58 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17445 	13192 	4234 	760 	8 	0 	0 	0 	178 	271 	10160 	21753 	45808 	122829 	93402 	1012 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	824 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36         4         6         2         0         2         0         0         0         0         0         0         0 
dram[1]:        34        34        38        36         4         6         2         0         2         1         0         0         0         0         0         0 
dram[2]:        34        34        38        36         4         6         2         0         2         2         0         0         0         0         0         0 
dram[3]:        34        34        38        36         4         6         2         0         2         2         0         0         0         0         0         0 
dram[4]:        34        34        38        36         4         6         2         0         2         2         0         0         0         0         0         0 
dram[5]:        34        34        38        36         4         6         2         0         2         2         0         0         0         0         0         0 
dram[6]:        18        34        38        36         4         6         0         0         2         2         0         0         0         0         0         0 
dram[7]:        16        34        38        36         4         6         0         0         2         2         0         0         0         0         0         0 
dram[8]:        20        34        38        36         4         6         0         0         2         2         0         0         0         0         0         0 
dram[9]:        36        34        38        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[10]:        36        36        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[11]:        28        36        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[12]:        28        36        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[13]:        36        35        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[14]:        36        34        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[15]:        36        34        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[16]:        36        34        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[17]:        36        34        36        38         5         6         0         0         2         2         0         0         0         0         0         0 
dram[18]:        36        34        36        38         6         6         0         0         2         2         0         0         0         0         0         0 
dram[19]:        36        34        36        38         6         6         0         0         2         2         0         0         0         0         0         0 
dram[20]:        36        34        36        38         6         6         0         0         0         2         0         0         0         0         0         0 
dram[21]:        36        32        36        38         6         6         0         0         0         2         0         0         0         0         0         0 
dram[22]:        36        32        36        38         6         6         0         0         0         2         0         0         0         0         0         0 
dram[23]:        28        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[24]:        28        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[25]:        28        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[26]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[27]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[28]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[29]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[30]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[31]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:    160454    141438      1942     11360       930       901      1939      1756     25993     53428     71854     62304     89344     98908    117246    116374 
dram[1]:    141248    140629    167745    168659       951       870      1959      1770     33172     34074     61436     60567     98067     88478    115508    125115 
dram[2]:    139545    149449    167748    166914       950       869      1955      1802     41904     32329     59701     60566     87607     86741    132926    114636 
dram[3]:    157006    138871    165849     12951       982       882      1928      1901     31412     49762     68470     58827     85868     95525    113771    112899 
dram[4]:    137716    137122    164214    165136       900      2660      1926      1978     29655     30585     57960     57092     94683     85003    112032    121734 
dram[5]:    135953    146051    164215     14267       895       908      1935      1569     38504     28823     56225     57091     84132     83266    129556    111160 
dram[6]:    154750    144334     21843     14846       890       904      1327      1607     27919     46376     65087     55352     82392     92142    110296    128714 
dram[7]:    144302    161689     27377     15255       886       911      1364      1682     26185     27078     54484     72911     91300     90436    117463    118328 
dram[8]:    142531    142571     33263     15879       911       926      1352      1668     35132     34300     80697     62529     89561     99125    126174    116591 
dram[9]:    150022    140815    167748      2572       905       924      1387      1746     33382     43002     61654     60788     87825     88693    115725    125332 
dram[10]:    139469    158380      2146    166470       920       933      1383       358     50779     32558     59917     69528     87824     86958    113988    114853 
dram[11]:    137940    139135    165871     17083       933       891      1041     13679     31624     30808     77331     59051     86085     95743    122791    113116 
dram[12]:    146882    136746    164173    164658       932      5781      1035      3336     29879     39596     58177     57313     84350     85218    112249    121949 
dram[13]:    135938    153717      1309     18200       964       884      1109      1640     47397     29044     56442     66146     84349     83483    110513    111377 
dram[14]:    153560    143304      2206     18716       957       878      1105     10311     28115     27308     73961     55575     82608     92358    119409    118547 
dram[15]:    143141    141505      2308     19275       972       895      1056      8622     26369     36228     54702     81753    100182     90652    117678    118545 
dram[16]:    141339    150263      2295     19803       922       891      1050     17261     43995     34527     61871     62746     89786    107969    126391    116806 
dram[17]:    150458    139718    169767      2607       916       912      1079      6930     33320     43206     70578     61003     88046     88911    115942    115072 
dram[18]:    139535    137865      4654    166625       870       919      1075       367     31679     32734     60134     78387     96801     87175    114203    115070 
dram[19]:    137762    146648    166041    164902       869       916      1094     13894     40485     30986     58393     59268     86308    104604    123007    113331 
dram[20]:    146652    135941    164754      2674       859       943      1091      3553     30446     39800     67197     57528     84570     85435    112465    111595 
dram[21]:    135987    154398      4915      2720       855       937      1126      1855     28700     29265     56658     75017     93416     83700    110728    111593 
dram[22]:    143205    143401      5532      2777       869       951      1122     10528     37580     27521     54918     55792     82833    101233    119626    118767 
dram[23]:    143928    141621      6074      2833       874       878      1067      8838     26950     36438     63813     62962    109025     90868    117895    127448 
dram[24]:    142180    150309      6661      2885       886       874      1063     26080     44575     34718     62088     71637     90002     89128    135234    117031 
dram[25]:    140453    139801    168466      2558       886       890      1242      7148     34160     32972     70795     61220     88261     97851    116158    115292 
dram[26]:    140028    138011    166722    166882       897       863      1226      5453     32412     32976     60349     59485    105660     87391    114420    124065 
dram[27]:    137825    146754      8415    165116       911       862      1117     22724     41185     31232     58610     68254     86525     85651    131870    113555 
dram[28]:    136066    136081    164935      2607       916       895      1113      3770     30663     29489     67412     57745     84786     94466    112682    111815 
dram[29]:    136058    162291      9582      2684       924       891      1647      2072     28916     29491     56874     56008    102290     83916    110945    120683 
dram[30]:    143267    144114     10199      2794       887       928      1679     19361     37797     27726     55135     64871     83050    101448    128498    118983 
dram[31]:    151971    141702     10616      2825       884       924      1692       370     27167     45324     64029     63179     90219     91085    118111    136290 
average row accesses per activate:
dram[0]: 18.000000 19.500000 21.000000 19.000000 17.000000 19.000000  2.500000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000 
dram[1]: 18.500000 17.500000 21.000000 19.500000 17.000000 19.000000  3.500000  6.000000  1.500000  2.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000 
dram[2]: 18.000000 18.000000 21.500000 19.500000 17.000000 19.000000  3.500000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000 
dram[3]: 17.500000 18.500000 22.000000 19.000000 17.000000 19.000000  3.000000  7.000000  2.500000  1.500000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000 
dram[4]: 18.500000 17.500000 21.500000 19.500000 17.000000 19.000000  3.500000  6.000000  1.500000  2.500000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000 
dram[5]: 18.000000 18.500000 21.500000 19.000000 17.000000 19.000000  3.500000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000 
dram[6]:  9.500000 18.000000 21.000000 19.000000 17.000000 19.000000  4.000000  7.000000  2.500000  1.500000  2.000000  3.000000  2.000000  3.000000  3.000000  2.000000 
dram[7]:  9.250000 17.500000 21.000000 19.000000 17.000000 19.000000  5.000000  5.000000  1.500000  3.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000 
dram[8]:  9.750000 18.500000 21.000000 19.000000 17.000000 19.000000  4.000000  6.000000  2.500000  2.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000 
dram[9]: 19.500000 18.000000 21.500000 20.500000 17.000000 19.000000  4.000000  4.000000  2.000000  2.500000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000 
dram[10]: 19.500000 18.500000 20.000000 20.500000 17.000000 18.000000  6.000000  3.000000  1.500000  2.500000  2.000000  2.000000  3.000000  1.000000  2.000000  4.000000 
dram[11]:  9.750000 19.500000 20.500000 20.000000 17.000000 18.000000  4.000000  2.000000  2.500000  2.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000 
dram[12]: 10.250000 19.000000 14.000000 20.500000 17.000000 18.000000  4.000000  2.000000  2.000000  2.500000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000 
dram[13]: 13.333333 18.500000 13.666667 20.000000 17.000000 18.000000  6.000000  2.000000  1.500000  2.500000  2.000000  2.000000  3.000000  1.000000  2.000000  4.000000 
dram[14]: 13.333333 18.000000 20.000000 20.000000 17.000000 18.000000  4.000000  2.000000  2.500000  2.000000  1.000000  3.000000  3.000000  3.000000  3.000000  2.000000 
dram[15]: 14.000000 18.000000 20.000000 20.000000 17.000000 18.000000  4.000000  1.000000  2.000000  3.000000  4.000000  1.000000  2.000000  2.000000  1.000000  3.000000 
dram[16]: 13.333333 18.000000 20.000000 20.000000 17.000000 19.000000  5.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000 
dram[17]: 19.000000 18.000000 14.333333 22.000000 17.500000 19.000000  4.000000  3.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000 
dram[18]: 20.000000 18.000000 13.666667 22.500000 18.000000 19.000000  5.000000  3.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  1.000000  3.000000 
dram[19]: 19.000000 18.000000 20.500000 22.500000 18.000000 19.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000 
dram[20]: 19.000000 18.000000 20.500000 22.000000 18.000000 19.000000  4.000000  5.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000 
dram[21]: 20.000000 17.000000 20.000000 22.000000 18.000000 19.000000  5.000000  3.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  1.000000  4.000000 
dram[22]: 19.000000 17.500000 20.000000 22.000000 18.000000 19.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  3.000000  3.000000  1.000000 
dram[23]: 10.250000 16.500000 20.000000 21.000000 18.000000 19.000000  3.000000  4.000000  2.000000  2.500000  4.000000  2.000000  1.000000  3.000000  2.000000  2.000000 
dram[24]: 10.250000 17.000000 19.500000 21.000000 18.000000 19.000000  5.000000  3.000000  2.000000  2.500000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000 
dram[25]: 10.000000 17.500000 19.500000 20.000000 18.000000 19.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000 
dram[26]: 19.500000 16.500000 19.500000 20.500000 18.000000 19.000000  4.000000  4.000000  1.000000  2.500000  4.000000  2.000000  1.000000  3.000000  2.000000  2.000000 
dram[27]: 13.666667 17.000000 19.000000 20.500000 18.000000 19.000000  5.000000  3.000000  2.000000  2.500000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000 
dram[28]: 19.000000 17.500000 19.500000 20.000000 18.000000 19.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000 
dram[29]: 20.000000 16.500000 19.000000 20.000000 17.000000 19.000000  6.000000  4.000000  1.000000  2.500000  4.000000  2.000000  1.000000  3.000000  2.000000  3.000000 
dram[30]: 18.500000 17.500000 19.000000 20.000000 19.000000 19.000000  7.000000  2.000000  2.000000  2.500000  2.000000  3.000000  3.000000  2.000000  3.000000  2.000000 
dram[31]: 19.000000 17.000000 19.000000 20.000000 19.000000 19.000000  4.000000  4.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000  3.000000  1.000000 
average row locality = 8282/786 = 10.536896
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29        24        22        34        36         5         5         6         1         2         3         2         2         3         2 
dram[1]:        29        27        24        23        34        36         7         4         3         4         3         2         2         2         2         3 
dram[2]:        28        28        25        23        34        36         7         3         4         4         1         3         4         2         1         3 
dram[3]:        27        29        26        22        34        36         6         5         5         3         2         3         2         2         3         2 
dram[4]:        29        27        25        23        34        36         7         4         3         5         3         2         2         2         2         3 
dram[5]:        28        29        25        22        34        36         7         3         4         4         1         3         4         2         1         3 
dram[6]:        30        28        24        22        34        36         4         5         5         3         2         3         2         3         3         2 
dram[7]:        29        27        24        22        34        36         5         3         3         6         3         2         3         1         2         4 
dram[8]:        29        29        24        22        34        36         4         4         5         4         1         3         3         2         2         2 
dram[9]:        29        28        25        23        34        36         4         3         4         5         3         1         2         3         2         2 
dram[10]:        29        29        24        23        34        35         6         3         3         5         2         2         3         1         2         4 
dram[11]:        29        31        25        22        34        36         4         2         5         4         1         3         3         2         2         2 
dram[12]:        31        30        26        23        34        36         4         2         4         5         3         1         2         3         2         2 
dram[13]:        30        29        25        22        34        36         6         2         3         5         2         2         3         1         2         4 
dram[14]:        30        28        24        22        34        36         4         2         5         4         1         3         3         3         3         2 
dram[15]:        32        28        24        22        34        36         4         1         4         6         4         1         2         2         1         3 
dram[16]:        30        28        24        22        34        38         5         2         4         4         2         3         3         1         2         3 
dram[17]:        28        28        27        24        35        38         4         3         4         4         3         2         1         3         3         2 
dram[18]:        30        28        25        25        36        38         5         3         4         6         3         1         2         2         1         3 
dram[19]:        28        28        25        25        36        38         5         4         4         4         2         3         3         1         2         3 
dram[20]:        28        28        25        24        36        38         4         5         2         4         3         2         1         3         3         2 
dram[21]:        30        28        24        24        36        38         5         3         2         6         3         1         2         2         1         4 
dram[22]:        28        29        24        24        36        38         5         4         2         4         2         3         3         3         3         1 
dram[23]:        31        27        24        22        36        38         3         4         2         5         4         2         1         3         2         2 
dram[24]:        31        28        23        22        36        38         5         3         2         5         2         2         3         2         1         3 
dram[25]:        30        29        23        22        36        38         3         5         3         4         2         2         2         3         3         1 
dram[26]:        29        27        23        23        36        38         4         4         1         5         4         2         1         3         2         2 
dram[27]:        31        28        22        23        36        38         5         3         2         5         2         2         3         2         1         3 
dram[28]:        28        29        23        22        36        38         3         5         3         4         2         2         2         3         3         1 
dram[29]:        30        27        22        22        34        38         4         4         1         5         4         2         1         3         2         3 
dram[30]:        27        29        22        22        36        38         5         2         2         5         2         3         3         2         3         2 
dram[31]:        28        28        22        22        36        38         2         4         3         4         3         1         2         4         3         1 
total reads: 6586
bank skew: 38/1 = 38.00
chip skew: 212/201 = 1.05
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4731      2744       107       103     29851     28435       632       122       965       177       173       177       174       173       172       173
dram[1]:       4476      2954      1773       112     35284     27801       466       115      1507       217       172       176       174       173       174       175
dram[2]:       4536      3107       108       113     28837      2002       485       103      1496       922       178       172       172       174       177       174
dram[3]:       4058      3548       104       108     24996      1868       561       123      1331      1433       173       176       174       173       171       174
dram[4]:       3747      2404       103       102     29712      1768       505       116      1463       936       171       176       173       173       173       174
dram[5]:       4008      2860       107       107     29120      1788       432       103      1599      1108       178       172       173       176       177       172
dram[6]:       4266      2648       108       106     26913      1939       180       124      1400      1686       173       176       173       171       172       173
dram[7]:       3631      2874        99       106     32042      1922       179       102      1721       883       172       173       172       177       176       173
dram[8]:       3335      2153        98       104     32041      1986       181       114      1190      1066       177       172       177       173       173       173
dram[9]:       3283      2873       105        97     25643      1859       178       128      1625      1014       172       177       175       172       173       173
dram[10]:       3200      3576       107        99     30647      2126       176     37599      1455       930       173       173       172       178       173       173
dram[11]:       3104      3293       107        95     30092      2093       201       173       871       914       178       172       177       174       173       173
dram[12]:       3230      3343       217       101     29383      2041       180       173      1339      1044       172       177       176       172       173       173
dram[13]:       3428      3839       212        98     32147      1996       187       176      1519      1041       173       173       172       178       176       172
dram[14]:       2765      3849       108        97     32033      2198       199       173      1123      1099       178       172       177       172       172       175
dram[15]:       2649      3477       105        94     26024      2153       197       178      1738       851       173       178       173       174       177       172
dram[16]:       4054      3882       104        96     31064     22382       196       173      1296      1160       173       172       172       177       173       177
dram[17]:       3763      3957       305        95     29802     26590       193       172      1234      1031       174       173       177       172       172       176
dram[18]:       3654      4163       157        96     24801     25683       190       172      1292       854       173       178       173       173       177       171
dram[19]:       3555      4499       109        98     30632     25963       206       175      1029      1408       173       172       171       177       173       176
dram[20]:       3314      3311       114        96     30493     28883       219       171       173      1199       174       173       177       172       172       176
dram[21]:       3575      3571       110        96     24641     28349       214       172       176       796       174       178       173       173       177       172
dram[22]:       3472      3873       107        97     26767     23026       218       171       173      1310       173       172       172       174       171       177
dram[23]:       3294      4082       109        90     31353     26489       223       171       173       842       173       176       177       173       173       173
dram[24]:       3162      3516       110        90     26501     25838       183       172       173       919       173       173       172       173       178       171
dram[25]:       3451      3904       108        95     27855     22621       197       171       172      1326       173       173       173       174       172       177
dram[26]:       3416      4283       115        96     32486     28457       192       171       178      1094       172       173       177       174       173       173
dram[27]:       2934      3721       105        97     27301     28452       206       172       173       873       174       173       172       173       177       172
dram[28]:       3118      3860       106        95     24350     22810       235       171       172      1310       173       173       173       174       172       177
dram[29]:       3278      3691       100        96     30757     25124       115       171       177       999       173       176       178       172       173       171
dram[30]:       2931      4022       102        96     26946     29032       123       174       173       843       174       171       172       173       175       174
dram[31]:       2578      4361       110        96     24101     25336        94       172       172      1277       172       178       176       173       174       178
maximum mf latency per bank:
dram[0]:        410       327       356       245       379       381       247       175       379       177       177       185       178       177       177       177
dram[1]:        350       403       370       414       308       309       257       183       344       199       178       182       178       177       178       178
dram[2]:        281       346       378       422       402       343       235       174       402       259       178       177       177       178       177       178
dram[3]:        343       353       238       301       308       305       252       185       459       285       178       184       178       177       177       178
dram[4]:        283       346       276       229       325       340       259       186       333       281       177       182       178       177       178       177
dram[5]:        285       328       368       304       320       318       223       174       434       336       178       177       177       178       177       177
dram[6]:        386       336       376       312       246       288       197       190       447       343       178       184       177       177       178       177
dram[7]:        369       407       234       267       277       319       197       173       418       314       177       178       177       177       177       178
dram[8]:        264       275       190       287       312       332       197       176       370       280       177       178       185       177       177       177
dram[9]:        293       268       289       199       466       332       191       174       417       321       179       177       182       177       178       178
dram[10]:        381       413       236       271       348       349       195       177       346       302       177       177       177       178       177       178
dram[11]:        322       315       247       202       373       358       251       177       271       250       178       178       184       179       177       177
dram[12]:        364       336       406       277       398       400       195       178       345       311       177       177       182       177       177       177
dram[13]:        396       407       413       277       408       361       252       177       356       348       177       177       177       178       177       177
dram[14]:        310       314       259       225       384       309       260       178       399       332       178       177       185       178       178       182
dram[15]:        287       324       229       189       328       317       253       178       415       323       179       178       177       178       177       177
dram[16]:        323       351       205       210       610       475       261       178       380       312       178       177       177       177       177       184
dram[17]:        403       343       457       222       475       434       241       177       336       280       178       177       177       179       177       182
dram[18]:        290       321       323       217       307       280       249       178       275       310       177       178       178       177       177       177
dram[19]:        396       349       275       235       343       340       280       185       222       339       178       178       177       177       178       183
dram[20]:        293       305       241       250       401       407       288       178       178       347       177       177       177       177       178       183
dram[21]:        279       312       277       232       424       397       292       177       177       293       178       178       177       177       177       178
dram[22]:        275       320       280       223       637       644       300       178       177       321       178       177       178       177       177       177
dram[23]:        365       415       286       187       548       538       282       177       178       247       178       178       177       177       177       177
dram[24]:        373       403       283       191       403       360       224       178       177       337       177       177       178       177       178       177
dram[25]:        288       330       367       218       450       379       211       179       178       348       178       177       177       177       178       177
dram[26]:        473       423       341       195       301       281       215       178       178       356       177       177       177       178       177       177
dram[27]:        316       364       247       195       300       317       284       177       178       349       178       177       177       178       177       178
dram[28]:        314       345       247       217       349       281       292       177       177       367       177       177       177       178       178       177
dram[29]:        303       349       236       215       503       377       182       177       177       308       177       178       178       178       177       177
dram[30]:        376       397       245       226       301       306       181       178       177       281       178       177       177       177       178       178
dram[31]:        455       532       308       230       402       389       196       183       177       341       177       178       178       177       178       178

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315498 n_act=25 n_pre=9 n_req=260 n_rd=408 n_write=112 bw_util=0.003291
n_activity=2487 dram_eff=0.4182
bk0: 56a 315798i bk1: 58a 315758i bk2: 48a 315665i bk3: 44a 315695i bk4: 68a 315896i bk5: 72a 315859i bk6: 10a 316012i bk7: 10a 316000i bk8: 12a 316009i bk9: 2a 316038i bk10: 4a 316032i bk11: 6a 316026i bk12: 4a 316032i bk13: 4a 316038i bk14: 6a 316033i bk15: 4a 316040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00127511
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315500 n_act=25 n_pre=9 n_req=259 n_rd=410 n_write=108 bw_util=0.003278
n_activity=2438 dram_eff=0.4249
bk0: 58a 315787i bk1: 54a 315759i bk2: 48a 315646i bk3: 46a 315631i bk4: 68a 315899i bk5: 72a 315860i bk6: 14a 316001i bk7: 8a 315997i bk8: 6a 316019i bk9: 8a 316018i bk10: 6a 316029i bk11: 4a 316035i bk12: 4a 316036i bk13: 4a 316037i bk14: 4a 316037i bk15: 6a 316035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00158202
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315498 n_act=25 n_pre=9 n_req=260 n_rd=412 n_write=108 bw_util=0.003291
n_activity=2457 dram_eff=0.4233
bk0: 56a 315795i bk1: 56a 315768i bk2: 50a 315632i bk3: 46a 315619i bk4: 68a 315897i bk5: 72a 315866i bk6: 14a 316007i bk7: 6a 316010i bk8: 8a 316017i bk9: 8a 316014i bk10: 2a 316035i bk11: 6a 316032i bk12: 8a 316028i bk13: 4a 316037i bk14: 2a 316041i bk15: 6a 316035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00146178
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315496 n_act=25 n_pre=9 n_req=261 n_rd=414 n_write=108 bw_util=0.003303
n_activity=2478 dram_eff=0.4213
bk0: 54a 315805i bk1: 58a 315764i bk2: 52a 315680i bk3: 44a 315656i bk4: 68a 315895i bk5: 72a 315848i bk6: 12a 316008i bk7: 10a 315994i bk8: 10a 316015i bk9: 6a 316020i bk10: 4a 316030i bk11: 6a 316024i bk12: 4a 316034i bk13: 4a 316038i bk14: 6a 316035i bk15: 4a 316040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00152507
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315496 n_act=25 n_pre=9 n_req=261 n_rd=414 n_write=108 bw_util=0.003303
n_activity=2463 dram_eff=0.4239
bk0: 58a 315797i bk1: 54a 315782i bk2: 50a 315648i bk3: 46a 315708i bk4: 68a 315893i bk5: 72a 315862i bk6: 14a 316003i bk7: 8a 315997i bk8: 6a 316022i bk9: 10a 316013i bk10: 6a 316029i bk11: 4a 316033i bk12: 4a 316032i bk13: 4a 316036i bk14: 4a 316037i bk15: 6a 316034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0013985
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315498 n_act=25 n_pre=9 n_req=260 n_rd=412 n_write=108 bw_util=0.003291
n_activity=2472 dram_eff=0.4207
bk0: 56a 315806i bk1: 58a 315790i bk2: 50a 315670i bk3: 44a 315690i bk4: 68a 315898i bk5: 72a 315856i bk6: 14a 316006i bk7: 6a 316011i bk8: 8a 316018i bk9: 8a 316016i bk10: 2a 316036i bk11: 6a 316031i bk12: 8a 316027i bk13: 4a 316036i bk14: 2a 316041i bk15: 6a 316036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0011169
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315496 n_act=26 n_pre=10 n_req=260 n_rd=412 n_write=108 bw_util=0.003291
n_activity=2480 dram_eff=0.4194
bk0: 60a 315792i bk1: 56a 315783i bk2: 48a 315648i bk3: 44a 315706i bk4: 68a 315899i bk5: 72a 315851i bk6: 8a 316027i bk7: 10a 315982i bk8: 10a 316015i bk9: 6a 316022i bk10: 4a 316031i bk11: 6a 316027i bk12: 4a 316035i bk13: 6a 316034i bk14: 6a 316036i bk15: 4a 316043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00153772
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315500 n_act=26 n_pre=10 n_req=258 n_rd=408 n_write=108 bw_util=0.003265
n_activity=2443 dram_eff=0.4224
bk0: 58a 315788i bk1: 54a 315782i bk2: 48a 315674i bk3: 44a 315660i bk4: 68a 315890i bk5: 72a 315853i bk6: 10a 316019i bk7: 6a 316007i bk8: 6a 316021i bk9: 12a 316008i bk10: 6a 316029i bk11: 4a 316034i bk12: 6a 316031i bk13: 2a 316041i bk14: 4a 316040i bk15: 8a 316032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.001408
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315496 n_act=26 n_pre=10 n_req=260 n_rd=408 n_write=112 bw_util=0.003291
n_activity=2486 dram_eff=0.4183
bk0: 58a 315743i bk1: 58a 315790i bk2: 48a 315672i bk3: 44a 315689i bk4: 68a 315897i bk5: 72a 315846i bk6: 8a 316027i bk7: 8a 315998i bk8: 10a 316016i bk9: 8a 316018i bk10: 2a 316036i bk11: 6a 316031i bk12: 6a 316031i bk13: 4a 316037i bk14: 4a 316038i bk15: 4a 316038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00136686
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315498 n_act=24 n_pre=8 n_req=261 n_rd=408 n_write=114 bw_util=0.003303
n_activity=2469 dram_eff=0.4228
bk0: 58a 315765i bk1: 56a 315781i bk2: 50a 315627i bk3: 46a 315669i bk4: 68a 315897i bk5: 72a 315861i bk6: 8a 316029i bk7: 6a 316014i bk8: 8a 316020i bk9: 10a 316012i bk10: 6a 316028i bk11: 2a 316038i bk12: 4a 316035i bk13: 6a 316032i bk14: 4a 316039i bk15: 4a 316038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00157885
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315504 n_act=24 n_pre=8 n_req=258 n_rd=410 n_write=106 bw_util=0.003265
n_activity=2422 dram_eff=0.4261
bk0: 58a 315751i bk1: 58a 315774i bk2: 48a 315665i bk3: 46a 315672i bk4: 68a 315889i bk5: 70a 315878i bk6: 12a 316021i bk7: 6a 316037i bk8: 6a 316026i bk9: 10a 316013i bk10: 4a 316032i bk11: 4a 316034i bk12: 6a 316030i bk13: 2a 316040i bk14: 4a 316038i bk15: 8a 316029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00129725
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315502 n_act=26 n_pre=10 n_req=257 n_rd=410 n_write=104 bw_util=0.003253
n_activity=2424 dram_eff=0.4241
bk0: 58a 315752i bk1: 62a 315751i bk2: 50a 315682i bk3: 44a 315647i bk4: 68a 315893i bk5: 72a 315881i bk6: 8a 316019i bk7: 4a 316038i bk8: 10a 316016i bk9: 8a 316019i bk10: 2a 316038i bk11: 6a 316031i bk12: 6a 316031i bk13: 4a 316037i bk14: 4a 316037i bk15: 4a 316040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00145229
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315494 n_act=27 n_pre=11 n_req=260 n_rd=416 n_write=104 bw_util=0.003291
n_activity=2461 dram_eff=0.4226
bk0: 62a 315750i bk1: 60a 315787i bk2: 52a 315646i bk3: 46a 315679i bk4: 68a 315889i bk5: 72a 315882i bk6: 8a 316020i bk7: 4a 316037i bk8: 8a 316018i bk9: 10a 316012i bk10: 6a 316028i bk11: 2a 316038i bk12: 4a 316038i bk13: 6a 316036i bk14: 4a 316041i bk15: 4a 316042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143647
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315500 n_act=26 n_pre=10 n_req=258 n_rd=412 n_write=104 bw_util=0.003265
n_activity=2470 dram_eff=0.4178
bk0: 60a 315746i bk1: 58a 315785i bk2: 50a 315680i bk3: 44a 315677i bk4: 68a 315896i bk5: 72a 315890i bk6: 12a 316018i bk7: 4a 316040i bk8: 6a 316027i bk9: 10a 316014i bk10: 4a 316033i bk11: 4a 316033i bk12: 6a 316029i bk13: 2a 316040i bk14: 4a 316038i bk15: 8a 316030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00133522
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315506 n_act=25 n_pre=9 n_req=256 n_rd=408 n_write=104 bw_util=0.00324
n_activity=2420 dram_eff=0.4231
bk0: 60a 315758i bk1: 56a 315791i bk2: 48a 315678i bk3: 44a 315662i bk4: 68a 315892i bk5: 72a 315884i bk6: 8a 316027i bk7: 4a 316038i bk8: 10a 316017i bk9: 8a 316020i bk10: 2a 316037i bk11: 6a 316030i bk12: 6a 316029i bk13: 6a 316032i bk14: 6a 316033i bk15: 4a 316039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00167694
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315506 n_act=25 n_pre=9 n_req=256 n_rd=408 n_write=104 bw_util=0.00324
n_activity=2412 dram_eff=0.4245
bk0: 64a 315743i bk1: 56a 315775i bk2: 48a 315677i bk3: 44a 315681i bk4: 68a 315900i bk5: 72a 315887i bk6: 8a 316022i bk7: 2a 316040i bk8: 8a 316019i bk9: 12a 316008i bk10: 8a 316027i bk11: 2a 316039i bk12: 4a 316036i bk13: 4a 316035i bk14: 2a 316039i bk15: 6a 316036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00111374
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315504 n_act=25 n_pre=9 n_req=257 n_rd=410 n_write=104 bw_util=0.003253
n_activity=2429 dram_eff=0.4232
bk0: 60a 315759i bk1: 56a 315791i bk2: 48a 315702i bk3: 44a 315672i bk4: 68a 315902i bk5: 76a 315869i bk6: 10a 316015i bk7: 4a 316034i bk8: 8a 316015i bk9: 8a 316014i bk10: 4a 316031i bk11: 6a 316030i bk12: 6a 316035i bk13: 2a 316043i bk14: 4a 316038i bk15: 6a 316032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00133522
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315492 n_act=25 n_pre=9 n_req=263 n_rd=418 n_write=108 bw_util=0.003329
n_activity=2479 dram_eff=0.4244
bk0: 56a 315753i bk1: 56a 315808i bk2: 54a 315684i bk3: 48a 315630i bk4: 70a 315889i bk5: 76a 315854i bk6: 8a 316025i bk7: 6a 316031i bk8: 8a 316017i bk9: 8a 316017i bk10: 6a 316024i bk11: 4a 316032i bk12: 2a 316040i bk13: 6a 316034i bk14: 6a 316037i bk15: 4a 316042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014776
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315486 n_act=25 n_pre=9 n_req=266 n_rd=424 n_write=108 bw_util=0.003367
n_activity=2500 dram_eff=0.4256
bk0: 60a 315752i bk1: 56a 315783i bk2: 50a 315698i bk3: 50a 315626i bk4: 72a 315883i bk5: 76a 315874i bk6: 10a 316021i bk7: 6a 316031i bk8: 8a 316017i bk9: 12a 316006i bk10: 6a 316031i bk11: 2a 316039i bk12: 4a 316034i bk13: 4a 316034i bk14: 2a 316041i bk15: 6a 316039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00165163
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315490 n_act=24 n_pre=8 n_req=265 n_rd=422 n_write=108 bw_util=0.003354
n_activity=2466 dram_eff=0.4298
bk0: 56a 315756i bk1: 56a 315783i bk2: 50a 315678i bk3: 50a 315573i bk4: 72a 315887i bk5: 76a 315877i bk6: 10a 316013i bk7: 8a 316026i bk8: 8a 316017i bk9: 8a 316016i bk10: 4a 316032i bk11: 6a 316030i bk12: 6a 316034i bk13: 2a 316040i bk14: 4a 316036i bk15: 6a 316031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00154405
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315498 n_act=23 n_pre=7 n_req=262 n_rd=416 n_write=108 bw_util=0.003316
n_activity=2452 dram_eff=0.4274
bk0: 56a 315762i bk1: 56a 315799i bk2: 50a 315665i bk3: 48a 315604i bk4: 72a 315891i bk5: 76a 315878i bk6: 8a 316018i bk7: 10a 316024i bk8: 4a 316037i bk9: 8a 316018i bk10: 6a 316026i bk11: 4a 316031i bk12: 2a 316038i bk13: 6a 316032i bk14: 6a 316035i bk15: 4a 316041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00163897
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315500 n_act=23 n_pre=7 n_req=261 n_rd=418 n_write=104 bw_util=0.003303
n_activity=2386 dram_eff=0.4376
bk0: 60a 315751i bk1: 56a 315799i bk2: 48a 315665i bk3: 48a 315630i bk4: 72a 315877i bk5: 76a 315868i bk6: 10a 316011i bk7: 6a 316031i bk8: 4a 316034i bk9: 12a 316010i bk10: 6a 316031i bk11: 2a 316038i bk12: 4a 316035i bk13: 4a 316034i bk14: 2a 316041i bk15: 8a 316032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00165795
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315500 n_act=23 n_pre=7 n_req=261 n_rd=418 n_write=104 bw_util=0.003303
n_activity=2400 dram_eff=0.435
bk0: 56a 315762i bk1: 58a 315794i bk2: 48a 315705i bk3: 48a 315604i bk4: 72a 315878i bk5: 76a 315847i bk6: 10a 316007i bk7: 8a 316025i bk8: 4a 316034i bk9: 8a 316018i bk10: 4a 316034i bk11: 6a 316029i bk12: 6a 316033i bk13: 6a 316030i bk14: 6a 316033i bk15: 2a 316043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00193955
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315502 n_act=25 n_pre=9 n_req=258 n_rd=412 n_write=104 bw_util=0.003265
n_activity=2409 dram_eff=0.4284
bk0: 62a 315739i bk1: 54a 315809i bk2: 48a 315694i bk3: 44a 315637i bk4: 72a 315881i bk5: 76a 315870i bk6: 6a 316030i bk7: 8a 316027i bk8: 4a 316034i bk9: 10a 316017i bk10: 8a 316024i bk11: 4a 316036i bk12: 2a 316040i bk13: 6a 316032i bk14: 4a 316039i bk15: 4a 316041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00159784
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315502 n_act=25 n_pre=9 n_req=258 n_rd=412 n_write=104 bw_util=0.003265
n_activity=2413 dram_eff=0.4277
bk0: 62a 315732i bk1: 56a 315794i bk2: 46a 315693i bk3: 44a 315635i bk4: 72a 315884i bk5: 76a 315865i bk6: 10a 316020i bk7: 6a 316030i bk8: 4a 316035i bk9: 10a 316012i bk10: 4a 316032i bk11: 4a 316036i bk12: 6a 316034i bk13: 4a 316038i bk14: 2a 316042i bk15: 6a 316036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001408
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315506 n_act=25 n_pre=9 n_req=256 n_rd=412 n_write=100 bw_util=0.00324
n_activity=2405 dram_eff=0.4258
bk0: 60a 315753i bk1: 58a 315798i bk2: 46a 315654i bk3: 44a 315675i bk4: 72a 315885i bk5: 76a 315865i bk6: 6a 316022i bk7: 10a 316022i bk8: 6a 316029i bk9: 8a 316018i bk10: 4a 316032i bk11: 4a 316034i bk12: 4a 316037i bk13: 6a 316032i bk14: 6a 316038i bk15: 2a 316044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00155038
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315514 n_act=23 n_pre=7 n_req=254 n_rd=408 n_write=100 bw_util=0.003215
n_activity=2363 dram_eff=0.43
bk0: 58a 315750i bk1: 54a 315781i bk2: 46a 315650i bk3: 46a 315680i bk4: 72a 315888i bk5: 76a 315876i bk6: 8a 316014i bk7: 8a 316026i bk8: 2a 316039i bk9: 10a 316015i bk10: 8a 316024i bk11: 4a 316034i bk12: 2a 316039i bk13: 6a 316031i bk14: 4a 316037i bk15: 4a 316041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00207561
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315508 n_act=24 n_pre=8 n_req=256 n_rd=412 n_write=100 bw_util=0.00324
n_activity=2421 dram_eff=0.423
bk0: 62a 315744i bk1: 56a 315813i bk2: 44a 315706i bk3: 46a 315675i bk4: 72a 315890i bk5: 76a 315878i bk6: 10a 316010i bk7: 6a 316031i bk8: 4a 316035i bk9: 10a 316012i bk10: 4a 316033i bk11: 4a 316035i bk12: 6a 316030i bk13: 4a 316036i bk14: 2a 316042i bk15: 6a 316037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0017687
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315514 n_act=23 n_pre=7 n_req=254 n_rd=408 n_write=100 bw_util=0.003215
n_activity=2343 dram_eff=0.4336
bk0: 56a 315762i bk1: 58a 315811i bk2: 46a 315685i bk3: 44a 315642i bk4: 72a 315888i bk5: 76a 315867i bk6: 6a 316016i bk7: 10a 316022i bk8: 6a 316032i bk9: 8a 316017i bk10: 4a 316032i bk11: 4a 316033i bk12: 4a 316034i bk13: 6a 316030i bk14: 6a 316034i bk15: 2a 316046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00152823
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315514 n_act=23 n_pre=7 n_req=254 n_rd=404 n_write=104 bw_util=0.003215
n_activity=2392 dram_eff=0.4247
bk0: 60a 315767i bk1: 54a 315814i bk2: 44a 315709i bk3: 44a 315678i bk4: 68a 315888i bk5: 76a 315878i bk6: 8a 315998i bk7: 8a 316026i bk8: 2a 316039i bk9: 10a 316017i bk10: 8a 316024i bk11: 4a 316034i bk12: 2a 316038i bk13: 6a 316032i bk14: 4a 316038i bk15: 6a 316037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014428
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315508 n_act=23 n_pre=7 n_req=257 n_rd=406 n_write=108 bw_util=0.003253
n_activity=2400 dram_eff=0.4283
bk0: 54a 315776i bk1: 58a 315776i bk2: 44a 315711i bk3: 44a 315676i bk4: 72a 315848i bk5: 76a 315873i bk6: 10a 315995i bk7: 4a 316036i bk8: 4a 316035i bk9: 10a 316011i bk10: 4a 316032i bk11: 6a 316030i bk12: 6a 316031i bk13: 4a 316036i bk14: 6a 316031i bk15: 4a 316038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150608
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316052 n_nop=315512 n_act=23 n_pre=7 n_req=255 n_rd=402 n_write=108 bw_util=0.003227
n_activity=2394 dram_eff=0.4261
bk0: 56a 315777i bk1: 56a 315786i bk2: 44a 315705i bk3: 44a 315689i bk4: 72a 315858i bk5: 76a 315871i bk6: 4a 315990i bk7: 8a 316027i bk8: 6a 316032i bk9: 8a 316018i bk10: 6a 316028i bk11: 2a 316036i bk12: 4a 316034i bk13: 8a 316026i bk14: 6a 316037i bk15: 2a 316045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00156936

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12747, Miss = 204, Miss_rate = 0.016, Pending_hits = 38, Reservation_fails = 8
L2_cache_bank[1]: Access = 14188, Miss = 205, Miss_rate = 0.014, Pending_hits = 46, Reservation_fails = 18
L2_cache_bank[2]: Access = 7265, Miss = 206, Miss_rate = 0.028, Pending_hits = 46, Reservation_fails = 34
L2_cache_bank[3]: Access = 6715, Miss = 207, Miss_rate = 0.031, Pending_hits = 52, Reservation_fails = 47
L2_cache_bank[4]: Access = 7469, Miss = 207, Miss_rate = 0.028, Pending_hits = 40, Reservation_fails = 38
L2_cache_bank[5]: Access = 7595, Miss = 206, Miss_rate = 0.027, Pending_hits = 45, Reservation_fails = 41
L2_cache_bank[6]: Access = 6703, Miss = 206, Miss_rate = 0.031, Pending_hits = 40, Reservation_fails = 27
L2_cache_bank[7]: Access = 7553, Miss = 204, Miss_rate = 0.027, Pending_hits = 42, Reservation_fails = 8
L2_cache_bank[8]: Access = 7490, Miss = 204, Miss_rate = 0.027, Pending_hits = 41, Reservation_fails = 26
L2_cache_bank[9]: Access = 6598, Miss = 204, Miss_rate = 0.031, Pending_hits = 48, Reservation_fails = 62
L2_cache_bank[10]: Access = 8468, Miss = 205, Miss_rate = 0.024, Pending_hits = 49, Reservation_fails = 23
L2_cache_bank[11]: Access = 7648, Miss = 205, Miss_rate = 0.027, Pending_hits = 30, Reservation_fails = 27
L2_cache_bank[12]: Access = 7310, Miss = 208, Miss_rate = 0.028, Pending_hits = 39, Reservation_fails = 25
L2_cache_bank[13]: Access = 7784, Miss = 206, Miss_rate = 0.026, Pending_hits = 42, Reservation_fails = 11
L2_cache_bank[14]: Access = 7704, Miss = 204, Miss_rate = 0.026, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[15]: Access = 6567, Miss = 204, Miss_rate = 0.031, Pending_hits = 38, Reservation_fails = 9
L2_cache_bank[16]: Access = 12345, Miss = 205, Miss_rate = 0.017, Pending_hits = 48, Reservation_fails = 39
L2_cache_bank[17]: Access = 13270, Miss = 209, Miss_rate = 0.016, Pending_hits = 55, Reservation_fails = 80
L2_cache_bank[18]: Access = 12362, Miss = 212, Miss_rate = 0.017, Pending_hits = 49, Reservation_fails = 51
L2_cache_bank[19]: Access = 12886, Miss = 211, Miss_rate = 0.016, Pending_hits = 45, Reservation_fails = 12
L2_cache_bank[20]: Access = 13045, Miss = 208, Miss_rate = 0.016, Pending_hits = 45, Reservation_fails = 28
L2_cache_bank[21]: Access = 12151, Miss = 209, Miss_rate = 0.017, Pending_hits = 39, Reservation_fails = 18
L2_cache_bank[22]: Access = 11727, Miss = 209, Miss_rate = 0.018, Pending_hits = 52, Reservation_fails = 25
L2_cache_bank[23]: Access = 13782, Miss = 206, Miss_rate = 0.015, Pending_hits = 69, Reservation_fails = 62
L2_cache_bank[24]: Access = 12642, Miss = 206, Miss_rate = 0.016, Pending_hits = 52, Reservation_fails = 44
L2_cache_bank[25]: Access = 11762, Miss = 206, Miss_rate = 0.018, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[26]: Access = 13687, Miss = 204, Miss_rate = 0.015, Pending_hits = 33, Reservation_fails = 16
L2_cache_bank[27]: Access = 12689, Miss = 206, Miss_rate = 0.016, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[28]: Access = 11161, Miss = 204, Miss_rate = 0.018, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[29]: Access = 12676, Miss = 202, Miss_rate = 0.016, Pending_hits = 40, Reservation_fails = 7
L2_cache_bank[30]: Access = 13595, Miss = 203, Miss_rate = 0.015, Pending_hits = 33, Reservation_fails = 5
L2_cache_bank[31]: Access = 11646, Miss = 201, Miss_rate = 0.017, Pending_hits = 43, Reservation_fails = 0
L2_total_cache_accesses = 331230
L2_total_cache_misses = 6586
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 1413
L2_total_cache_reservation_fails = 791
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 685
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 106
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=474468
icnt_total_pkts_simt_to_mem=875523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.9184
	minimum = 6
	maximum = 14
Network latency average = 6.9184
	minimum = 6
	maximum = 14
Slowest packet = 661289
Flit latency average = 6.05739
	minimum = 6
	maximum = 10
Slowest flit = 1347784
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000622428
	minimum = 0 (at node 0)
	maximum = 0.0146271 (at node 11)
Accepted packet rate average = 0.000622428
	minimum = 0 (at node 0)
	maximum = 0.0146271 (at node 11)
Injected flit rate average = 0.00117467
	minimum = 0 (at node 0)
	maximum = 0.025478 (at node 11)
Accepted flit rate average= 0.00117467
	minimum = 0 (at node 0)
	maximum = 0.0297315 (at node 11)
Injected packet length average = 1.88724
Accepted packet length average = 1.88724
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0849 (12 samples)
	minimum = 6 (12 samples)
	maximum = 89.6667 (12 samples)
Network latency average = 12.5752 (12 samples)
	minimum = 6 (12 samples)
	maximum = 77.1667 (12 samples)
Flit latency average = 12.0952 (12 samples)
	minimum = 6 (12 samples)
	maximum = 73.5 (12 samples)
Fragmentation average = 2.14196e-05 (12 samples)
	minimum = 0 (12 samples)
	maximum = 7.91667 (12 samples)
Injected packet rate average = 0.0236108 (12 samples)
	minimum = 0.0112194 (12 samples)
	maximum = 0.0590603 (12 samples)
Accepted packet rate average = 0.0236108 (12 samples)
	minimum = 0.0112194 (12 samples)
	maximum = 0.0590603 (12 samples)
Injected flit rate average = 0.0575257 (12 samples)
	minimum = 0.0230989 (12 samples)
	maximum = 0.179099 (12 samples)
Accepted flit rate average = 0.0575257 (12 samples)
	minimum = 0.0292215 (12 samples)
	maximum = 0.140832 (12 samples)
Injected packet size average = 2.43641 (12 samples)
Accepted packet size average = 2.43641 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 22 sec (142 sec)
gpgpu_simulation_rate = 140632 (inst/sec)
gpgpu_simulation_rate = 2923 (cycle/sec)
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,415081)
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,415081)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (98,415081), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (492,415081), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 13.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 493
gpu_sim_insn = 2792
gpu_ipc =       5.6633
gpu_tot_sim_cycle = 415574
gpu_tot_sim_insn = 19972601
gpu_tot_ipc =      48.0603
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1856
gpu_stall_icnt2sh    = 43887
gpu_total_sim_rate=140652

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397549
	L1I_total_cache_misses = 2499
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 43812, Miss = 22376, Miss_rate = 0.511, Pending_hits = 3640, Reservation_fails = 49229
	L1D_cache_core[1]: Access = 45339, Miss = 23131, Miss_rate = 0.510, Pending_hits = 3301, Reservation_fails = 44814
	L1D_cache_core[2]: Access = 46916, Miss = 23616, Miss_rate = 0.503, Pending_hits = 3227, Reservation_fails = 46876
	L1D_cache_core[3]: Access = 45368, Miss = 23155, Miss_rate = 0.510, Pending_hits = 3263, Reservation_fails = 45314
	L1D_cache_core[4]: Access = 47733, Miss = 24798, Miss_rate = 0.520, Pending_hits = 3315, Reservation_fails = 44700
	L1D_cache_core[5]: Access = 44914, Miss = 22369, Miss_rate = 0.498, Pending_hits = 3717, Reservation_fails = 44037
	L1D_cache_core[6]: Access = 33794, Miss = 17043, Miss_rate = 0.504, Pending_hits = 2786, Reservation_fails = 30021
	L1D_cache_core[7]: Access = 35312, Miss = 17928, Miss_rate = 0.508, Pending_hits = 2799, Reservation_fails = 29577
	L1D_cache_core[8]: Access = 36036, Miss = 18442, Miss_rate = 0.512, Pending_hits = 2764, Reservation_fails = 25700
	L1D_cache_core[9]: Access = 36679, Miss = 18993, Miss_rate = 0.518, Pending_hits = 2767, Reservation_fails = 35330
	L1D_cache_core[10]: Access = 45394, Miss = 23163, Miss_rate = 0.510, Pending_hits = 3285, Reservation_fails = 43945
	L1D_cache_core[11]: Access = 46693, Miss = 23819, Miss_rate = 0.510, Pending_hits = 3293, Reservation_fails = 45437
	L1D_cache_core[12]: Access = 46018, Miss = 23136, Miss_rate = 0.503, Pending_hits = 3299, Reservation_fails = 44748
	L1D_cache_core[13]: Access = 45328, Miss = 22636, Miss_rate = 0.499, Pending_hits = 3745, Reservation_fails = 43593
	L1D_cache_core[14]: Access = 45153, Miss = 23159, Miss_rate = 0.513, Pending_hits = 3687, Reservation_fails = 47836
	L1D_total_cache_accesses = 644489
	L1D_total_cache_misses = 327764
	L1D_total_cache_miss_rate = 0.5086
	L1D_total_cache_pending_hits = 48888
	L1D_total_cache_reservation_fails = 621157
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 8015
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0559
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 183660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7567
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 437497
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395050
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2499
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5238, 5238, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22924480
gpgpu_n_tot_w_icount = 716390
gpgpu_n_stall_shd_mem = 1055540
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35626
gpgpu_n_mem_write_global = 295414
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902628
gpgpu_n_store_insn = 1967396
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 240040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1055540
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1381777	W0_Idle:323990	W0_Scoreboard:2954791	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 285008 {8:35626,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780720 {40:163110,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4845136 {136:35626,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363312 {8:295414,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 644 
averagemflatency = 182 
max_icnt2mem_latency = 287 
max_icnt2sh_latency = 415573 
mrq_lat_table:3675 	2029 	1779 	411 	341 	47 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	328771 	2256 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24333 	47938 	192003 	66899 	58 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17447 	13192 	4234 	760 	8 	0 	0 	0 	178 	271 	10160 	21753 	45808 	122829 	93402 	1013 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	825 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36         4         6         2         0         2         0         0         0         0         0         0         0 
dram[1]:        34        34        38        36         4         6         2         0         2         1         0         0         0         0         0         0 
dram[2]:        34        34        38        36         4         6         2         0         2         2         0         0         0         0         0         0 
dram[3]:        34        34        38        36         4         6         2         0         2         2         0         0         0         0         0         0 
dram[4]:        34        34        38        36         4         6         2         0         2         2         0         0         0         0         0         0 
dram[5]:        34        34        38        36         4         6         2         0         2         2         0         0         0         0         0         0 
dram[6]:        18        34        38        36         4         6         0         0         2         2         0         0         0         0         0         0 
dram[7]:        16        34        38        36         4         6         0         0         2         2         0         0         0         0         0         0 
dram[8]:        20        34        38        36         4         6         0         0         2         2         0         0         0         0         0         0 
dram[9]:        36        34        38        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[10]:        36        36        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[11]:        28        36        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[12]:        28        36        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[13]:        36        35        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[14]:        36        34        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[15]:        36        34        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[16]:        36        34        36        38         4         6         0         0         2         2         0         0         0         0         0         0 
dram[17]:        36        34        36        38         5         6         0         0         2         2         0         0         0         0         0         0 
dram[18]:        36        34        36        38         6         6         0         0         2         2         0         0         0         0         0         0 
dram[19]:        36        34        36        38         6         6         0         0         2         2         0         0         0         0         0         0 
dram[20]:        36        34        36        38         6         6         0         0         0         2         0         0         0         0         0         0 
dram[21]:        36        32        36        38         6         6         0         0         0         2         0         0         0         0         0         0 
dram[22]:        36        32        36        38         6         6         0         0         0         2         0         0         0         0         0         0 
dram[23]:        28        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[24]:        28        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[25]:        28        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[26]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[27]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[28]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[29]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[30]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
dram[31]:        36        32        36        36         6         6         0         0         0         2         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:    160454    141438      1942     11360       930       901      1939      1756     25993     53428     71854     62304     89344     98908    117246    116374 
dram[1]:    141248    140629    167745    168659       951       870      1959      1770     33172     34074     61436     60567     98067     88478    115508    125115 
dram[2]:    139545    149449    167748    166914       950       869      1955      1802     41904     32329     59701     60566     87607     86741    132926    114636 
dram[3]:    157006    138871    165849     12951       982       882      1928      1901     31412     49762     68470     58827     85868     95525    113771    112899 
dram[4]:    137716    137122    164214    165136       900      2660      1926      1978     29655     30585     57960     57092     94683     85003    112032    121734 
dram[5]:    135953    146051    164215     14267       895       908      1935      1569     38504     28823     56225     57091     84132     83266    129556    111160 
dram[6]:    154750    144334     21843     14846       890       904      1327      1607     27919     46376     65087     55352     82392     92142    110296    128714 
dram[7]:    144302    161689     27377     15255       886       911      1364      1682     26185     27078     54484     72911     91300     90436    117463    118328 
dram[8]:    142531    142571     33263     15879       911       926      1352      1668     35132     34300     80697     62529     89561     99125    126174    116591 
dram[9]:    150022    140815    167748      2572       905       924      1387      1746     33382     43002     61654     60788     87825     88693    115725    125332 
dram[10]:    139469    158380      2146    166470       920       933      1383       358     50779     32558     59917     69528     87824     86958    113988    114853 
dram[11]:    137940    139135    165871     17083       933       891      1041     13679     31624     30808     77331     59051     86085     95743    122791    113116 
dram[12]:    146882    136746    164173    164658       932      5781      1035      3336     29879     39596     58177     57313     84350     85218    112249    121949 
dram[13]:    135938    153717      1309     18200       964       884      1109      1640     47397     29044     56442     66146     84349     83483    110513    111377 
dram[14]:    153560    143304      2206     18716       957       878      1105     10311     28115     27308     73961     55575     82608     92358    119409    118547 
dram[15]:    143141    141505      2308     19275       972       895      1056      8622     26369     36228     54702     81753    100182     90652    117678    118545 
dram[16]:    141339    150263      2295     19803       922       891      1050     17261     43995     34527     61871     62746     89786    107969    126391    116806 
dram[17]:    150458    139718    169767      2607       916       912      1079      6930     33320     43206     70578     61003     88046     88911    115942    115072 
dram[18]:    139535    137865      4654    166625       870       919      1075       367     31679     32734     60134     78387     96801     87175    114203    115070 
dram[19]:    137762    146648    166041    164902       869       916      1094     13894     40485     30986     58393     59268     86308    104604    123007    113331 
dram[20]:    146652    135941    164754      2674       859       943      1091      3553     30446     39800     67197     57528     84570     85435    112465    111595 
dram[21]:    135987    154398      4915      2720       855       937      1126      1855     28700     29265     56658     75017     93416     83700    110728    111593 
dram[22]:    143205    143401      5532      2777       869       951      1122     10528     37580     27521     54918     55792     82833    101233    119626    118767 
dram[23]:    143928    141621      6074      2833       874       878      1067      8838     26950     36438     63813     62962    109025     90868    117895    127448 
dram[24]:    142180    150309      6661      2885       886       874      1063     26080     44575     34718     62088     71637     90002     89128    135234    117031 
dram[25]:    140453    139801    168466      2558       886       890      1242      7148     34160     32972     70795     61220     88261     97851    116158    115292 
dram[26]:    140028    138011    166722    166882       897       863      1226      5453     32412     32976     60349     59485    105660     87391    114420    124065 
dram[27]:    137825    146754      8415    165116       911       862      1117     22724     41185     31232     58610     68254     86525     85651    131870    113555 
dram[28]:    136066    136081    164935      2607       916       895      1113      3770     30663     29489     67412     57745     84786     94466    112682    111815 
dram[29]:    136058    162291      9582      2684       924       891      1647      2072     28916     29491     56874     56008    102290     83916    110945    120683 
dram[30]:    143267    144114     10199      2794       887       928      1679     19361     37797     27726     55135     64871     83050    101448    128498    118983 
dram[31]:    151971    141702     10616      2825       884       924      1692       370     27167     45324     64029     63179     90219     91085    118111    136290 
average row accesses per activate:
dram[0]: 18.000000 19.500000 21.000000 19.000000 17.000000 19.000000  2.500000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000 
dram[1]: 18.500000 17.500000 21.000000 19.500000 17.000000 19.000000  3.500000  6.000000  1.500000  2.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000 
dram[2]: 18.000000 18.000000 21.500000 19.500000 17.000000 19.000000  3.500000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000 
dram[3]: 17.500000 18.500000 22.000000 19.000000 17.000000 19.000000  3.000000  7.000000  2.500000  1.500000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000 
dram[4]: 18.500000 17.500000 21.500000 19.500000 17.000000 19.000000  3.500000  6.000000  1.500000  2.500000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000 
dram[5]: 18.000000 18.500000 21.500000 19.000000 17.000000 19.000000  3.500000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000 
dram[6]:  9.500000 18.000000 21.000000 19.000000 17.000000 19.000000  4.000000  7.000000  2.500000  1.500000  2.000000  3.000000  2.000000  3.000000  3.000000  2.000000 
dram[7]:  9.250000 17.500000 21.000000 19.000000 17.000000 19.000000  5.000000  5.000000  1.500000  3.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000 
dram[8]:  9.750000 18.500000 21.000000 19.000000 17.000000 19.000000  4.000000  6.000000  2.500000  2.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000 
dram[9]: 19.500000 18.000000 21.500000 20.500000 17.000000 19.000000  4.000000  4.000000  2.000000  2.500000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000 
dram[10]: 19.500000 18.500000 20.000000 20.500000 17.000000 18.000000  6.000000  3.000000  1.500000  2.500000  2.000000  2.000000  3.000000  1.000000  2.000000  4.000000 
dram[11]:  9.750000 19.500000 20.500000 20.000000 17.000000 18.000000  4.000000  2.000000  2.500000  2.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000 
dram[12]: 10.250000 19.000000 14.000000 20.500000 17.000000 18.000000  4.000000  2.000000  2.000000  2.500000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000 
dram[13]: 13.333333 18.500000 13.666667 20.000000 17.000000 18.000000  6.000000  2.000000  1.500000  2.500000  2.000000  2.000000  3.000000  1.000000  2.000000  4.000000 
dram[14]: 13.333333 18.000000 20.000000 20.000000 17.000000 18.000000  4.000000  2.000000  2.500000  2.000000  1.000000  3.000000  3.000000  3.000000  3.000000  2.000000 
dram[15]: 14.000000 18.000000 20.000000 20.000000 17.000000 18.000000  4.000000  1.000000  2.000000  3.000000  4.000000  1.000000  2.000000  2.000000  1.000000  3.000000 
dram[16]: 13.333333 18.000000 20.000000 20.000000 17.000000 19.000000  5.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000 
dram[17]: 19.000000 18.000000 14.333333 22.000000 17.500000 19.000000  4.000000  3.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000 
dram[18]: 20.000000 18.000000 13.666667 22.500000 18.000000 19.000000  5.000000  3.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  1.000000  3.000000 
dram[19]: 19.000000 18.000000 20.500000 22.500000 18.000000 19.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000 
dram[20]: 19.000000 18.000000 20.500000 22.000000 18.000000 19.000000  4.000000  5.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000 
dram[21]: 20.000000 17.000000 20.000000 22.000000 18.000000 19.000000  5.000000  3.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  1.000000  4.000000 
dram[22]: 19.000000 17.500000 20.000000 22.000000 18.000000 19.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  3.000000  3.000000  1.000000 
dram[23]: 10.250000 16.500000 20.000000 21.000000 18.000000 19.000000  3.000000  4.000000  2.000000  2.500000  4.000000  2.000000  1.000000  3.000000  2.000000  2.000000 
dram[24]: 10.250000 17.000000 19.500000 21.000000 18.000000 19.000000  5.000000  3.000000  2.000000  2.500000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000 
dram[25]: 10.000000 17.500000 20.000000 20.000000 18.000000 19.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000 
dram[26]: 19.500000 16.500000 19.500000 20.500000 18.000000 19.000000  4.000000  4.000000  1.000000  2.500000  4.000000  2.000000  1.000000  3.000000  2.000000  2.000000 
dram[27]: 13.666667 17.000000 19.000000 20.500000 18.000000 19.000000  5.000000  3.000000  2.000000  2.500000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000 
dram[28]: 19.000000 17.500000 19.500000 20.000000 18.000000 19.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000 
dram[29]: 20.000000 16.500000 19.000000 20.000000 17.000000 19.000000  6.000000  4.000000  1.000000  2.500000  4.000000  2.000000  1.000000  3.000000  2.000000  3.000000 
dram[30]: 18.500000 17.500000 19.000000 20.000000 19.000000 19.000000  7.000000  2.000000  2.000000  2.500000  2.000000  3.000000  3.000000  2.000000  3.000000  2.000000 
dram[31]: 19.000000 17.000000 19.000000 20.000000 19.000000 19.000000  4.000000  4.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000  3.000000  1.000000 
average row locality = 8283/786 = 10.538168
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29        24        22        34        36         5         5         6         1         2         3         2         2         3         2 
dram[1]:        29        27        24        23        34        36         7         4         3         4         3         2         2         2         2         3 
dram[2]:        28        28        25        23        34        36         7         3         4         4         1         3         4         2         1         3 
dram[3]:        27        29        26        22        34        36         6         5         5         3         2         3         2         2         3         2 
dram[4]:        29        27        25        23        34        36         7         4         3         5         3         2         2         2         2         3 
dram[5]:        28        29        25        22        34        36         7         3         4         4         1         3         4         2         1         3 
dram[6]:        30        28        24        22        34        36         4         5         5         3         2         3         2         3         3         2 
dram[7]:        29        27        24        22        34        36         5         3         3         6         3         2         3         1         2         4 
dram[8]:        29        29        24        22        34        36         4         4         5         4         1         3         3         2         2         2 
dram[9]:        29        28        25        23        34        36         4         3         4         5         3         1         2         3         2         2 
dram[10]:        29        29        24        23        34        35         6         3         3         5         2         2         3         1         2         4 
dram[11]:        29        31        25        22        34        36         4         2         5         4         1         3         3         2         2         2 
dram[12]:        31        30        26        23        34        36         4         2         4         5         3         1         2         3         2         2 
dram[13]:        30        29        25        22        34        36         6         2         3         5         2         2         3         1         2         4 
dram[14]:        30        28        24        22        34        36         4         2         5         4         1         3         3         3         3         2 
dram[15]:        32        28        24        22        34        36         4         1         4         6         4         1         2         2         1         3 
dram[16]:        30        28        24        22        34        38         5         2         4         4         2         3         3         1         2         3 
dram[17]:        28        28        27        24        35        38         4         3         4         4         3         2         1         3         3         2 
dram[18]:        30        28        25        25        36        38         5         3         4         6         3         1         2         2         1         3 
dram[19]:        28        28        25        25        36        38         5         4         4         4         2         3         3         1         2         3 
dram[20]:        28        28        25        24        36        38         4         5         2         4         3         2         1         3         3         2 
dram[21]:        30        28        24        24        36        38         5         3         2         6         3         1         2         2         1         4 
dram[22]:        28        29        24        24        36        38         5         4         2         4         2         3         3         3         3         1 
dram[23]:        31        27        24        22        36        38         3         4         2         5         4         2         1         3         2         2 
dram[24]:        31        28        23        22        36        38         5         3         2         5         2         2         3         2         1         3 
dram[25]:        30        29        24        22        36        38         3         5         3         4         2         2         2         3         3         1 
dram[26]:        29        27        23        23        36        38         4         4         1         5         4         2         1         3         2         2 
dram[27]:        31        28        22        23        36        38         5         3         2         5         2         2         3         2         1         3 
dram[28]:        28        29        23        22        36        38         3         5         3         4         2         2         2         3         3         1 
dram[29]:        30        27        22        22        34        38         4         4         1         5         4         2         1         3         2         3 
dram[30]:        27        29        22        22        36        38         5         2         2         5         2         3         3         2         3         2 
dram[31]:        28        28        22        22        36        38         2         4         3         4         3         1         2         4         3         1 
total reads: 6587
bank skew: 38/1 = 38.00
chip skew: 212/201 = 1.05
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4731      2744       107       103     29851     28435       632       122       965       177       173       177       174       173       172       173
dram[1]:       4476      2954      1779       112     35284     27801       466       115      1507       217       172       176       174       173       174       175
dram[2]:       4536      3107       108       113     28837      2002       485       103      1496       922       178       172       172       174       177       174
dram[3]:       4058      3548       104       108     24996      1868       561       123      1331      1433       173       176       174       173       171       174
dram[4]:       3747      2404       103       102     29712      1768       505       116      1463       936       171       176       173       173       173       174
dram[5]:       4008      2860       107       107     29120      1788       432       103      1599      1108       178       172       173       176       177       172
dram[6]:       4266      2648       108       106     26913      1939       180       124      1400      1686       173       176       173       171       172       173
dram[7]:       3631      2874        99       106     32042      1922       179       102      1721       883       172       173       172       177       176       173
dram[8]:       3335      2153        98       104     32041      1986       181       114      1190      1066       177       172       177       173       173       173
dram[9]:       3283      2873       105        97     25643      1859       178       128      1625      1014       172       177       175       172       173       173
dram[10]:       3200      3576       107        99     30647      2126       176     37599      1455       930       173       173       172       178       173       173
dram[11]:       3104      3293       107        95     30092      2093       201       173       871       914       178       172       177       174       173       173
dram[12]:       3230      3343       217       101     29383      2041       180       173      1339      1044       172       177       176       172       173       173
dram[13]:       3428      3839       212        98     32147      1996       187       176      1519      1041       173       173       172       178       176       172
dram[14]:       2765      3849       108        97     32033      2198       199       173      1123      1099       178       172       177       172       172       175
dram[15]:       2649      3477       105        94     26024      2153       197       178      1738       851       173       178       173       174       177       172
dram[16]:       4054      3882       104        96     31064     22382       196       173      1296      1160       173       172       172       177       173       177
dram[17]:       3763      3957       305        95     29802     26590       193       172      1234      1031       174       173       177       172       172       176
dram[18]:       3654      4163       157        96     24801     25683       190       172      1292       854       173       178       173       173       177       171
dram[19]:       3555      4499       109        98     30632     25963       206       175      1029      1408       173       172       171       177       173       176
dram[20]:       3314      3311       114        96     30493     28883       219       171       173      1199       174       173       177       172       172       176
dram[21]:       3575      3571       110        96     24641     28349       214       172       176       796       174       178       173       173       177       172
dram[22]:       3472      3873       107        97     26767     23026       218       171       173      1310       173       172       172       174       171       177
dram[23]:       3294      4082       109        90     31353     26489       223       171       173       842       173       176       177       173       173       173
dram[24]:       3162      3516       110        90     26501     25838       183       172       173       919       173       173       172       173       178       171
dram[25]:       3451      3904       109        95     27855     22621       197       171       172      1326       173       173       173       174       172       177
dram[26]:       3416      4283       115        96     32486     28457       192       171       178      1094       172       173       177       174       173       173
dram[27]:       2934      3721       105        97     27301     28452       206       172       173       873       174       173       172       173       177       172
dram[28]:       3118      3860       106        95     24350     22810       235       171       172      1310       173       173       173       174       172       177
dram[29]:       3278      3691       100        96     30757     25124       115       171       177       999       173       176       178       172       173       171
dram[30]:       2931      4022       102        96     26946     29032       123       174       173       843       174       171       172       173       175       174
dram[31]:       2578      4361       110        96     24101     25336        94       172       172      1277       172       178       176       173       174       178
maximum mf latency per bank:
dram[0]:        410       327       356       245       379       381       247       175       379       177       177       185       178       177       177       177
dram[1]:        350       403       370       414       308       309       257       183       344       199       178       182       178       177       178       178
dram[2]:        281       346       378       422       402       343       235       174       402       259       178       177       177       178       177       178
dram[3]:        343       353       238       301       308       305       252       185       459       285       178       184       178       177       177       178
dram[4]:        283       346       276       229       325       340       259       186       333       281       177       182       178       177       178       177
dram[5]:        285       328       368       304       320       318       223       174       434       336       178       177       177       178       177       177
dram[6]:        386       336       376       312       246       288       197       190       447       343       178       184       177       177       178       177
dram[7]:        369       407       234       267       277       319       197       173       418       314       177       178       177       177       177       178
dram[8]:        264       275       190       287       312       332       197       176       370       280       177       178       185       177       177       177
dram[9]:        293       268       289       199       466       332       191       174       417       321       179       177       182       177       178       178
dram[10]:        381       413       236       271       348       349       195       177       346       302       177       177       177       178       177       178
dram[11]:        322       315       247       202       373       358       251       177       271       250       178       178       184       179       177       177
dram[12]:        364       336       406       277       398       400       195       178       345       311       177       177       182       177       177       177
dram[13]:        396       407       413       277       408       361       252       177       356       348       177       177       177       178       177       177
dram[14]:        310       314       259       225       384       309       260       178       399       332       178       177       185       178       178       182
dram[15]:        287       324       229       189       328       317       253       178       415       323       179       178       177       178       177       177
dram[16]:        323       351       205       210       610       475       261       178       380       312       178       177       177       177       177       184
dram[17]:        403       343       457       222       475       434       241       177       336       280       178       177       177       179       177       182
dram[18]:        290       321       323       217       307       280       249       178       275       310       177       178       178       177       177       177
dram[19]:        396       349       275       235       343       340       280       185       222       339       178       178       177       177       178       183
dram[20]:        293       305       241       250       401       407       288       178       178       347       177       177       177       177       178       183
dram[21]:        279       312       277       232       424       397       292       177       177       293       178       178       177       177       177       178
dram[22]:        275       320       280       223       637       644       300       178       177       321       178       177       178       177       177       177
dram[23]:        365       415       286       187       548       538       282       177       178       247       178       178       177       177       177       177
dram[24]:        373       403       283       191       403       360       224       178       177       337       177       177       178       177       178       177
dram[25]:        288       330       367       218       450       379       211       179       178       348       178       177       177       177       178       177
dram[26]:        473       423       341       195       301       281       215       178       178       356       177       177       177       178       177       177
dram[27]:        316       364       247       195       300       317       284       177       178       349       178       177       177       178       177       178
dram[28]:        314       345       247       217       349       281       292       177       177       367       177       177       177       178       178       177
dram[29]:        303       349       236       215       503       377       182       177       177       308       177       178       178       178       177       177
dram[30]:        376       397       245       226       301       306       181       178       177       281       178       177       177       177       178       178
dram[31]:        455       532       308       230       402       389       196       183       177       341       177       178       178       177       178       178

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315873 n_act=25 n_pre=9 n_req=260 n_rd=408 n_write=112 bw_util=0.003287
n_activity=2487 dram_eff=0.4182
bk0: 56a 316173i bk1: 58a 316133i bk2: 48a 316040i bk3: 44a 316070i bk4: 68a 316271i bk5: 72a 316234i bk6: 10a 316387i bk7: 10a 316375i bk8: 12a 316384i bk9: 2a 316413i bk10: 4a 316407i bk11: 6a 316401i bk12: 4a 316407i bk13: 4a 316413i bk14: 6a 316408i bk15: 4a 316415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0012736
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315875 n_act=25 n_pre=9 n_req=259 n_rd=410 n_write=108 bw_util=0.003274
n_activity=2438 dram_eff=0.4249
bk0: 58a 316162i bk1: 54a 316134i bk2: 48a 316021i bk3: 46a 316006i bk4: 68a 316274i bk5: 72a 316235i bk6: 14a 316376i bk7: 8a 316372i bk8: 6a 316394i bk9: 8a 316393i bk10: 6a 316404i bk11: 4a 316410i bk12: 4a 316411i bk13: 4a 316412i bk14: 4a 316412i bk15: 6a 316410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00158014
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315873 n_act=25 n_pre=9 n_req=260 n_rd=412 n_write=108 bw_util=0.003287
n_activity=2457 dram_eff=0.4233
bk0: 56a 316170i bk1: 56a 316143i bk2: 50a 316007i bk3: 46a 315994i bk4: 68a 316272i bk5: 72a 316241i bk6: 14a 316382i bk7: 6a 316385i bk8: 8a 316392i bk9: 8a 316389i bk10: 2a 316410i bk11: 6a 316407i bk12: 8a 316403i bk13: 4a 316412i bk14: 2a 316416i bk15: 6a 316410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00146005
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315871 n_act=25 n_pre=9 n_req=261 n_rd=414 n_write=108 bw_util=0.003299
n_activity=2478 dram_eff=0.4213
bk0: 54a 316180i bk1: 58a 316139i bk2: 52a 316055i bk3: 44a 316031i bk4: 68a 316270i bk5: 72a 316223i bk6: 12a 316383i bk7: 10a 316369i bk8: 10a 316390i bk9: 6a 316395i bk10: 4a 316405i bk11: 6a 316399i bk12: 4a 316409i bk13: 4a 316413i bk14: 6a 316410i bk15: 4a 316415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00152326
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315871 n_act=25 n_pre=9 n_req=261 n_rd=414 n_write=108 bw_util=0.003299
n_activity=2463 dram_eff=0.4239
bk0: 58a 316172i bk1: 54a 316157i bk2: 50a 316023i bk3: 46a 316083i bk4: 68a 316268i bk5: 72a 316237i bk6: 14a 316378i bk7: 8a 316372i bk8: 6a 316397i bk9: 10a 316388i bk10: 6a 316404i bk11: 4a 316408i bk12: 4a 316407i bk13: 4a 316411i bk14: 4a 316412i bk15: 6a 316409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139685
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315873 n_act=25 n_pre=9 n_req=260 n_rd=412 n_write=108 bw_util=0.003287
n_activity=2472 dram_eff=0.4207
bk0: 56a 316181i bk1: 58a 316165i bk2: 50a 316045i bk3: 44a 316065i bk4: 68a 316273i bk5: 72a 316231i bk6: 14a 316381i bk7: 6a 316386i bk8: 8a 316393i bk9: 8a 316391i bk10: 2a 316411i bk11: 6a 316406i bk12: 8a 316402i bk13: 4a 316411i bk14: 2a 316416i bk15: 6a 316411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00111558
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315871 n_act=26 n_pre=10 n_req=260 n_rd=412 n_write=108 bw_util=0.003287
n_activity=2480 dram_eff=0.4194
bk0: 60a 316167i bk1: 56a 316158i bk2: 48a 316023i bk3: 44a 316081i bk4: 68a 316274i bk5: 72a 316226i bk6: 8a 316402i bk7: 10a 316357i bk8: 10a 316390i bk9: 6a 316397i bk10: 4a 316406i bk11: 6a 316402i bk12: 4a 316410i bk13: 6a 316409i bk14: 6a 316411i bk15: 4a 316418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0015359
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315875 n_act=26 n_pre=10 n_req=258 n_rd=408 n_write=108 bw_util=0.003261
n_activity=2443 dram_eff=0.4224
bk0: 58a 316163i bk1: 54a 316157i bk2: 48a 316049i bk3: 44a 316035i bk4: 68a 316265i bk5: 72a 316228i bk6: 10a 316394i bk7: 6a 316382i bk8: 6a 316396i bk9: 12a 316383i bk10: 6a 316404i bk11: 4a 316409i bk12: 6a 316406i bk13: 2a 316416i bk14: 4a 316415i bk15: 8a 316407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00140633
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315871 n_act=26 n_pre=10 n_req=260 n_rd=408 n_write=112 bw_util=0.003287
n_activity=2486 dram_eff=0.4183
bk0: 58a 316118i bk1: 58a 316165i bk2: 48a 316047i bk3: 44a 316064i bk4: 68a 316272i bk5: 72a 316221i bk6: 8a 316402i bk7: 8a 316373i bk8: 10a 316391i bk9: 8a 316393i bk10: 2a 316411i bk11: 6a 316406i bk12: 6a 316406i bk13: 4a 316412i bk14: 4a 316413i bk15: 4a 316413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00136524
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315873 n_act=24 n_pre=8 n_req=261 n_rd=408 n_write=114 bw_util=0.003299
n_activity=2469 dram_eff=0.4228
bk0: 58a 316140i bk1: 56a 316156i bk2: 50a 316002i bk3: 46a 316044i bk4: 68a 316272i bk5: 72a 316236i bk6: 8a 316404i bk7: 6a 316389i bk8: 8a 316395i bk9: 10a 316387i bk10: 6a 316403i bk11: 2a 316413i bk12: 4a 316410i bk13: 6a 316407i bk14: 4a 316414i bk15: 4a 316413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00157698
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315879 n_act=24 n_pre=8 n_req=258 n_rd=410 n_write=106 bw_util=0.003261
n_activity=2422 dram_eff=0.4261
bk0: 58a 316126i bk1: 58a 316149i bk2: 48a 316040i bk3: 46a 316047i bk4: 68a 316264i bk5: 70a 316253i bk6: 12a 316396i bk7: 6a 316412i bk8: 6a 316401i bk9: 10a 316388i bk10: 4a 316407i bk11: 4a 316409i bk12: 6a 316405i bk13: 2a 316415i bk14: 4a 316413i bk15: 8a 316404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00129572
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315877 n_act=26 n_pre=10 n_req=257 n_rd=410 n_write=104 bw_util=0.003249
n_activity=2424 dram_eff=0.4241
bk0: 58a 316127i bk1: 62a 316126i bk2: 50a 316057i bk3: 44a 316022i bk4: 68a 316268i bk5: 72a 316256i bk6: 8a 316394i bk7: 4a 316413i bk8: 10a 316391i bk9: 8a 316394i bk10: 2a 316413i bk11: 6a 316406i bk12: 6a 316406i bk13: 4a 316412i bk14: 4a 316412i bk15: 4a 316415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00145057
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315869 n_act=27 n_pre=11 n_req=260 n_rd=416 n_write=104 bw_util=0.003287
n_activity=2461 dram_eff=0.4226
bk0: 62a 316125i bk1: 60a 316162i bk2: 52a 316021i bk3: 46a 316054i bk4: 68a 316264i bk5: 72a 316257i bk6: 8a 316395i bk7: 4a 316412i bk8: 8a 316393i bk9: 10a 316387i bk10: 6a 316403i bk11: 2a 316413i bk12: 4a 316413i bk13: 6a 316411i bk14: 4a 316416i bk15: 4a 316417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143477
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315875 n_act=26 n_pre=10 n_req=258 n_rd=412 n_write=104 bw_util=0.003261
n_activity=2470 dram_eff=0.4178
bk0: 60a 316121i bk1: 58a 316160i bk2: 50a 316055i bk3: 44a 316052i bk4: 68a 316271i bk5: 72a 316265i bk6: 12a 316393i bk7: 4a 316415i bk8: 6a 316402i bk9: 10a 316389i bk10: 4a 316408i bk11: 4a 316408i bk12: 6a 316404i bk13: 2a 316415i bk14: 4a 316413i bk15: 8a 316405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00133364
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315881 n_act=25 n_pre=9 n_req=256 n_rd=408 n_write=104 bw_util=0.003236
n_activity=2420 dram_eff=0.4231
bk0: 60a 316133i bk1: 56a 316166i bk2: 48a 316053i bk3: 44a 316037i bk4: 68a 316267i bk5: 72a 316259i bk6: 8a 316402i bk7: 4a 316413i bk8: 10a 316392i bk9: 8a 316395i bk10: 2a 316412i bk11: 6a 316405i bk12: 6a 316404i bk13: 6a 316407i bk14: 6a 316408i bk15: 4a 316414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00167495
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315881 n_act=25 n_pre=9 n_req=256 n_rd=408 n_write=104 bw_util=0.003236
n_activity=2412 dram_eff=0.4245
bk0: 64a 316118i bk1: 56a 316150i bk2: 48a 316052i bk3: 44a 316056i bk4: 68a 316275i bk5: 72a 316262i bk6: 8a 316397i bk7: 2a 316415i bk8: 8a 316394i bk9: 12a 316383i bk10: 8a 316402i bk11: 2a 316414i bk12: 4a 316411i bk13: 4a 316410i bk14: 2a 316414i bk15: 6a 316411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00111242
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315879 n_act=25 n_pre=9 n_req=257 n_rd=410 n_write=104 bw_util=0.003249
n_activity=2429 dram_eff=0.4232
bk0: 60a 316134i bk1: 56a 316166i bk2: 48a 316077i bk3: 44a 316047i bk4: 68a 316277i bk5: 76a 316244i bk6: 10a 316390i bk7: 4a 316409i bk8: 8a 316390i bk9: 8a 316389i bk10: 4a 316406i bk11: 6a 316405i bk12: 6a 316410i bk13: 2a 316418i bk14: 4a 316413i bk15: 6a 316407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00133364
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315867 n_act=25 n_pre=9 n_req=263 n_rd=418 n_write=108 bw_util=0.003325
n_activity=2479 dram_eff=0.4244
bk0: 56a 316128i bk1: 56a 316183i bk2: 54a 316059i bk3: 48a 316005i bk4: 70a 316264i bk5: 76a 316229i bk6: 8a 316400i bk7: 6a 316406i bk8: 8a 316392i bk9: 8a 316392i bk10: 6a 316399i bk11: 4a 316407i bk12: 2a 316415i bk13: 6a 316409i bk14: 6a 316412i bk15: 4a 316417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00147585
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315861 n_act=25 n_pre=9 n_req=266 n_rd=424 n_write=108 bw_util=0.003363
n_activity=2500 dram_eff=0.4256
bk0: 60a 316127i bk1: 56a 316158i bk2: 50a 316073i bk3: 50a 316001i bk4: 72a 316258i bk5: 76a 316249i bk6: 10a 316396i bk7: 6a 316406i bk8: 8a 316392i bk9: 12a 316381i bk10: 6a 316406i bk11: 2a 316414i bk12: 4a 316409i bk13: 4a 316409i bk14: 2a 316416i bk15: 6a 316414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00164967
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315865 n_act=24 n_pre=8 n_req=265 n_rd=422 n_write=108 bw_util=0.00335
n_activity=2466 dram_eff=0.4298
bk0: 56a 316131i bk1: 56a 316158i bk2: 50a 316053i bk3: 50a 315948i bk4: 72a 316262i bk5: 76a 316252i bk6: 10a 316388i bk7: 8a 316401i bk8: 8a 316392i bk9: 8a 316391i bk10: 4a 316407i bk11: 6a 316405i bk12: 6a 316409i bk13: 2a 316415i bk14: 4a 316411i bk15: 6a 316406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00154222
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315873 n_act=23 n_pre=7 n_req=262 n_rd=416 n_write=108 bw_util=0.003312
n_activity=2452 dram_eff=0.4274
bk0: 56a 316137i bk1: 56a 316174i bk2: 50a 316040i bk3: 48a 315979i bk4: 72a 316266i bk5: 76a 316253i bk6: 8a 316393i bk7: 10a 316399i bk8: 4a 316412i bk9: 8a 316393i bk10: 6a 316401i bk11: 4a 316406i bk12: 2a 316413i bk13: 6a 316407i bk14: 6a 316410i bk15: 4a 316416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00163703
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315875 n_act=23 n_pre=7 n_req=261 n_rd=418 n_write=104 bw_util=0.003299
n_activity=2386 dram_eff=0.4376
bk0: 60a 316126i bk1: 56a 316174i bk2: 48a 316040i bk3: 48a 316005i bk4: 72a 316252i bk5: 76a 316243i bk6: 10a 316386i bk7: 6a 316406i bk8: 4a 316409i bk9: 12a 316385i bk10: 6a 316406i bk11: 2a 316413i bk12: 4a 316410i bk13: 4a 316409i bk14: 2a 316416i bk15: 8a 316407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00165599
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315875 n_act=23 n_pre=7 n_req=261 n_rd=418 n_write=104 bw_util=0.003299
n_activity=2400 dram_eff=0.435
bk0: 56a 316137i bk1: 58a 316169i bk2: 48a 316080i bk3: 48a 315979i bk4: 72a 316253i bk5: 76a 316222i bk6: 10a 316382i bk7: 8a 316400i bk8: 4a 316409i bk9: 8a 316393i bk10: 4a 316409i bk11: 6a 316404i bk12: 6a 316408i bk13: 6a 316405i bk14: 6a 316408i bk15: 2a 316418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00193726
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315877 n_act=25 n_pre=9 n_req=258 n_rd=412 n_write=104 bw_util=0.003261
n_activity=2409 dram_eff=0.4284
bk0: 62a 316114i bk1: 54a 316184i bk2: 48a 316069i bk3: 44a 316012i bk4: 72a 316256i bk5: 76a 316245i bk6: 6a 316405i bk7: 8a 316402i bk8: 4a 316409i bk9: 10a 316392i bk10: 8a 316399i bk11: 4a 316411i bk12: 2a 316415i bk13: 6a 316407i bk14: 4a 316414i bk15: 4a 316416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00159594
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315877 n_act=25 n_pre=9 n_req=258 n_rd=412 n_write=104 bw_util=0.003261
n_activity=2413 dram_eff=0.4277
bk0: 62a 316107i bk1: 56a 316169i bk2: 46a 316068i bk3: 44a 316010i bk4: 72a 316259i bk5: 76a 316240i bk6: 10a 316395i bk7: 6a 316405i bk8: 4a 316410i bk9: 10a 316387i bk10: 4a 316407i bk11: 4a 316411i bk12: 6a 316409i bk13: 4a 316413i bk14: 2a 316417i bk15: 6a 316411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00140633
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315879 n_act=25 n_pre=9 n_req=257 n_rd=414 n_write=100 bw_util=0.003249
n_activity=2413 dram_eff=0.426
bk0: 60a 316128i bk1: 58a 316173i bk2: 48a 316025i bk3: 44a 316050i bk4: 72a 316260i bk5: 76a 316240i bk6: 6a 316397i bk7: 10a 316397i bk8: 6a 316404i bk9: 8a 316393i bk10: 4a 316407i bk11: 4a 316409i bk12: 4a 316412i bk13: 6a 316407i bk14: 6a 316413i bk15: 2a 316419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00154854
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315889 n_act=23 n_pre=7 n_req=254 n_rd=408 n_write=100 bw_util=0.003211
n_activity=2363 dram_eff=0.43
bk0: 58a 316125i bk1: 54a 316156i bk2: 46a 316025i bk3: 46a 316055i bk4: 72a 316263i bk5: 76a 316251i bk6: 8a 316389i bk7: 8a 316401i bk8: 2a 316414i bk9: 10a 316390i bk10: 8a 316399i bk11: 4a 316409i bk12: 2a 316414i bk13: 6a 316406i bk14: 4a 316412i bk15: 4a 316416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00207315
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315883 n_act=24 n_pre=8 n_req=256 n_rd=412 n_write=100 bw_util=0.003236
n_activity=2421 dram_eff=0.423
bk0: 62a 316119i bk1: 56a 316188i bk2: 44a 316081i bk3: 46a 316050i bk4: 72a 316265i bk5: 76a 316253i bk6: 10a 316385i bk7: 6a 316406i bk8: 4a 316410i bk9: 10a 316387i bk10: 4a 316408i bk11: 4a 316410i bk12: 6a 316405i bk13: 4a 316411i bk14: 2a 316417i bk15: 6a 316412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0017666
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315889 n_act=23 n_pre=7 n_req=254 n_rd=408 n_write=100 bw_util=0.003211
n_activity=2343 dram_eff=0.4336
bk0: 56a 316137i bk1: 58a 316186i bk2: 46a 316060i bk3: 44a 316017i bk4: 72a 316263i bk5: 76a 316242i bk6: 6a 316391i bk7: 10a 316397i bk8: 6a 316407i bk9: 8a 316392i bk10: 4a 316407i bk11: 4a 316408i bk12: 4a 316409i bk13: 6a 316405i bk14: 6a 316409i bk15: 2a 316421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00152642
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315889 n_act=23 n_pre=7 n_req=254 n_rd=404 n_write=104 bw_util=0.003211
n_activity=2392 dram_eff=0.4247
bk0: 60a 316142i bk1: 54a 316189i bk2: 44a 316084i bk3: 44a 316053i bk4: 68a 316263i bk5: 76a 316253i bk6: 8a 316373i bk7: 8a 316401i bk8: 2a 316414i bk9: 10a 316392i bk10: 8a 316399i bk11: 4a 316409i bk12: 2a 316413i bk13: 6a 316407i bk14: 4a 316413i bk15: 6a 316412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00144109
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315883 n_act=23 n_pre=7 n_req=257 n_rd=406 n_write=108 bw_util=0.003249
n_activity=2400 dram_eff=0.4283
bk0: 54a 316151i bk1: 58a 316151i bk2: 44a 316086i bk3: 44a 316051i bk4: 72a 316223i bk5: 76a 316248i bk6: 10a 316370i bk7: 4a 316411i bk8: 4a 316410i bk9: 10a 316386i bk10: 4a 316407i bk11: 6a 316405i bk12: 6a 316406i bk13: 4a 316411i bk14: 6a 316406i bk15: 4a 316413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0015043
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316427 n_nop=315887 n_act=23 n_pre=7 n_req=255 n_rd=402 n_write=108 bw_util=0.003223
n_activity=2394 dram_eff=0.4261
bk0: 56a 316152i bk1: 56a 316161i bk2: 44a 316080i bk3: 44a 316064i bk4: 72a 316233i bk5: 76a 316246i bk6: 4a 316365i bk7: 8a 316402i bk8: 6a 316407i bk9: 8a 316393i bk10: 6a 316403i bk11: 2a 316411i bk12: 4a 316409i bk13: 8a 316401i bk14: 6a 316412i bk15: 2a 316420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0015675

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12747, Miss = 204, Miss_rate = 0.016, Pending_hits = 38, Reservation_fails = 8
L2_cache_bank[1]: Access = 14190, Miss = 205, Miss_rate = 0.014, Pending_hits = 46, Reservation_fails = 18
L2_cache_bank[2]: Access = 7265, Miss = 206, Miss_rate = 0.028, Pending_hits = 46, Reservation_fails = 34
L2_cache_bank[3]: Access = 6715, Miss = 207, Miss_rate = 0.031, Pending_hits = 52, Reservation_fails = 47
L2_cache_bank[4]: Access = 7469, Miss = 207, Miss_rate = 0.028, Pending_hits = 40, Reservation_fails = 38
L2_cache_bank[5]: Access = 7595, Miss = 206, Miss_rate = 0.027, Pending_hits = 45, Reservation_fails = 41
L2_cache_bank[6]: Access = 6703, Miss = 206, Miss_rate = 0.031, Pending_hits = 40, Reservation_fails = 27
L2_cache_bank[7]: Access = 7553, Miss = 204, Miss_rate = 0.027, Pending_hits = 42, Reservation_fails = 8
L2_cache_bank[8]: Access = 7490, Miss = 204, Miss_rate = 0.027, Pending_hits = 41, Reservation_fails = 26
L2_cache_bank[9]: Access = 6598, Miss = 204, Miss_rate = 0.031, Pending_hits = 48, Reservation_fails = 62
L2_cache_bank[10]: Access = 8468, Miss = 205, Miss_rate = 0.024, Pending_hits = 49, Reservation_fails = 23
L2_cache_bank[11]: Access = 7648, Miss = 205, Miss_rate = 0.027, Pending_hits = 30, Reservation_fails = 27
L2_cache_bank[12]: Access = 7310, Miss = 208, Miss_rate = 0.028, Pending_hits = 39, Reservation_fails = 25
L2_cache_bank[13]: Access = 7784, Miss = 206, Miss_rate = 0.026, Pending_hits = 42, Reservation_fails = 11
L2_cache_bank[14]: Access = 7704, Miss = 204, Miss_rate = 0.026, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[15]: Access = 6567, Miss = 204, Miss_rate = 0.031, Pending_hits = 38, Reservation_fails = 9
L2_cache_bank[16]: Access = 12345, Miss = 205, Miss_rate = 0.017, Pending_hits = 48, Reservation_fails = 39
L2_cache_bank[17]: Access = 13270, Miss = 209, Miss_rate = 0.016, Pending_hits = 55, Reservation_fails = 80
L2_cache_bank[18]: Access = 12362, Miss = 212, Miss_rate = 0.017, Pending_hits = 49, Reservation_fails = 51
L2_cache_bank[19]: Access = 12886, Miss = 211, Miss_rate = 0.016, Pending_hits = 45, Reservation_fails = 12
L2_cache_bank[20]: Access = 13045, Miss = 208, Miss_rate = 0.016, Pending_hits = 45, Reservation_fails = 28
L2_cache_bank[21]: Access = 12151, Miss = 209, Miss_rate = 0.017, Pending_hits = 39, Reservation_fails = 18
L2_cache_bank[22]: Access = 11727, Miss = 209, Miss_rate = 0.018, Pending_hits = 52, Reservation_fails = 25
L2_cache_bank[23]: Access = 13782, Miss = 206, Miss_rate = 0.015, Pending_hits = 69, Reservation_fails = 62
L2_cache_bank[24]: Access = 12642, Miss = 206, Miss_rate = 0.016, Pending_hits = 52, Reservation_fails = 44
L2_cache_bank[25]: Access = 11763, Miss = 207, Miss_rate = 0.018, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[26]: Access = 13687, Miss = 204, Miss_rate = 0.015, Pending_hits = 33, Reservation_fails = 16
L2_cache_bank[27]: Access = 12689, Miss = 206, Miss_rate = 0.016, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[28]: Access = 11161, Miss = 204, Miss_rate = 0.018, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[29]: Access = 12676, Miss = 202, Miss_rate = 0.016, Pending_hits = 40, Reservation_fails = 7
L2_cache_bank[30]: Access = 13595, Miss = 203, Miss_rate = 0.015, Pending_hits = 33, Reservation_fails = 5
L2_cache_bank[31]: Access = 11646, Miss = 201, Miss_rate = 0.017, Pending_hits = 43, Reservation_fails = 0
L2_total_cache_accesses = 331233
L2_total_cache_misses = 6587
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 1413
L2_total_cache_reservation_fails = 791
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 685
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 106
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=474479
icnt_total_pkts_simt_to_mem=875527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 662462
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1349991
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000258944
	minimum = 0 (at node 0)
	maximum = 0.00608519 (at node 13)
Accepted packet rate average = 0.000258944
	minimum = 0 (at node 0)
	maximum = 0.00608519 (at node 13)
Injected flit rate average = 0.000647361
	minimum = 0 (at node 0)
	maximum = 0.0121704 (at node 16)
Accepted flit rate average= 0.000647361
	minimum = 0 (at node 0)
	maximum = 0.0223124 (at node 13)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5014 (13 samples)
	minimum = 6 (13 samples)
	maximum = 83.5385 (13 samples)
Network latency average = 12.1848 (13 samples)
	minimum = 6 (13 samples)
	maximum = 72 (13 samples)
Flit latency average = 11.6263 (13 samples)
	minimum = 6 (13 samples)
	maximum = 68.3077 (13 samples)
Fragmentation average = 1.9772e-05 (13 samples)
	minimum = 0 (13 samples)
	maximum = 7.30769 (13 samples)
Injected packet rate average = 0.0218145 (13 samples)
	minimum = 0.0103563 (13 samples)
	maximum = 0.0549853 (13 samples)
Accepted packet rate average = 0.0218145 (13 samples)
	minimum = 0.0103563 (13 samples)
	maximum = 0.0549853 (13 samples)
Injected flit rate average = 0.0531504 (13 samples)
	minimum = 0.0213221 (13 samples)
	maximum = 0.166258 (13 samples)
Accepted flit rate average = 0.0531504 (13 samples)
	minimum = 0.0269737 (13 samples)
	maximum = 0.131715 (13 samples)
Injected packet size average = 2.43647 (13 samples)
Accepted packet size average = 2.43647 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 22 sec (142 sec)
gpgpu_simulation_rate = 140652 (inst/sec)
gpgpu_simulation_rate = 2926 (cycle/sec)
