%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$C:\Users\alex\AppData\Local\Temp\s7mc.obj
end_init CODE 0 C0 C0 4 1
reset_vec CODE 0 0 0 6 1
config CONFIG 0 FFF8 FFF8 8 1
$dist/UseXC8/debug\PIC_Master.X.debug.obj
intcodelo CODE 0 18 18 A8 1
intcode CODE 0 8 8 10 1
text59 CODE 0 1A98 1A98 6 1
text58 CODE 0 1814 1814 32 1
text57 CODE 0 1A44 1A44 10 1
text56 CODE 0 161E 161E 3E 1
text55 CODE 0 1448 1448 60 1
text54 CODE 0 1550 1550 50 1
text53 CODE 0 ACE ACE 11E 1
text52 CODE 0 177A 177A 36 1
text51 CODE 0 CD8 CD8 EC 1
text50 CODE 0 18A2 18A2 2E 1
text49 CODE 0 1A8A 1A8A 8 1
text48 CODE 0 1A82 1A82 8 1
text47 CODE 0 1A7A 1A7A 8 1
text46 CODE 0 C4 C4 4AC 1
text45 CODE 0 1A22 1A22 12 1
text44 CODE 0 12B4 12B4 6E 1
intcode_body CODE 0 1236 1236 7E 1
text42 CODE 0 1A10 1A10 12 1
text41 CODE 0 15A0 15A0 40 1
text40 CODE 0 F62 F62 AA 1
text39 CODE 0 1974 1974 24 1
text38 CODE 0 19FE 19FE 12 1
text37 CODE 0 18D0 18D0 2C 1
text36 CODE 0 832 832 17E 1
text35 CODE 0 DC4 DC4 D2 1
text34 CODE 0 1926 1926 28 1
text33 CODE 0 E96 E96 CC 1
text32 CODE 0 100C 100C 98 1
text30 CODE 0 194E 194E 26 1
text29 CODE 0 1698 1698 3C 1
text28 CODE 0 1500 1500 50 1
text27 CODE 0 9B0 9B0 11E 1
text26 CODE 0 1744 1744 36 1
text25 CODE 0 170E 170E 36 1
text24 CODE 0 19D8 19D8 14 1
text23 CODE 0 17E2 17E2 32 1
text22 CODE 0 1A34 1A34 10 1
text21 CODE 0 15E0 15E0 3E 1
text20 CODE 0 165C 165C 3C 1
text19 CODE 0 1386 1386 62 1
text18 CODE 0 1A92 1A92 6 1
text17 CODE 0 1A72 1A72 8 1
text16 CODE 0 13E8 13E8 60 1
text15 CODE 0 11B6 11B6 80 1
text14 CODE 0 1322 1322 64 1
text13 CODE 0 14A8 14A8 58 1
text12 CODE 0 19EC 19EC 12 1
text11 CODE 0 1A54 1A54 E 1
text10 CODE 0 BEC BEC EC 1
text9 CODE 0 1874 1874 2E 1
text8 CODE 0 1A6A 1A6A 8 1
text7 CODE 0 1A62 1A62 8 1
text6 CODE 0 16D4 16D4 3A 1
text5 CODE 0 1846 1846 2E 1
text4 CODE 0 19B8 19B8 20 1
text3 CODE 0 10A4 10A4 8E 1
text2 CODE 0 1998 1998 20 1
text1 CODE 0 17B0 17B0 32 1
text0 CODE 0 570 570 2C2 1
cstackCOMRAM COMRAM 1 1 1 43 1
cstackBANK0 BANK0 1 60 60 32 1
cstackBANK1 BANK1 1 100 100 C8 1
bssBANK5 BANK5 1 500 500 8A 1
bssBANK4 BANK4 1 400 400 8A 1
bssBANK3 BANK3 1 300 300 8A 1
bssBANK2 BANK2 1 200 200 8A 1
dataBANK0 BANK0 1 92 92 2A 1
bssBANK0 BANK0 1 BC BC 13 1
dataCOMRAM COMRAM 1 50 50 1 1
bssCOMRAM COMRAM 1 44 44 C 1
cinit CODE 0 1132 1132 84 1
nvBANK0 BANK0 1 CF CF 2 1
idataBANK0 CODE 0 18FC 18FC 2A 1
idataCOMRAM CODE 0 1A9E 1A9E 1 1
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
BANK0 000D1-000FF 1
BANK1 001C8-001FF 1
BANK10 00A00-00AFF 1
BANK11 00B00-00BFF 1
BANK12 00C00-00CFF 1
BANK13 00D00-00DFF 1
BANK14 00E00-00EBF 1
BANK2 0028A-002FF 1
BANK3 0038A-003FF 1
BANK4 0048A-004FF 1
BANK5 0058A-005FF 1
BANK6 00600-006FF 1
BANK7 00700-007FF 1
BANK8 00800-008FF 1
BANK9 00900-009FF 1
BIGRAM 00051-0005F 1
BIGRAM 000D1-000FF 1
BIGRAM 001C8-001FF 1
BIGRAM 0028A-002FF 1
BIGRAM 0038A-003FF 1
BIGRAM 0048A-004FF 1
BIGRAM 0058A-00EBF 1
CODE 00006-00007 1
CODE 01A9F-0FFF7 1
COMRAM 00051-0005F 1
CONST 00006-00007 1
CONST 01A9F-0FFF7 1
MEDIUMCONST 01A9F-0FFF7 1
RAM 000D1-000FF 1
RAM 001C8-001FF 1
RAM 0028A-002FF 1
RAM 0038A-003FF 1
RAM 0048A-004FF 1
RAM 0058A-00EBF 1
SFR 00EC0-00FFC 1
SMALLCONST 01A9F-0FFF7 1
STACK 00A00-00EBF 1
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <file name>:<line number> <address> <psect name> <class name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/UseXC8/debug\PIC_Master.X.debug.obj
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":86 8 intcode CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":23 8 intcode CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":131 18 intcodelo CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":31 18 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":134 5C intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":135 60 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":139 62 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":143 66 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":144 6A intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":148 6C intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":153 70 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":158 76 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":165 7A intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":132 C4 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":133 C4 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":140 C8 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":143 CE text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":147 D4 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":152 D6 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":153 104 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":154 108 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":156 112 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":162 116 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":163 118 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":169 122 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":170 138 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":171 14E text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":172 166 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":173 168 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":179 180 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":181 180 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":183 184 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":185 19A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":187 19C text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":189 1A0 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":191 1B6 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":194 1B8 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":197 1D8 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":198 1EE text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":200 204 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":202 206 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":204 206 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":209 20A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":210 244 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":212 258 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":214 270 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":216 288 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":220 28A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":225 28E text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":226 294 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":216 296 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":230 2A2 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":232 2AA text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":233 2C0 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":234 2D6 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":237 2D8 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":242 2F0 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":245 2F0 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":247 2F2 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":248 308 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":250 30A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":252 30A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":254 30E text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":256 324 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":258 326 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":260 32A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":262 340 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":265 342 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":267 362 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":268 378 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":270 37A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":272 37A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":274 37E text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":275 380 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":276 396 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":277 3AC text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":278 3AE text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":280 3AE text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":282 3B0 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":283 3C6 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":284 3DC text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":286 3DE text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":288 3DE text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":293 3E2 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":294 414 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":297 428 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":299 440 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":302 478 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":304 47C text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":305 4B2 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":306 4C8 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":307 4CA text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":309 4CA text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":310 4CC text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":311 4E2 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":315 4E4 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":317 4E4 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":318 4E6 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":319 4FC text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":320 512 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":324 528 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":147 52A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":187 570 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":213 570 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":221 574 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":236 576 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":239 58A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":242 59E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":246 5A2 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":247 5A6 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":260 5AA text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":267 5B0 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":276 5BC text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":278 5BE text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":281 5C0 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":291 5C2 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":306 5C8 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":332 5CA text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":342 5CE text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":352 5D2 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":357 5D6 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":358 5DC text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":381 5E2 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":389 5E6 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":390 610 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":401 618 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":402 658 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":406 65A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":412 66E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":413 672 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":427 674 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":428 67A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":429 67E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":430 682 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":435 684 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":436 68A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":442 68E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":443 694 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":444 69A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":424 69C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":398 6B4 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":461 6D0 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":462 6FA text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":475 702 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":476 742 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":482 744 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":483 74A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":484 74E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":489 762 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":490 768 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":491 76C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":492 770 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":497 784 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":498 78A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":499 78E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":501 7A2 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":504 7A2 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":505 7A8 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":506 7AC text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":512 7C0 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":515 800 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":470 802 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":54 832 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":64 832 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":66 836 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":67 84A text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":69 84E text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":71 85E text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":73 862 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":74 866 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":75 86A text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":77 87C text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":82 882 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":85 888 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":87 896 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":88 8AA text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":89 8AC text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":91 8B2 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":94 8C6 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":97 8CA text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":98 8CE text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":103 8E2 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":106 8E4 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":110 8EA text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":111 8EE text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":113 8F0 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":117 904 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":118 908 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":119 918 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":122 92A text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":125 93E text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":126 942 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":135 954 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":137 96C text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":135 994 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":140 99A text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":141 9AE text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":63 9B0 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":72 9B0 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":73 9C8 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":74 9E2 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":76 9F0 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":77 A0C text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":80 A10 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":81 A34 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":87 A68 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":89 A9A text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":91 AB8 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":92 AC4 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":94 ACA text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":63 ACE text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":72 ACE text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":73 AE6 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":74 B00 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":76 B0E text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":77 B2A text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":80 B2E text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":81 B52 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":87 B86 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":89 BB8 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":91 BD6 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":92 BE2 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":94 BE8 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":24 BEC text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":28 BEC text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":38 BF6 text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":39 C0E text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":41 C28 text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":42 C36 text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":46 C3A text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":47 C52 text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":55 C6A text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":56 C96 text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":59 CC8 text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":60 CD4 text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":24 CD8 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":28 CD8 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":38 CE2 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":39 CFA text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":41 D14 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":42 D22 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":46 D26 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":47 D3E text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":55 D56 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":56 D82 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":59 DB4 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":60 DC0 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":63 DC4 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":72 DC4 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":73 DD4 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":74 DE4 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":76 DF2 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":77 E06 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":80 E0A text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":81 E20 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":87 E48 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":89 E6A text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":91 E82 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":92 E8E text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":94 E92 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":365 E96 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":371 E96 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":372 E9A text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":373 EA0 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":375 EA6 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":377 EAA text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":379 EB0 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":381 EDE text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":382 F00 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":385 F02 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":387 F34 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":377 F48 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":389 F50 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":391 F54 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":24 F62 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":28 F62 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":38 F68 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":39 F78 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":41 F88 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":42 F96 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":46 F9A text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":47 FAA text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":55 FBA text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":56 FDA text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":59 FFC text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":60 1008 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":174 100C text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":183 100C text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":185 1010 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":187 1016 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":188 102E text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":190 1036 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":191 1038 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":192 103A text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":194 1044 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":195 1058 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":196 105C text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":198 1060 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":199 1074 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":200 1076 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":202 107C text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":220 1082 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":221 1096 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":222 1098 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":224 109E text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":17 10A4 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":21 10A4 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":23 10B6 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":25 10C8 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":27 10DA text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":29 10EE text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":30 1104 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":31 111A text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":44 1130 text3 CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6111 1132 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6113 1132 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6116 1132 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6196 1132 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6197 1136 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6198 1138 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6199 1138 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6200 113A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6201 113C cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6204 113E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6205 1142 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6206 1144 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6207 1144 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6208 1146 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6209 1148 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6212 114A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6213 114E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6214 1150 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6215 1150 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6216 1152 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6217 1154 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6220 1156 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6221 115A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6222 115C cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6223 115C cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6224 115E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6225 1160 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6228 1162 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6229 1166 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6230 1168 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6231 1168 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6232 116A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6233 116C cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6236 116E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6237 1172 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6238 1174 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6239 1174 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6240 1176 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6241 1178 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6246 117A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6247 117C cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6248 117E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6249 1180 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6250 1182 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6251 1184 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6252 1186 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6253 118A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6254 118E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6255 118E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6256 1190 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6257 1194 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6258 1196 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6259 1198 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6263 119A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6264 119C cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6265 119E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6266 11A0 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6267 11A2 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6268 11A4 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6269 11A6 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6270 11A8 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6276 11AC cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6278 11AC cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6279 11AE cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6280 11B0 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7mc.":6281 11B2 cinit CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":331 11B6 text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":332 11B6 text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":333 11C6 text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":334 11DC text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":335 11F2 text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":336 1208 text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":337 121E text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":338 1234 text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":86 1236 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":91 1262 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":93 1266 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":98 1268 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":102 126C intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":103 1270 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":108 1272 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":118 1276 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":119 127A intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":16 12B4 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":28 12B4 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":30 12C4 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":31 12F8 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":32 1304 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":14 1322 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":17 1322 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":18 1338 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":19 134E text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":20 135E text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":19 1378 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":256 1386 text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":257 1386 text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":263 1396 text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":265 139C text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":266 13B6 text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":272 13BE text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":273 13D8 text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":279 13E0 text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":14 13E8 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":17 13EC text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":19 13F4 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":20 13F6 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":22 13F8 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":24 13FC text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":25 13FE text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":27 1400 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":28 1418 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":29 142E text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":31 1444 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":33 1446 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":226 1448 text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":228 1448 text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":233 1450 text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":238 1460 text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":245 1470 text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":248 148A text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":251 14A2 text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":252 14A6 text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":194 14A8 text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":195 14A8 text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":196 14AE text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":197 14C2 text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":198 14D6 text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":199 14EA text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":200 14FE text13 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":11 1500 text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":24 1500 text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":25 150C text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 1518 text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":27 151A text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 153A text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":32 154C text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 154E text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":11 1550 text54 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":24 1550 text54 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":25 155C text54 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 1568 text54 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":27 156A text54 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 158A text54 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":32 159C text54 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 159E text54 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":11 15A0 text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":24 15A0 text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":25 15A8 text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 15B0 text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":27 15B2 text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 15CE text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":32 15DC text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 15DE text41 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":33 15E0 text21 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":34 15E0 text21 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":35 15E4 text21 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":36 15F2 text21 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":37 1602 text21 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":39 1610 text21 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":33 161E text56 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":34 161E text56 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":35 1622 text56 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":36 1630 text56 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":37 1640 text56 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":39 164E text56 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":43 165C text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":44 165C text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":45 167C text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":47 168A text20 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":43 1698 text29 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":45 169C text29 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":47 16A4 text29 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":49 16B6 text29 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":50 16BA text29 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":52 16BE text29 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":54 16C0 text29 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":55 16C6 text29 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":56 16CA text29 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":57 16CA text29 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":88 16CC text29 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":89 16CE text29 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":91 16D0 text29 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":93 16D2 text29 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":47 16D4 text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":49 16D8 text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":55 16FE text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":58 1702 text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":60 1706 text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":61 170A text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":112 170E text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":118 1712 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":135 1744 text26 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":141 1748 text26 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":183 177A text52 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":189 177E text52 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":9 17B0 text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":10 17B0 text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":12 17BC text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":15 17C8 text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":220 17E2 text23 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":221 17E2 text23 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":220 1814 text58 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":221 1814 text58 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":150 1846 text5 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":156 184A text5 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":174 1874 text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":180 1878 text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":126 18A2 text50 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":132 18A6 text50 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":41 18D0 text37 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":52 18D0 text37 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":53 18DC text37 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":56 18EE text37 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":58 18FA text37 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":159 1926 text34 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":165 1928 text34 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":18 194E text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":20 1952 text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":21 195A text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":22 195E text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":23 1962 text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":25 1964 text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":26 196A text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":27 196E text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":28 196E text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":30 1970 text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":31 1972 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":103 1974 text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":109 1976 text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":22 1998 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":24 1998 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":25 199A text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":27 199C text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":28 199E text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":31 19A0 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":32 19A4 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":34 19A8 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":35 19AA text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":38 19AC text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":40 19AE text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":41 19B0 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":43 19B2 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":44 19B4 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":47 19B6 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":160 19B8 text4 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":162 19B8 text4 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":169 19D4 text4 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":171 19D6 text4 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\d1ktcyx.c":8 19D8 text24 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\d1ktcyx.c":10 19DC text24 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\d1ktcyx.c":11 19DC text24 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\d1ktcyx.c":12 19E4 text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":9 19EC text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":10 19EC text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":11 19FC text12 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":14 19FE text38 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":18 19FE text38 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":20 1A06 text38 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":21 1A0A text38 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":22 1A0E text38 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":15 1A10 text42 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":19 1A10 text42 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":20 1A14 text42 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":22 1A18 text42 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":23 1A20 text42 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":16 1A22 text45 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":20 1A22 text45 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":22 1A2A text45 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":23 1A2E text45 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":24 1A32 text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":25 1A34 text22 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":26 1A34 text22 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":25 1A44 text57 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":26 1A44 text57 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer0_thread.c":9 1A54 text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer0_thread.c":12 1A54 text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer0_thread.c":17 1A60 text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":38 1A62 text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":40 1A62 text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":41 1A64 text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":42 1A66 text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":43 1A68 text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":17 1A6A text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":19 1A6A text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":20 1A6C text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":21 1A6E text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":22 1A70 text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":14 1A72 text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":17 1A72 text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":18 1A74 text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":20 1A76 text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":23 1A78 text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":31 1A7A text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":33 1A7A text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":34 1A7C text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":35 1A7E text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":36 1A80 text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":24 1A82 text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":26 1A82 text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":27 1A84 text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":28 1A86 text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":29 1A88 text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":10 1A8A text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":12 1A8A text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":13 1A8C text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":14 1A8E text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":15 1A90 text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":3 1A92 text18 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":5 1A92 text18 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":8 1A96 text18 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":202 1A98 text59 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":204 1A98 text59 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":213 1A9A text59 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":216 1A9C text59 CODE
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
ReadTimer1@timer 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_sendmsg@length 119 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainHigh_sendmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_XINST$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@maxlength D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@maxlength 6C 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi1_send_msg 100C 0 CODE 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@tlength 12 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@tlength 71 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_blip1 1A72 0 CODE 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainHigh_MQ 300 0 BANK3 1 bssBANK3 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@tlength 15 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@tlength 74 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__S0 10000 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__S1 58A 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__S2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_send_msg DC4 0 CODE 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSWDTPS$G2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@err_1994 7F 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSP1STATbits FC7 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintentry 0 0 ABS 0 intentry dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintentry 0 0 ABS 0 intentry dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_recvmsg@maxlength 11C 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@d 7 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@d 66 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_i2c 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
main@uart_response 150 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainHigh_sendmsg 18D0 0 CODE 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer1_lthread 1132 0 CODE 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_timer1_lthread 19EC 0 CODE 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_receive_interrupt_handler 832 0 CODE 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_blip1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_int_handler@result 1B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_LATB F8A 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainHigh_recvmsg 177A 0 CODE 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_FromMainHigh_recvmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainHigh_recvmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_main 570 0 CODE 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_blip4 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_blip 1A8A 0 CODE 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
___sp 0 0 STACK 2 stack C:\Users\alex\AppData\Local\Temp\s7mc.obj
_timer0_int_handler 12B4 0 CODE 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
init_i2c@ic 100 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_timer1_int_handler 18D0 0 CODE 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
start C0 0 CODE 0 init C:\Users\alex\AppData\Local\Temp\s7mc.obj
__size_of_uart_transmit_interrupt_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_MQ_Main_Willing_to_block BC 0 BANK0 1 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@d1 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@d1 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainHigh_MQ 500 0 BANK5 1 bssBANK5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer0_int_handler 1322 0 CODE 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR0H FD7 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR1H FCF 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR0L FD6 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR1L FCE 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
?_in_high_int 100 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISB F93 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISD F95 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hirdata 0 0 CODE 0 irdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lirdata 0 0 CODE 0 irdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__HRAM 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__LRAM 1 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T0CON FD5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1CON FCD 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
main@uart_response_573 17A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@qmsg 15 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@qmsg 74 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@uart_response_574 15E 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@uart_response_575 16C 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_blip1 1A6A 0 CODE 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
_blip2 1A82 0 CODE 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
OpenTimer0@config 100 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_blip3 1A7A 0 CODE 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@msgtype E 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@msgtype 6D 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_blip4 1A62 0 CODE 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@qmsg 17 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@qmsg 76 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainLow_recvmsg 1926 0 CODE 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WDTPS$32768 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hconfig 10000 0 CONFIG 0 config dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lconfig FFF8 0 CONFIG 0 config dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@msgtype E 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@msgtype 6D 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
OpenTimer1@config 102 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_debug_configure 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
OpenTimer1@config1 100 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_RTCOSC$T1OSCREF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@data 1E 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@done 50 0 COMRAM 1 dataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
send_uart_message@message_ptr 11A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer0@timer 62 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbigram 0 0 ABS 0 bigram dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer0@timer0 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbigram 0 0 ABS 0 bigram dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@n 5 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@n 64 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_check_msg 1814 0 CODE 0 text58 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_int_handler@msgtype 7F 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_enter_sleep_mode 1A98 0 CODE 0 text59 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hram 0 0 ABS 0 ram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lram 0 0 ABS 0 ram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hcomram 0 0 ABS 0 comram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lcomram 0 0 ABS 0 comram dist/UseXC8/debug\PIC_Master.X.debug.obj
_send_msg BEC 0 CODE 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
?_in_main 104 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hsfr 0 0 ABS 0 sfr dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lsfr 0 0 ABS 0 sfr dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbss 0 0 RAM 1 bss dist/UseXC8/debug\PIC_Master.X.debug.obj
_recv_msg 9B0 0 CODE 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbss 0 0 RAM 1 bss dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@length D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@length 6C 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hnvrram 0 0 COMRAM 1 nvrram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lnvrram 0 0 COMRAM 1 nvrram dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@data 44 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@done 4A 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@bad_start_id 2E 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer1@timer 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer1_int_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer1@timer1 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_RCREG1 FAF 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_enter_sleep_mode 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TXREG1 FAE 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@index 4E 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_SPBRG1 FB0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_in_high_int 1A54 0 CODE 0 text57 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@length 104 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_PIE1bits F9D 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
init_queue@i 102 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_timer1_lthread 19FE 0 CODE 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@msg_to_send 82 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_PIR1bits F9E 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_IPR1bits F9F 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_blip 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@msgbuffer 106 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@msgbuffer 124 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_LATDbits F8C 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintsave_regs 0 0 BIGRAM 1 intsave_regs dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPADD FC8 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintsave_regs 0 0 BIGRAM 1 intsave_regs dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_blip2 1A8A 0 CODE 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_send_uart_message 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_RCONbits FD0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@s 9 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@s 68 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbigbss 0 0 BIGRAM 1 bigbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbigbss 0 0 BIGRAM 1 bigbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintret 0 0 ABS 0 intret dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_in_high_int 1A44 0 CODE 0 text57 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintret 0 0 ABS 0 intret dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hramtop F00 0 RAM 0 ramtop dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lramtop F00 0 RAM 0 ramtop dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hstruct 0 0 COMRAM 1 struct dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lstruct 0 0 COMRAM 1 struct dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbigdata 0 0 BIGRAM 1 bigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbigdata 0 0 BIGRAM 1 bigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hfarbss 0 0 FARRAM 0 farbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lfarbss 0 0 FARRAM 0 farbss dist/UseXC8/debug\PIC_Master.X.debug.obj
main@uthread_data 197 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_in_low_int 161E 0 CODE 0 text56 dist/UseXC8/debug\PIC_Master.X.debug.obj
_timer0_lthread 1A54 0 CODE 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintcode 18 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPBUF FC9 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintcode 8 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
_timer1_lthread 10A4 0 CODE 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hfardata 0 0 FARRAM 0 fardata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lfardata 0 0 FARRAM 0 fardata dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1GCON F9A 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_CPUDIV$OSC1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__pintcode 8 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
_OSCCON FD3 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Habs1 0 0 ABS 0 abs1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Labs1 0 0 ABS 0 abs1 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@msgbuffer 188 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@slot 113 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_sendmsg@data 117 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@slot 113 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1_memcpy 15A0 0 CODE 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_memcpy 1550 0 CODE 0 text54 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_uart_frame_message 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
main@msgtype 1A0 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_in_high_int 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_block_on_To_msgqueues 1386 0 CODE 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@s1 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@s1 62 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_sendmsg@data 117 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_Delay1KTCYx 19EC 0 CODE 0 text24 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_enable_interrupts 1A7A 0 CODE 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@ic 1A2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi1_recv_msg E96 0 CODE 0 text35 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_transmit_interrupt_handler 10A4 0 CODE 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hdata 0 0 ABS 0 data dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ldata 0 0 ABS 0 data dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@qmsg 114 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@qmsg 116 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_block_on_To_msgqueues 13E8 0 CODE 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_recv_msg BEC 0 CODE 0 text53 dist/UseXC8/debug\PIC_Master.X.debug.obj
stackhi EBF 0 ABS 0 - C:\Users\alex\AppData\Local\Temp\s7mc.obj
_check_msg 17E2 0 CODE 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HcstackBANK0 0 0 ABS 0 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LcstackBANK0 0 0 ABS 0 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcstackBANK0 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_send_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htemp 0 0 COMRAM 1 temp dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltemp 0 0 COMRAM 1 temp dist/UseXC8/debug\PIC_Master.X.debug.obj
stacklo A00 0 ABS 0 - C:\Users\alex\AppData\Local\Temp\s7mc.obj
__Hrbit 0 0 COMRAM 1 rbit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lrbit 0 0 COMRAM 1 rbit dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@bad_counter_id 2C 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_frame_message@inner 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hinit C0 0 CODE 0 init dist/UseXC8/debug\PIC_Master.X.debug.obj
__Linit C0 0 CODE 0 init dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintcodelo C0 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintcodelo 18 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hrbss 0 0 COMRAM 1 rbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_main 832 0 CODE 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lrbss 0 0 COMRAM 1 rbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__pintcodelo 18 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
_ic_ptr CF 0 BANK0 1 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_frame_message@outer BD 0 BANK0 1 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_recvmsg@maxlength 7C 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_check_msg 1814 0 CODE 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext 0 0 ABS 0 text dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext 0 0 ABS 0 text dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@read_bit 81 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_memcpy 1500 0 CODE 0 text28 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HdataBANK0 0 0 ABS 0 dataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LdataBANK0 0 0 ABS 0 dataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_Delay1KTCYx 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@qptr B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@qptr 6A 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pdataBANK0 92 0 BANK0 1 dataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi1_send_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
end_of_initialization 11AC 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_sendmsg@length 79 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
init_queue@qptr 100 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_lthread 17B0 0 CODE 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_sendmsg@msgtype 116 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_send_uart_message 19D8 0 CODE 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@qptr B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@qptr 6A 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SPBRGH1 F7F 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@qptr 10A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@qptr 10A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_configure 19B8 0 CODE 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HnvBANK0 0 0 ABS 0 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LnvBANK0 0 0 ABS 0 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_in_low_int 161E 0 CODE 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pnvBANK0 CF 0 BANK0 1 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_send_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON1 FC6 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON2 FC5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainLow_sendmsg 1974 0 CODE 0 text39 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_configure 1998 0 CODE 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer1_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_blip3 1A82 0 CODE 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
_OpenTimer0 194E 0 CODE 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSP1ADD FC8 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_i2c_int_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@message 46 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@msgtype 102 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_sendmsg@msgtype 116 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISBbits F93 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISCbits F94 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_PORTBbits F81 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T0CONbits FD5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1CONbits FCD 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_ReadTimer1 1A10 0 CODE 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SleepIfOkay 1448 0 CODE 0 text55 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@msgtype 20 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainHigh_sendmsg 18A2 0 CODE 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
_OpenTimer1 1698 0 CODE 0 text29 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_blip2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_i2c_int_handler C4 0 CODE 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
?i2_in_high_int 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSP1BUF FC9 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_configure_master@slave_addr 100 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hibigdata 0 0 CODE 0 ibigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Libigdata 0 0 CODE 0 ibigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
?i2_in_low_int 62 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_InterruptHandlerLow 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@message_status 21 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_OSC$HSPLL 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@data 10E 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_master_send@msg 11A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hifardata 0 0 CODE 0 ifardata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lifardata 0 0 CODE 0 ifardata dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@data 10F 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank0 0 0 ABS 0 bank0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank0 0 0 ABS 0 bank0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_i2c_configure_master 13E8 0 CODE 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank1 0 0 ABS 0 bank1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank1 0 0 ABS 0 bank1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainLow_sendmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank2 0 0 ABS 0 bank2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank2 0 0 ABS 0 bank2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_OpenTimer0 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_OpenTimer1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank3 0 0 ABS 0 bank3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank3 0 0 ABS 0 bank3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_recv_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank4 0 0 ABS 0 bank4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank4 0 0 ABS 0 bank4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_MSSP7B_EN$MSK7 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank5 0 0 ABS 0 bank5 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_sendmsg@data 18 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank5 0 0 ABS 0 bank5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hpowerup C0 0 CODE 0 powerup dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPSTAT FC7 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lpowerup C0 0 CODE 0 powerup dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank6 0 0 ABS 0 bank6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank6 0 0 ABS 0 bank6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank7 0 0 ABS 0 bank7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank7 0 0 ABS 0 bank7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank8 0 0 ABS 0 bank8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer1_int_handler 18FC 0 CODE 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank8 0 0 ABS 0 bank8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext0 0 0 ABS 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext0 0 0 ABS 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank9 0 0 ABS 0 bank9 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON1bits FC6 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank9 0 0 ABS 0 bank9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_FromMainLow_sendmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext1 0 0 ABS 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext1 0 0 ABS 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext0 570 0 CODE 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON2bits FC5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext2 0 0 ABS 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@tptr 100 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext2 0 0 ABS 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext1 17B0 0 CODE 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@tptr 11E 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext3 0 0 ABS 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext3 0 0 ABS 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext2 1998 0 CODE 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_sendmsg@msgtype 17 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_sendmsg@data 77 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext4 0 0 ABS 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext4 0 0 ABS 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext3 10A4 0 CODE 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainLow_recvmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext5 0 0 ABS 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_SleepIfOkay 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext5 0 0 ABS 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext4 19B8 0 CODE 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext6 0 0 ABS 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext6 0 0 ABS 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext5 1846 0 CODE 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_FromMainLow_sendmsg 1874 0 CODE 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext7 0 0 ABS 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext7 0 0 ABS 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext6 16D4 0 CODE 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext8 0 0 ABS 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext8 0 0 ABS 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext7 1A62 0 CODE 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@tlength 111 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssCOMRAM 44 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext9 0 0 ABS 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HcstackBANK1 0 0 ABS 0 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext9 0 0 ABS 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LcstackBANK1 0 0 ABS 0 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext8 1A6A 0 CODE 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@tlength 114 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ReadTimer1 1A22 0 CODE 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext9 1874 0 CODE 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcstackBANK1 100 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hclrtext 0 0 ABS 0 clrtext dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lclrtext 0 0 ABS 0 clrtext dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer0_int_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_WriteTimer0 1A34 0 CODE 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_WriteTimer1 1A10 0 CODE 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@msgbuffer 106 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_WriteTimer0 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_WriteTimer1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_sendmsg@msgtype 76 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_frame_message@checksum 5 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_recvmsg@data 7A 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_i2c_master_send 170E 0 CODE 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@gooey_uart_center 1D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_in_low_int 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainLow_sendmsg 1998 0 CODE 0 text39 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_T1DIG$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_OSCTUNEbits F9B 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_memcpy 1550 0 CODE 0 text28 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of__initialization 11AC 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_in_main 1698 0 CODE 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
_BAUDCONbits F7E 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainLow_recvmsg 1744 0 CODE 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@start_byte_bad 4D 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@d 106 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_InterruptHandlerLow 18 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_FromMainLow_recvmsg 194E 0 CODE 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPSTATbits FC7 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_queues 14A8 0 CODE 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_master_send@length 11D 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@status 2B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_blip4 1A6A 0 CODE 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
init_timer1_lthread@tptr 100 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@n 104 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_frame_message F62 0 CODE 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WPCFG$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_InterruptHandlerHigh 8 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_i2c_configure_master 1448 0 CODE 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hidata 0 0 CODE 0 idata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lidata 0 0 CODE 0 idata dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@s 108 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hrdata 0 0 COMRAM 1 rdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lrdata 0 0 COMRAM 1 rdata dist/UseXC8/debug\PIC_Master.X.debug.obj
_in_high_int 1A34 0 CODE 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_recvmsg@data 11A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hidloc 0 0 IDLOC 0 idloc dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lidloc 0 0 IDLOC 0 idloc dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_STVREN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hstack 0 0 STACK 2 stack dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lstack 0 0 STACK 2 stack dist/UseXC8/debug\PIC_Master.X.debug.obj
int_func 1236 0 CODE 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@length 10C 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_queue 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hparam 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lparam 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hspace_0 10000 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__HcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lspace_0 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1_send_msg F62 0 CODE 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_send_msg CD8 0 CODE 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_InterruptHandlerHigh 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_FromMainLow_recvmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_recvmsg@msgtype 118 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_IESO$ON 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcstackCOMRAM 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_in_main 165C 0 CODE 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_queue 1322 0 CODE 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@i 31 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hspace_1 58A 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lspace_1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hsmallconst 0 0 SMALLCONST 0 smallconst dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lsmallconst 0 0 SMALLCONST 0 smallconst dist/UseXC8/debug\PIC_Master.X.debug.obj
i1_recv_msg DC4 0 CODE 0 text35 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_recv_msg ACE 0 CODE 0 text53 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_blip 1A92 0 CODE 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hspace_2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lspace_2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hnvbit 0 0 COMRAM 1 nvbit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lnvbit 0 0 COMRAM 1 nvbit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hcinit 0 0 ABS 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lcinit 0 0 ABS 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcinit 1132 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSBOREN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
main@length 1A1 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ramtop F00 0 RAM 0 ramtop C:\Users\alex\AppData\Local\Temp\s7mc.obj
__mediumconst 0 0 MEDIUMCONST 0 mediumconst C:\Users\alex\AppData\Local\Temp\s7mc.obj
?_in_low_int 102 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_queues 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_main 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_in_low_int 165C 0 CODE 0 text56 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainLow_recvmsg 170E 0 CODE 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hconst 0 0 CODE 0 const dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lconst 0 0 CODE 0 const dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@index 4B 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@msg2 142 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@msg3 126 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@msg4 134 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@data F 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@data 6E 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@uptr 100 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@data 10 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@data 6F 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HidataBANK0 0 0 ABS 0 idataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LidataBANK0 0 0 ABS 0 idataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_recvmsg@msgtype 78 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pidataBANK0 18FC 0 CODE 0 idataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_FromMainHigh_sendmsg 18A2 0 CODE 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSWDTEN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i2check_msg@qptr 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_check_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainHigh_recvmsg 177A 0 CODE 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@myByte1 19C 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_lthread 17E2 0 CODE 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_in_main 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_recvmsg@maxlength 11C 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
check_msg@qptr 100 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_Delay1KTCYx 19D8 0 CODE 0 text24 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_debug_configure 1A98 0 CODE 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_in_high_int 1A44 0 CODE 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssBANK0 0 0 ABS 0 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssBANK0 0 0 ABS 0 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WPEND$PAGE_WPFP 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank10 0 0 ABS 0 bank10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssBANK0 BC 0 BANK0 1 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank10 0 0 ABS 0 bank10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer0_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_recvmsg@maxlength 1D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@msgval 108 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank11 0 0 ABS 0 bank11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank11 0 0 ABS 0 bank11 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainLow_MQ 200 0 BANK2 1 bssBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_FCMEN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank12 0 0 ABS 0 bank12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank12 0 0 ABS 0 bank12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank13 0 0 ABS 0 bank13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank13 0 0 ABS 0 bank13 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@myByte2 19D 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer0_lthread 1A62 0 CODE 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_InterruptHandlerLow C0 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank14 0 0 ABS 0 bank14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank14 0 0 ABS 0 bank14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext10 0 0 ABS 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext10 0 0 ABS 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_OpenTimer0 1974 0 CODE 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_OpenTimer1 16D4 0 CODE 0 text29 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_enter_sleep_mode 1A9E 0 CODE 0 text59 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_uart_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext20 0 0 ABS 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext20 0 0 ABS 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext10 BEC 0 CODE 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext30 0 0 ABS 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext11 0 0 ABS 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext30 0 0 ABS 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext11 0 0 ABS 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_PLLDIV$3 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext20 165C 0 CODE 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_recvmsg@data 11A 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext40 0 0 ABS 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext21 0 0 ABS 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@maxlength 10C 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext40 0 0 ABS 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext21 0 0 ABS 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext11 1A54 0 CODE 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext30 194E 0 CODE 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
?_uart_frame_message 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext50 0 0 ABS 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext12 0 0 ABS 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext50 0 0 ABS 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext12 0 0 ABS 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext21 15E0 0 CODE 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext40 F62 0 CODE 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
_debug_configure 1A92 0 CODE 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext41 0 0 ABS 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext22 0 0 ABS 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext41 0 0 ABS 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext22 0 0 ABS 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext12 19EC 0 CODE 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext50 18A2 0 CODE 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_IOL1WAY$ON 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext51 0 0 ABS 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext32 0 0 ABS 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext13 0 0 ABS 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext51 0 0 ABS 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext32 0 0 ABS 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext13 0 0 ABS 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssBANK2 0 0 ABS 0 bssBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext22 1A34 0 CODE 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext41 15A0 0 CODE 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssBANK2 0 0 ABS 0 bssBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
_RCSTA1bits FAC 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext42 0 0 ABS 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext23 0 0 ABS 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext42 0 0 ABS 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext23 0 0 ABS 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext13 14A8 0 CODE 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext32 100C 0 CODE 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext51 CD8 0 CODE 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssBANK2 200 0 BANK2 1 bssBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TXSTA1bits FAD 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext52 0 0 ABS 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext33 0 0 ABS 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext14 0 0 ABS 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext52 0 0 ABS 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext33 0 0 ABS 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext14 0 0 ABS 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext23 17E2 0 CODE 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext42 1A10 0 CODE 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
_i2c_master_send 16D4 0 CODE 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@t0thread_data 199 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext24 0 0 ABS 0 text24 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext24 0 0 ABS 0 text24 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext14 1322 0 CODE 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext33 E96 0 CODE 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext52 177A 0 CODE 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@t1thread_data 19E 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext53 0 0 ABS 0 text53 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext34 0 0 ABS 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext15 0 0 ABS 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext53 0 0 ABS 0 text53 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext34 0 0 ABS 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext15 0 0 ABS 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext24 19D8 0 CODE 0 text24 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext44 0 0 ABS 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext25 0 0 ABS 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
_WriteTimer0 1A22 0 CODE 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext44 0 0 ABS 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext25 0 0 ABS 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext15 11B6 0 CODE 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext34 1926 0 CODE 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext53 ACE 0 CODE 0 text53 dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainLow_MQ 400 0 BANK4 1 bssBANK4 dist/UseXC8/debug\PIC_Master.X.debug.obj
___inthi_sp 0 0 STACK 2 stack C:\Users\alex\AppData\Local\Temp\s7mc.obj
__Htext54 0 0 ABS 0 text54 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext35 0 0 ABS 0 text35 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext16 0 0 ABS 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext54 0 0 ABS 0 text54 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext35 0 0 ABS 0 text35 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext16 0 0 ABS 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext25 170E 0 CODE 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext44 12B4 0 CODE 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_blip3 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext45 0 0 ABS 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext26 0 0 ABS 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext45 0 0 ABS 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext26 0 0 ABS 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext16 13E8 0 CODE 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext35 DC4 0 CODE 0 text35 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext54 1550 0 CODE 0 text54 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext55 0 0 ABS 0 text55 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_check_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext36 0 0 ABS 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext17 0 0 ABS 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext55 0 0 ABS 0 text55 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext36 0 0 ABS 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext17 0 0 ABS 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssBANK3 0 0 ABS 0 bssBANK3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext26 1744 0 CODE 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext45 1A22 0 CODE 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssBANK3 0 0 ABS 0 bssBANK3 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_sendmsg@length 119 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext46 0 0 ABS 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext27 0 0 ABS 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext46 0 0 ABS 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext27 0 0 ABS 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext17 1A72 0 CODE 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext36 832 0 CODE 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext55 1448 0 CODE 0 text55 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssBANK3 300 0 BANK3 1 bssBANK3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext56 0 0 ABS 0 text56 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext37 0 0 ABS 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext18 0 0 ABS 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext56 0 0 ABS 0 text56 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext37 0 0 ABS 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_recvmsg@msgtype 118 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext18 0 0 ABS 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext27 9B0 0 CODE 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext46 C4 0 CODE 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@len 83 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext47 0 0 ABS 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext28 0 0 ABS 0 text28 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@err 7E 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext47 0 0 ABS 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext28 0 0 ABS 0 text28 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext18 1A92 0 CODE 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext37 18D0 0 CODE 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext56 161E 0 CODE 0 text56 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_frame_message@i 6 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext57 0 0 ABS 0 text57 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext38 0 0 ABS 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext19 0 0 ABS 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext57 0 0 ABS 0 text57 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext38 0 0 ABS 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext19 0 0 ABS 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext28 1500 0 CODE 0 text28 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext47 1A7A 0 CODE 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_i2c_master_send 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_i2c_configure_master 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi1_memcpy 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WDTEN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext48 0 0 ABS 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext29 0 0 ABS 0 text29 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext48 0 0 ABS 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext29 0 0 ABS 0 text29 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext19 1386 0 CODE 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext38 19FE 0 CODE 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext57 1A44 0 CODE 0 text57 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@checksum 49 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
___intlo_sp 0 0 STACK 2 stack C:\Users\alex\AppData\Local\Temp\s7mc.obj
__Htext58 0 0 ABS 0 text58 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext39 0 0 ABS 0 text39 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext58 0 0 ABS 0 text58 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext39 0 0 ABS 0 text39 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext29 1698 0 CODE 0 text29 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext48 1A82 0 CODE 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@msgtype 102 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@msgtype 120 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext49 0 0 ABS 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext49 0 0 ABS 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext39 1974 0 CODE 0 text39 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext58 1814 0 CODE 0 text58 dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1GCONbits F9A 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext59 0 0 ABS 0 text59 dist/UseXC8/debug\PIC_Master.X.debug.obj
_OSCCONbits FD3 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext59 0 0 ABS 0 text59 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssBANK4 0 0 ABS 0 bssBANK4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext49 1A8A 0 CODE 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssBANK4 0 0 ABS 0 bssBANK4 dist/UseXC8/debug\PIC_Master.X.debug.obj
_INTCONbits FF2 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
?_ReadTimer1 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext59 1A98 0 CODE 0 text59 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssBANK4 400 0 BANK4 1 bssBANK4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_send_msg CD8 0 CODE 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hend_init C4 0 CODE 0 end_init dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lend_init C0 0 CODE 0 end_init dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_recvmsg@data 1B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_memcpy 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_WriteTimer1 19FE 0 CODE 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_FromMainHigh_recvmsg 17B0 0 CODE 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_transmit_interrupt_handler 100C 0 CODE 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_queue 1386 0 CODE 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HidataCOMRAM 0 0 ABS 0 idataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@d1 100 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LidataCOMRAM 0 0 ABS 0 idataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_InterruptHandlerHigh 12B4 0 CODE 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
__pidataCOMRAM 1A9E 0 CODE 0 idataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssBANK5 0 0 ABS 0 bssBANK5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssBANK5 0 0 ABS 0 bssBANK5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssBANK5 500 0 BANK5 1 bssBANK5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hjflash_buffer F800 0 CODE 0 jflash_buffer dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ljflash_buffer F800 0 CODE 0 jflash_buffer dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@msgtype 10D 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_queues 1500 0 CODE 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@F9221 92 0 BANK0 1 dataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@msgtype 10D 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@F9223 A0 0 BANK0 1 dataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_CP0$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@F9225 AE 0 BANK0 1 dataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__smallconst 0 0 SMALLCONST 0 smallconst C:\Users\alex\AppData\Local\Temp\s7mc.obj
__CFG_WPFP$PAGE_63 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_frame_message@sent_counter 48 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hreset_vec 6 0 CODE 0 reset_vec dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lreset_vec 0 0 CODE 0 reset_vec dist/UseXC8/debug\PIC_Master.X.debug.obj
_in_low_int 15E0 0 CODE 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_FromMainHigh_sendmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_enable_interrupts 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@s1 102 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__accesstop 60 0 ABS 0 - C:\Users\alex\AppData\Local\Temp\s7mc.obj
__end_of_recv_msg ACE 0 CODE 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hparam0 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lparam0 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintcode_body 0 0 ABS 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintcode_body 0 0 ABS 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
__pintcode_body 1236 0 CODE 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi1_recv_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@received_counter 4C 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_enable_interrupts 1A72 0 CODE 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
intlevel0 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s7mc.obj
__size_of_block_on_To_msgqueues 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_receive_interrupt_handler 9B0 0 CODE 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_recvmsg@msgtype 19 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
intlevel1 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s7mc.obj
__CFG_WPDIS$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@bad_end_id 2F 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
intlevel2 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s7mc.obj
uart_receive_interrupt_handler@bad_checksum_id 30 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
intlevel3 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s7mc.obj
_FromMainLow_sendmsg 1846 0 CODE 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_recv_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSWDTOSC$T1OSCREF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSP1CON1bits FC6 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_sendmsg@length 1A 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSP1CON2bits FC5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_in_high_int 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__HdataCOMRAM 0 0 ABS 0 dataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__LdataCOMRAM 0 0 ABS 0 dataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@slot 14 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@slot 73 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pdataCOMRAM 50 0 COMRAM 1 dataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_timer1_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_SleepIfOkay 14A8 0 CODE 0 text55 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@slot 14 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@slot 73 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainHigh_recvmsg 1744 0 CODE 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
start_initialization 1132 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
_send_uart_message 19B8 0 CODE 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_i2c 1236 0 CODE 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@command_byte 80 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi1_memcpy 15E0 0 CODE 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@last_reg_recvd 19B 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_memcpy 15A0 0 CODE 0 text54 dist/UseXC8/debug\PIC_Master.X.debug.obj
send_uart_message@message_q_code 11C 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_uart_configure 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ReadTimer1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_i2c 11B6 0 CODE 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
__initialization 1132 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_in_low_int 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_LPT1OSC$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_int_handler@val 81 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_frame_message E96 0 CODE 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
__activetblptr 2 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_check_msg 1846 0 CODE 0 text58 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_int_handler@length 7D 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_i2c_int_handler 570 0 CODE 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainHigh_sendmsg 1874 0 CODE 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@length 104 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@length 122 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
Delay1KTCYx@unit 100 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_uart_receive_interrupt_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_memcpy 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect in on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
reset_vec 0 0 0 6 1
intcode 0 8 8 10 1
intcodelo 0 18 18 1A87 1
config 0 FFF8 FFF8 8 1
cstackCOMRAM 1 1 1 50 1
cstackBANK0 1 60 60 71 1
cstackBANK1 1 100 100 C8 1
bssBANK2 1 200 200 8A 1
bssBANK3 1 300 300 8A 1
bssBANK4 1 400 400 8A 1
bssBANK5 1 500 500 8A 1
