<!-- Projects Section -->
<section class="projects section horizontal-scroll-enabled" id="projects">
    <div class="container">
        <div class="section-heading">
            <h2>My Projects</h2>
            <div class="underline"></div>
        </div>
        <div class="project-filters">
            <button class="filter-button active" data-filter="all">All Projects</button>
            <button class="filter-button" data-filter="semiconductors">Semiconductors</button>
            <button class="filter-button" data-filter="ee">Electrical Engineer</button>
            <button class="filter-button" data-filter="vlsi">VLSI</button>
            <button class="filter-button" data-filter="de">Data Engineer</button>
        </div>
        <div class="scroll-arrow-container">
            <button class="scroll-arrow prev-arrow" aria-label="Previous items">
                <i class="fas fa-chevron-left"></i>
            </button>
            <button class="scroll-arrow next-arrow" aria-label="Next items">
                <i class="fas fa-chevron-right"></i>
            </button>
        </div>
        <div class="horizontal-scroll-wrapper">
            <div class="scroll-content projects-grid">

                <!-- EE: Smart Grid -->
                <div class="project-card" data-category="ee">
                    <div class="project-image">
                        <img src="assets/projects/EE/Grid.jpg" alt="Smart Grid Energy Monitoring">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">Smart Grid Energy Monitoring & Forecasting System</h3>
                        <p class="project-description">Developed a real-time IoT dashboard using Streamlit and Python to
                            monitor PV array health, enabling instant visualization of voltage sags and thermal
                            anomalies. Architected a time-series data pipeline utilizing SQL to aggregate high-frequency
                            sensor data. Engineered a Grid Load Forecasting model using Random Forest to predict
                            next-day energy demand, reducing MAE by 12%.</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">Python</span>
                            <span class="tech-tag">Streamlit</span>
                            <span class="tech-tag">SQL</span>
                            <span class="tech-tag">IoT</span>
                            <span class="tech-tag">Random Forest</span>
                            <span class="tech-tag">Data Analysis</span>
                        </div>
                        <!-- <div class="project-links">
                            <a href="#" class="project-link" target="_blank"><i class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div> -->
                    </div>
                </div>

                <!-- EE: Solar Tracking -->
                <div class="project-card" data-category="ee">
                    <div class="project-image">
                        <img src="assets/projects/EE/Solar.jpg" alt="Solar Tracking">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">Solar Tracking & Energy Optimization</h3>
                        <p class="project-description">Engineered a high-voltage, 1,920-cell PV array system in
                            MATLAB/Simulink, achieving a 4.3% energy yield increase using a single-axis tracker.
                            Developed and benchmarked three control architectures (MPPT P&O, P&O with tracking, IC with
                            tracking). Integrated dynamic parasitic load modeling to determine precise Net Power Yield
                            under real-world Arizona conditions.</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">MATLAB</span>
                            <span class="tech-tag">Simulink</span>
                            <span class="tech-tag">MPPT</span>
                            <span class="tech-tag">Control Systems</span>
                            <span class="tech-tag">Power Electronics</span>
                            <span class="tech-tag">Energy Optimization</span>
                        </div>
                        <!-- <div class="project-links">
                            <a href="#" class="project-link" target="_blank"><i class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div> -->
                    </div>
                </div>

                <!-- VLSI: Neural Network FPGA -->
                <div class="project-card" data-category="vlsi">
                    <div class="project-image">
                        <img src="assets/projects/VLSI/FPGA.png" alt="Neural Network FPGA">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">Neural Network Hardware Implementation on FPGA</h3>
                        <p class="project-description">Designed and implemented a feed forward neural network in
                            Verilog, complete with training and gradient computation modules synthesized on FPGA. Built
                            memory initialization (.mif) files and FSM-based control logic. Verified functional
                            correctness through ModelSim simulations and deployed a fully synthesizable training
                            architecture using Quartus Prime.</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">Verilog</span>
                            <span class="tech-tag">FPGA</span>
                            <span class="tech-tag">Quartus Prime</span>
                            <span class="tech-tag">ModelSim</span>
                            <span class="tech-tag">Neural Networks</span>
                            <span class="tech-tag">Digital Design</span>
                        </div>
                        <!-- <div class="project-links">
                            <a href="#" class="project-link" target="_blank"><i class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div> -->
                    </div>
                </div>

                <!-- VLSI: ASIC Design for GCNs -->
                <div class="project-card" data-category="vlsi">
                    <div class="project-image">
                        <img src="assets/projects/VLSI/ASIC.png" alt="ASIC Design GCN">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">ASIC Design for accelerating GCNs</h3>
                        <p class="project-description">Designed a low-power AI GCN accelerator using 7nm PDK. Performed
                            synthesis with Synopsys Design Compiler and APR with Cadence Innovus (66.55 ns latency, 4.81
                            mW power). Executed full RTL-to-GDSII flow, verified with post-layout simulation, DRC/LVS
                            clean, achieving 51.7% placement density.</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">ASIC</span>
                            <span class="tech-tag">7nm PDK</span>
                            <span class="tech-tag">Synopsys DC</span>
                            <span class="tech-tag">Cadence Innovus</span>
                            <span class="tech-tag">Physical Design</span>
                            <span class="tech-tag">RTL-to-GDSII</span>
                        </div>
                        <!-- <div class="project-links">
                            <a href="#" class="project-link" target="_blank"><i class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div> -->
                    </div>
                </div>

                <!-- VLSI: Data Aligner Module -->
                <div class="project-card" data-category="vlsi">
                    <div class="project-image">
                        <img src="assets/projects/VLSI/testing.jpeg" alt="Data Aligner Verification">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">Hardware Verification: Data Aligner Module</h3>
                        <p class="project-description">Setup a UVM verification environment for a high-speed Aligner
                            module. Implemented custom MD protocol agents and APB interface to validate error handling,
                            resulting in zero bugs in post-verification regressions. Automated sticky interrupt
                            monitoring and backpressure testing for FIFO protection.</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">UVM</span>
                            <span class="tech-tag">SystemVerilog</span>
                            <span class="tech-tag">Verification</span>
                            <span class="tech-tag">APB Protocol</span>
                            <span class="tech-tag">Testbench</span>
                        </div>
                        <!-- <div class="project-links">
                            <a href="#" class="project-link" target="_blank"><i class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div> -->
                    </div>
                </div>

                <!-- VLSI: MIPS SoC -->
                <div class="project-card" data-category="vlsi">
                    <div class="project-image">
                        <img src="assets/projects/VLSI/mips.jpeg" alt="MIPS SoC">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">MIPS SoC Design & Implementation</h3>
                        <p class="project-description">Architected a functional 32-bit, single-cycle MIPS CPU using
                            SystemVerilog. Designed all core modules (ALU, Control Unit, Register File). Implemented
                            decoding/datapath for 30+ instructions. Verified functionality with custom assembly programs
                            and Synopsys Verdi waveform analysis.</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">SystemVerilog</span>
                            <span class="tech-tag">MIPS</span>
                            <span class="tech-tag">CPU Architecture</span>
                            <span class="tech-tag">Synopsys Verdi</span>
                            <span class="tech-tag">SoC Design</span>
                        </div>
                        <!-- <div class="project-links">
                            <a href="#" class="project-link" target="_blank"><i class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div> -->
                    </div>
                </div>

                <!-- VLSI: Robot Control -->
                <div class="project-card" data-category="vlsi">
                    <div class="project-image">
                        <img src="assets/projects/VLSI/polulu.jpeg" alt="Robot Control">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">Robot Control & Obstacle Avoidance</h3>
                        <p class="project-description">Developed real-time embedded software for a Pololu 3pi+ (RPi
                            Zero). Implemented sensing/control logic with gyroscope, encoders, and bump sensors.
                            Integrated motion control using PWM and obstacle avoidance. Utilized Lingua Franca reactors
                            for deterministic sensor fusion.</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">Embedded C/C++</span>
                            <span class="tech-tag">Raspberry Pi</span>
                            <span class="tech-tag">Robotics</span>
                            <span class="tech-tag">Sensor Fusion</span>
                            <span class="tech-tag">Control Logic</span>
                        </div>
                        <!-- <div class="project-links">
                            <a href="#" class="project-link" target="_blank"><i class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div> -->
                    </div>
                </div>

                <!-- VLSI: Inverter 7nm -->
                <div class="project-card" data-category="vlsi">
                    <div class="project-image">
                        <img src="assets/projects/VLSI/waves.jpeg" alt="Inverter 7nm">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">Standard Cell Development: 12-fin Inverter</h3>
                        <p class="project-description">Designed a 12-fin inverter using 7nm PDK, verified with Calibre
                            DRC/LVS. Optimized layout area and conducted pre/post-layout simulations with HSPICE to
                            analyze parasitics. Verified compliance with standard cell library constraints.</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">7nm PDK</span>
                            <span class="tech-tag">HSPICE</span>
                            <span class="tech-tag">Calibre</span>
                            <span class="tech-tag">Standard Cell</span>
                            <span class="tech-tag">Analog Layout</span>
                        </div>
                        <!-- <div class="project-links">
                            <a href="#" class="project-link" target="_blank"><i class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div> -->
                    </div>
                </div>

                <!-- VLSI: Embedded Testing -->
                <div class="project-card" data-category="vlsi">
                    <div class="project-image">
                        <img src="assets/projects/VLSI/testing.jpeg" alt="Embedded Testing">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">Embedded Systems Functional Testing</h3>
                        <p class="project-description">Tested communication/memory interfaces on Pololu 3pi+ Zero with
                            RP2040 and IMU. Verified IÂ²C, SPI, UART protocols. Tested SRAM and flash memory interactions
                            for data integrity and bus timing. Validated firmware deployment and sensor response.</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">Embedded Systems</span>
                            <span class="tech-tag">I2C/SPI/UART</span>
                            <span class="tech-tag">Functional Testing</span>
                            <span class="tech-tag">RP2040</span>
                            <span class="tech-tag">Hardware Interfacing</span>
                        </div>
                        <!-- <div class="project-links">
                            <a href="#" class="project-link" target="_blank"><i class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div> -->
                    </div>
                </div>

                <!-- VLSI: Critical Path Analysis -->
                <div class="project-card" data-category="vlsi">
                    <div class="project-image">
                        <img src="assets/projects/VLSI/waves.jpeg" alt="Critical Path Analysis">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">Critical Path Sensitivity Analysis (GCN)</h3>
                        <p class="project-description">Performed post-route static timing analysis on a GCN accelerator.
                            Decomposed critical paths into cell vs. interconnect delays. Analyzed timing impact of
                            datapaths to derive optimization insights. Correlated post-CTS timing with physical design
                            effects.</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">Static Timing Analysis</span>
                            <span class="tech-tag">VLSI</span>
                            <span class="tech-tag">Optimization</span>
                            <span class="tech-tag">Physical Design</span>
                            <span class="tech-tag">GCN</span>
                        </div>
                        <!-- <div class="project-links">
                            <a href="#" class="project-link" target="_blank"><i class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div> -->
                    </div>
                </div>

                <!-- VLSI: 6T SRAM -->
                <div class="project-card" data-category="vlsi">
                    <div class="project-image">
                        <img src="assets/projects/VLSI/sram.png" alt="6T SRAM Cell">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">6T SRAM Cell Design & Characterization</h3>
                        <p class="project-description">Designed a 6T SRAM cell in Cadence Virtuoso using 7nm PDK.
                            Characterized SNM, RNM, WNM, and Data Retention Voltage (DRV). Analyzed trade-offs in memory
                            stability, process scaling, and reliability at advanced nodes.</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">Cadence Virtuoso</span>
                            <span class="tech-tag">7nm PDK</span>
                            <span class="tech-tag">SRAM Design</span>
                            <span class="tech-tag">Memory Characterization</span>
                            <span class="tech-tag">Circuit Design</span>
                        </div>
                        <!-- <div class="project-links">
                            <a href="#" class="project-link" target="_blank"><i class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div> -->
                    </div>
                </div>

                <!-- Data Engineering: Digital Twin -->
                <div class="project-card" data-category="de">
                    <div class="project-image">
                        <img src="assets/projects/Semiconductors/cleanroom.jpeg" alt="Digital Twin">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">Cloud-Native Digital Twin & ETL Pipeline</h3>
                        <p class="project-description">Architected a data pipeline on OCI to simulate 5nm fabrication
                            process drift. Engineered a Cron-based ETL system to ingest telemetry into MySQL. Developed
                            a real-time Streamlit analytics suite with SPC charts and automated yield recovery tracking.
                        </p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">Oracle Cloud</span>
                            <span class="tech-tag">ETL</span>
                            <span class="tech-tag">MySQL</span>
                            <span class="tech-tag">Streamlit</span>
                            <span class="tech-tag">Digital Twin</span>
                            <span class="tech-tag">Python</span>
                        </div>
                        <div class="project-links">
                            <a href="https://fabdata.streamlit.app" class="project-link" target="_blank"><i
                                    class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div>
                    </div>
                </div>

                <!-- Data Engineering: RAG System -->
                <div class="project-card" data-category="de">
                    <div class="project-image">
                        <img src="assets/projects/Data%20Engineer/LLMs.jpg" alt="RAG System">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">Hybrid RAG E-commerce Recommendation System</h3>
                        <p class="project-description">Designed a graph retrieval agent using Neo4j to model laptop
                            product relationships. Developed an LLM-driven interface for natural language query
                            translation to Cypher. Enhanced explainability with graph traversals and hybrid retrieval
                            (SQL + Vector).</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">Neo4j</span>
                            <span class="tech-tag">LLM</span>
                            <span class="tech-tag">RAG</span>
                            <span class="tech-tag">Graph Database</span>
                            <span class="tech-tag">Python</span>
                            <span class="tech-tag">AI Agents</span>
                        </div>
                        <!-- <div class="project-links">
                            <a href="#" class="project-link" target="_blank"><i class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div> -->
                    </div>
                </div>

                <!-- Semiconductors: Wafer Analytics -->
                <div class="project-card" data-category="semiconductors">
                    <div class="project-image">
                        <img src="assets/projects/Semiconductors/wafer.png" alt="Wafer Analytics">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">Semiconductor Wafer Defect Analytics</h3>
                        <p class="project-description">Developed a Tableau dashboard analyzing 38,000-wafer defect
                            dataset. Visualized defect origins and yield impact. Developed a CNN-based multi-class
                            classifier using WM-811K dataset to predict defect types accurately.</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">Tableau</span>
                            <span class="tech-tag">Python</span>
                            <span class="tech-tag">CNN</span>
                            <span class="tech-tag">Deep Learning</span>
                            <span class="tech-tag">Yield Analysis</span>
                            <span class="tech-tag">Semiconductors</span>
                        </div>
                        <div class="project-links">
                            <a href="https://public.tableau.com/app/profile/akshat.baranwal/viz/DefectsinWafers/Dashboard1"
                                class="project-link" target="_blank"><i class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div>
                    </div>
                </div>

                <!-- Semiconductors: 5nm SPC -->
                <div class="project-card" data-category="semiconductors">
                    <div class="project-image">
                        <img src="assets/projects/Semiconductors/cleanroom.jpeg" alt="5nm SPC">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">5nm Process Control (SPC) & Yield Analytics</h3>
                        <p class="project-description">Designed a Digital Twin simulation of a 5nm fab. Implemented SPC
                            charts in Python to visualize tool drift. Built a root cause analysis engine using SQL and
                            Streamlit to correlate upstream parameters with yield loss.</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">SPC</span>
                            <span class="tech-tag">Python</span>
                            <span class="tech-tag">SQL</span>
                            <span class="tech-tag">Streamlit</span>
                            <span class="tech-tag">Yield Analytics</span>
                            <span class="tech-tag">Process Control</span>
                        </div>
                        <div class="project-links">
                            <a href="https://fabdata.streamlit.app" class="project-link" target="_blank"><i
                                    class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div>
                    </div>
                </div>

                <!-- Semiconductors: CVD Optimization -->
                <div class="project-card" data-category="semiconductors">
                    <div class="project-image">
                        <img src="assets/projects/Semiconductors/cvd.jpg" alt="CVD Optimization">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">CVD Process Optimization</h3>
                        <p class="project-description">Designed a 2-level Full Factorial DOE in JMP to characterize CVD
                            process. Executed Least Squares fitting; found Chamber Pressure as key driver. Generated
                            Contour Plots and used Prediction Profiler to define stable process window (Cpk > 1.33).</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">JMP</span>
                            <span class="tech-tag">DOE</span>
                            <span class="tech-tag">Process Optimization</span>
                            <span class="tech-tag">Statistical Analysis</span>
                            <span class="tech-tag">CVD</span>
                            <span class="tech-tag">Six Sigma</span>
                        </div>
                        <!-- <div class="project-links">
                            <a href="#" class="project-link" target="_blank"><i class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div> -->
                    </div>
                </div>

                <!-- Semiconductors: Device Analysis -->
                <div class="project-card" data-category="semiconductors">
                    <div class="project-image">
                        <img src="assets/projects/Semiconductors/microprocessor.jpg" alt="Device Analysis">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">Device Analysis using 7nm PDK</h3>
                        <p class="project-description">Simulated FinFET characteristics (SLVT, LVT, RVT, SRAM) using
                            HSPICE. Extracted subthreshold slope, Vt, leakage, and drive currents. Analyzed device
                            speed, thermal dependencies, and validated results with automated scripts.</p>
                        <div class="project-tech-stack">
                            <span class="tech-tag">7nm PDK</span>
                            <span class="tech-tag">HSPICE</span>
                            <span class="tech-tag">Device Physics</span>
                            <span class="tech-tag">Semiconductor</span>
                            <span class="tech-tag">FinFET</span>
                            <span class="tech-tag">Characterization</span>
                        </div>
                        <!-- <div class="project-links">
                            <a href="#" class="project-link" target="_blank"><i class="fas fa-external-link-alt"></i>
                                View Project</a>
                        </div> -->
                    </div>
                </div>

            </div> <!-- Closing scroll-content -->
        </div> <!-- Closing horizontal-scroll-wrapper -->
    </div>
</section>